

================================================================
== Vitis HLS Report for 'model_array'
================================================================
* Date:           Sat Nov 30 21:29:48 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.177 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    6|       -|      -|    -|
|Expression       |        -|    -|       0|    401|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   20|       0|    140|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     768|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   26|     768|    669|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_10ns_26_1_1_U29  |mul_16s_10ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_10ns_26_1_1_U30  |mul_16s_10ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_10ns_26_1_1_U31  |mul_16s_10ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_10ns_26_1_1_U32  |mul_16s_10ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_28_1_1_U25   |mul_16s_16s_28_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_16s_28_1_1_U26   |mul_16s_16s_28_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_16s_28_1_1_U27   |mul_16s_16s_28_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_16s_28_1_1_U28   |mul_16s_16s_28_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U21   |mul_16s_16s_32_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U22   |mul_16s_16s_32_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U23   |mul_16s_16s_32_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U24   |mul_16s_16s_32_1_1   |        0|   1|  0|   5|    0|
    |mul_32s_10s_40_1_1_U17   |mul_32s_10s_40_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_10s_40_1_1_U18   |mul_32s_10s_40_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_10s_40_1_1_U19   |mul_32s_10s_40_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_10s_40_1_1_U20   |mul_32s_10s_40_1_1   |        0|   2|  0|  20|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|  20|  0| 140|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_28ns_28_4_1_U34  |mac_muladd_16s_16s_28ns_28_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_28ns_28_4_1_U35  |mac_muladd_16s_16s_28ns_28_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_28ns_28_4_1_U36  |mac_muladd_16s_16s_28ns_28_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_28ns_28_4_1_U37  |mac_muladd_16s_16s_28ns_28_4_1  |  i0 + i1 * i2|
    |mac_mulsub_16s_9ns_28s_28_4_1_U33   |mac_mulsub_16s_9ns_28s_28_4_1   |  i0 - i1 * i2|
    |mac_mulsub_16s_9ns_28s_28_4_1_U38   |mac_mulsub_16s_9ns_28s_28_4_1   |  i0 - i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_314_p2                  |         +|   0|  0|  47|          40|          40|
    |add_ln14_2_fu_342_p2                  |         +|   0|  0|  47|          40|          40|
    |add_ln14_3_fu_389_p2                  |         +|   0|  0|  47|          40|          40|
    |add_ln14_fu_258_p2                    |         +|   0|  0|  47|          40|          40|
    |bias_out_net_sum_1_fu_542_p2          |         +|   0|  0|  23|          16|          16|
    |bias_out_net_sum_fu_470_p2            |         +|   0|  0|  23|          16|          16|
    |cmp_i_i_fu_214_p2                     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln19_1_fu_220_p2                 |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln19_fu_405_p2                   |      icmp|   0|  0|  23|          16|           1|
    |agg_result_delta_kmin1_0_0_fu_658_p3  |    select|   0|  0|  16|           1|           1|
    |agg_result_delta_kmin1_1_0_fu_665_p3  |    select|   0|  0|  16|           1|           1|
    |error_1_fu_620_p3                     |    select|   0|  0|  16|           1|          16|
    |error_3_fu_651_p3                     |    select|   0|  0|  16|           1|          16|
    |output_3_fu_588_p3                    |    select|   0|  0|  16|           1|          16|
    |output_4_fu_507_p3                    |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 401|         247|         263|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |biases_0_0_val_read_reg_799                       |  16|   0|   16|          0|
    |biases_0_1_val_read_reg_793                       |  16|   0|   16|          0|
    |cmp_i_i_reg_886                                   |   1|   0|    1|          0|
    |delta_k_0_0_val_read_reg_782                      |  16|   0|   16|          0|
    |icmp_ln19_1_reg_892                               |   1|   0|    1|          0|
    |icmp_ln19_reg_937                                 |   1|   0|    1|          0|
    |icmp_ln19_reg_937_pp0_iter2_reg                   |   1|   0|    1|          0|
    |mul_ln14_2_reg_836                                |  32|   0|   32|          0|
    |mul_ln14_4_reg_846                                |  32|   0|   32|          0|
    |mul_ln14_7_reg_881                                |  32|   0|   32|          0|
    |mul_ln14_reg_831                                  |  32|   0|   32|          0|
    |output_kmin1_0_0_val_read_reg_787                 |  16|   0|   16|          0|
    |p_read_1_reg_810                                  |  16|   0|   16|          0|
    |p_read_2_reg_815                                  |  16|   0|   16|          0|
    |p_read_3_reg_820                                  |  16|   0|   16|          0|
    |p_read_reg_805                                    |  16|   0|   16|          0|
    |sext_ln12_6_reg_851                               |  28|   0|   28|          0|
    |sext_ln12_7_reg_863                               |  28|   0|   28|          0|
    |tmp_1_reg_907                                     |  16|   0|   16|          0|
    |tmp_2_reg_922                                     |  16|   0|   16|          0|
    |tmp_3_reg_927                                     |  16|   0|   16|          0|
    |tmp_reg_902                                       |  16|   0|   16|          0|
    |weight_out_weight_change_1_reg_912                |  16|   0|   16|          0|
    |weight_out_weight_change_1_reg_912_pp0_iter2_reg  |  16|   0|   16|          0|
    |weight_out_weight_change_2_reg_917                |  16|   0|   16|          0|
    |weight_out_weight_change_2_reg_917_pp0_iter2_reg  |  16|   0|   16|          0|
    |weight_out_weight_change_3_reg_932                |  16|   0|   16|          0|
    |weight_out_weight_change_3_reg_932_pp0_iter2_reg  |  16|   0|   16|          0|
    |weight_out_weight_change_reg_897                  |  16|   0|   16|          0|
    |weight_out_weight_change_reg_897_pp0_iter2_reg    |  16|   0|   16|          0|
    |biases_0_0_val_read_reg_799                       |  64|  32|   16|          0|
    |biases_0_1_val_read_reg_793                       |  64|  32|   16|          0|
    |cmp_i_i_reg_886                                   |  64|  32|    1|          0|
    |icmp_ln19_1_reg_892                               |  64|  32|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 768| 128|  546|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_ce                 |   in|    1|  ap_ctrl_hs|           model_array|  return value|
|ap_return_0           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_1           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_2           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_3           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_4           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_5           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_6           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_7           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_8           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|ap_return_9           |  out|   16|  ap_ctrl_hs|           model_array|  return value|
|p_read10              |   in|   16|     ap_none|              p_read10|        scalar|
|p_read29              |   in|   16|     ap_none|              p_read29|        scalar|
|p_read30              |   in|   16|     ap_none|              p_read30|        scalar|
|p_read31              |   in|   16|     ap_none|              p_read31|        scalar|
|biases_0_0_val        |   in|   16|     ap_none|        biases_0_0_val|        scalar|
|biases_0_1_val        |   in|   16|     ap_none|        biases_0_1_val|        scalar|
|output_kmin1_0_0_val  |   in|   16|     ap_none|  output_kmin1_0_0_val|        scalar|
|output_kmin1_0_1_val  |   in|   16|     ap_none|  output_kmin1_0_1_val|        scalar|
|delta_k_0_0_val       |   in|   16|     ap_none|       delta_k_0_0_val|        scalar|
|delta_k_0_1_val       |   in|   16|     ap_none|       delta_k_0_1_val|        scalar|
|training              |   in|   16|     ap_none|              training|        scalar|
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 5 'read' 'training_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%delta_k_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_k_0_1_val" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 6 'read' 'delta_k_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%delta_k_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_k_0_0_val" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 7 'read' 'delta_k_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_kmin1_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_kmin1_0_1_val" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 8 'read' 'output_kmin1_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_kmin1_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_kmin1_0_0_val" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 9 'read' 'output_kmin1_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%biases_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_1_val" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 10 'read' 'biases_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%biases_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_0_val" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 11 'read' 'biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 12 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 13 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 14 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 15 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %delta_k_0_0_val_read" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 16 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i16 %delta_k_0_0_val_read" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 17 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %output_kmin1_0_0_val_read" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 18 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.91ns)   --->   "%mul_ln14 = mul i32 %sext_ln12, i32 %sext_ln13" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 19 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i16 %output_kmin1_0_1_val_read" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 20 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.91ns)   --->   "%mul_ln14_2 = mul i32 %sext_ln12, i32 %sext_ln13_1" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 21 'mul' 'mul_ln14_2' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [3/3] (1.08ns) (grouped into DSP with root node sub_ln14)   --->   "%mul_ln14_3 = mul i26 %sext_ln12_1, i26 409" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 22 'mul' 'mul_ln14_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i16 %delta_k_0_1_val_read" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 23 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln12_5 = sext i16 %delta_k_0_1_val_read" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 24 'sext' 'sext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.91ns)   --->   "%mul_ln14_4 = mul i32 %sext_ln12_2, i32 %sext_ln13" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 25 'mul' 'mul_ln14_4' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln12_6 = sext i16 %p_read_2" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 26 'sext' 'sext_ln12_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i16 %output_kmin1_0_1_val_read" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 27 'sext' 'sext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [3/3] (1.08ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i28 %sext_ln12_6, i28 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 28 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln12_7 = sext i16 %p_read_1" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 29 'sext' 'sext_ln12_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln12_8 = sext i16 %delta_k_0_1_val_read" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 30 'sext' 'sext_ln12_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [3/3] (1.08ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i28 %sext_ln12_7, i28 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 31 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln12_9 = sext i16 %p_read" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 32 'sext' 'sext_ln12_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [3/3] (1.08ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i28 %sext_ln12_9, i28 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 33 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [3/3] (1.08ns) (grouped into DSP with root node add_ln13_2)   --->   "%mul_ln13_3 = mul i28 %sext_ln12_9, i28 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 34 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (2.91ns)   --->   "%mul_ln14_7 = mul i32 %sext_ln12_2, i32 %sext_ln13_1" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 35 'mul' 'mul_ln14_7' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [3/3] (1.08ns) (grouped into DSP with root node sub_ln14_1)   --->   "%mul_ln14_9 = mul i26 %sext_ln12_5, i26 409" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 36 'mul' 'mul_ln14_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (1.01ns)   --->   "%cmp_i_i = icmp_eq  i16 %training_read, i16 0" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 37 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.01ns)   --->   "%icmp_ln19_1 = icmp_sgt  i16 %output_kmin1_0_1_val_read, i16 0" [../error_pe.cpp:19->../array.cpp:47]   --->   Operation 38 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.11>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i16 %p_read_3" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 39 'sext' 'sext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln12_4 = sext i16 %delta_k_0_0_val_read" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 40 'sext' 'sext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.91ns)   --->   "%mul_ln12 = mul i28 %sext_ln12_3, i28 %sext_ln12_4" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 41 'mul' 'mul_ln12' <Predicate = (!cmp_i_i)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i16 %output_kmin1_0_0_val_read" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 42 'sext' 'sext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.91ns)   --->   "%mul_ln13 = mul i28 %sext_ln12_3, i28 %sext_ln13_2" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 43 'mul' 'mul_ln13' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i32 %mul_ln14" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 44 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %p_read_3, i24 0" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.88ns)   --->   "%mul_ln14_1 = mul i40 %sext_ln14, i40 1099511627367" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 46 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.23ns)   --->   "%add_ln14 = add i40 %shl_ln, i40 %mul_ln14_1" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 47 'add' 'add_ln14' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%weight_out_weight_change = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %add_ln14, i32 24, i32 39" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 48 'partselect' 'weight_out_weight_change' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln13, i32 12, i32 27" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 49 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i32 %mul_ln14_2" [../array.cpp:29]   --->   Operation 50 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/3] (1.08ns) (grouped into DSP with root node sub_ln14)   --->   "%mul_ln14_3 = mul i26 %sext_ln12_1, i26 409" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 51 'mul' 'mul_ln14_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln12, i32 12, i32 27" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 52 'partselect' 'tmp_1' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i32 %mul_ln14_4" [../array.cpp:29]   --->   Operation 53 'sext' 'sext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.91ns)   --->   "%mul_ln12_1 = mul i28 %sext_ln12_6, i28 %sext_ln12_4" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 54 'mul' 'mul_ln12_1' <Predicate = (!cmp_i_i)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [2/3] (1.08ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i28 %sext_ln12_6, i28 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 55 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln14_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %p_read_2, i24 0" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 56 'bitconcatenate' 'shl_ln14_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (3.88ns)   --->   "%mul_ln14_5 = mul i40 %sext_ln29, i40 1099511627367" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 57 'mul' 'mul_ln14_5' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.23ns)   --->   "%add_ln14_1 = add i40 %shl_ln14_2, i40 %mul_ln14_5" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 58 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%weight_out_weight_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %add_ln14_1, i32 24, i32 39" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 59 'partselect' 'weight_out_weight_change_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/3] (1.08ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i28 %sext_ln12_7, i28 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 60 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (2.91ns)   --->   "%mul_ln13_2 = mul i28 %sext_ln12_7, i28 %sext_ln13_2" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 61 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln14_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %p_read_1, i24 0" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 62 'bitconcatenate' 'shl_ln14_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.88ns)   --->   "%mul_ln14_6 = mul i40 %sext_ln29_1, i40 1099511627367" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 63 'mul' 'mul_ln14_6' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.23ns)   --->   "%add_ln14_2 = add i40 %shl_ln14_3, i40 %mul_ln14_6" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 64 'add' 'add_ln14_2' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%weight_out_weight_change_2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %add_ln14_2, i32 24, i32 39" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 65 'partselect' 'weight_out_weight_change_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln12_1, i32 12, i32 27" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 66 'partselect' 'tmp_2' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 67 [2/3] (1.08ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i28 %sext_ln12_9, i28 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 67 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln13_2, i32 12, i32 27" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 68 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [2/3] (1.08ns) (grouped into DSP with root node add_ln13_2)   --->   "%mul_ln13_3 = mul i28 %sext_ln12_9, i28 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 69 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i32 %mul_ln14_7" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 70 'sext' 'sext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln14_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %p_read, i24 0" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 71 'bitconcatenate' 'shl_ln14_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (3.88ns)   --->   "%mul_ln14_8 = mul i40 %sext_ln14_2, i40 1099511627367" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 72 'mul' 'mul_ln14_8' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.23ns)   --->   "%add_ln14_3 = add i40 %shl_ln14_4, i40 %mul_ln14_8" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 73 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%weight_out_weight_change_3 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %add_ln14_3, i32 24, i32 39" [../weight_pe.cpp:14->../array.cpp:29]   --->   Operation 74 'partselect' 'weight_out_weight_change_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [2/3] (1.08ns) (grouped into DSP with root node sub_ln14_1)   --->   "%mul_ln14_9 = mul i26 %sext_ln12_5, i26 409" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 75 'mul' 'mul_ln14_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (1.01ns)   --->   "%icmp_ln19 = icmp_sgt  i16 %output_kmin1_0_0_val_read, i16 0" [../error_pe.cpp:19->../array.cpp:47]   --->   Operation 76 'icmp' 'icmp_ln19' <Predicate = (!cmp_i_i)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp, i12 0" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 77 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node sub_ln14)   --->   "%mul_ln14_3 = mul i26 %sext_ln12_1, i26 409" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 78 'mul' 'mul_ln14_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln14_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %biases_0_0_val_read, i12 0" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 79 'bitconcatenate' 'shl_ln14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node sub_ln14)   --->   "%sext_ln14_1 = sext i26 %mul_ln14_3" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 80 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln14 = sub i28 %shl_ln14_1, i28 %sext_ln14_1" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 81 'sub' 'sub_ln14' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_1, i12 0" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 82 'bitconcatenate' 'shl_ln2' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_3 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i28 %sext_ln12_6, i28 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 83 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13 = add i28 %shl_ln1, i28 %mul_ln13_1" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 84 'add' 'add_ln13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i28 %sext_ln12_7, i28 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 85 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12 = add i28 %shl_ln2, i28 %mul_ln12_2" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 86 'add' 'add_ln12' <Predicate = (!cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln12_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_2, i12 0" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 87 'bitconcatenate' 'shl_ln12_1' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_3 : Operation 88 [1/3] (0.00ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i28 %sext_ln12_9, i28 %sext_ln12_8" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 88 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12_1 = add i28 %shl_ln12_1, i28 %mul_ln12_3" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 89 'add' 'add_ln12_1' <Predicate = (!cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln13_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_3, i12 0" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 90 'bitconcatenate' 'shl_ln13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/3] (0.00ns) (grouped into DSP with root node add_ln13_2)   --->   "%mul_ln13_3 = mul i28 %sext_ln12_9, i28 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 91 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13_2 = add i28 %shl_ln13_1, i28 %mul_ln13_3" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 92 'add' 'add_ln13_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/3] (0.00ns) (grouped into DSP with root node sub_ln14_1)   --->   "%mul_ln14_9 = mul i26 %sext_ln12_5, i26 409" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 93 'mul' 'mul_ln14_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln14_5 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %biases_0_1_val_read, i12 0" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 94 'bitconcatenate' 'shl_ln14_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into DSP with root node sub_ln14_1)   --->   "%sext_ln14_3 = sext i26 %mul_ln14_9" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 95 'sext' 'sext_ln14_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln14_1 = sub i28 %shl_ln14_5, i28 %sext_ln14_3" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 96 'sub' 'sub_ln14_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.17>
ST_4 : Operation 97 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln14 = sub i28 %shl_ln14_1, i28 %sext_ln14_1" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 97 'sub' 'sub_ln14' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%bias_out_bias_change = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln14, i32 12, i32 27" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 98 'partselect' 'bias_out_bias_change' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13 = add i28 %shl_ln1, i28 %mul_ln13_1" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 99 'add' 'add_ln13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%weight_out_sum_output_out = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln13, i32 12, i32 27" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 100 'partselect' 'weight_out_sum_output_out' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.01ns)   --->   "%bias_out_net_sum = add i16 %weight_out_sum_output_out, i16 %biases_0_0_val_read" [../bias_pe.cpp:13->../array.cpp:37]   --->   Operation 101 'add' 'bias_out_net_sum' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %bias_out_net_sum, i32 15" [../act_pe.cpp:18->../array.cpp:39]   --->   Operation 102 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i16 %bias_out_net_sum" [../act_pe.cpp:22->../array.cpp:39]   --->   Operation 103 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (2.91ns)   --->   "%mul_ln22 = mul i26 %sext_ln22, i26 409" [../act_pe.cpp:22->../array.cpp:39]   --->   Operation 104 'mul' 'mul_ln22' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%output_1 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln22, i32 12, i32 25" [../act_pe.cpp:22->../array.cpp:39]   --->   Operation 105 'partselect' 'output_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i14 %output_1" [../act_pe.cpp:22->../array.cpp:39]   --->   Operation 106 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.42ns)   --->   "%output_4 = select i1 %tmp_4, i16 %sext_ln22_1, i16 %bias_out_net_sum" [../act_pe.cpp:18->../array.cpp:39]   --->   Operation 107 'select' 'output_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12 = add i28 %shl_ln2, i28 %mul_ln12_2" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 108 'add' 'add_ln12' <Predicate = (!cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%weight_out_sum_delta_out = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln12, i32 12, i32 27" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 109 'partselect' 'weight_out_sum_delta_out' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 110 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12_1 = add i28 %shl_ln12_1, i28 %mul_ln12_3" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 110 'add' 'add_ln12_1' <Predicate = (!cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%weight_out_sum_delta_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln12_1, i32 12, i32 27" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 111 'partselect' 'weight_out_sum_delta_out_1' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 112 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13_2 = add i28 %shl_ln13_1, i28 %mul_ln13_3" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 112 'add' 'add_ln13_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%weight_out_sum_output_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln13_2, i32 12, i32 27" [../weight_pe.cpp:13->../array.cpp:29]   --->   Operation 113 'partselect' 'weight_out_sum_output_out_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.01ns)   --->   "%bias_out_net_sum_1 = add i16 %weight_out_sum_output_out_1, i16 %biases_0_1_val_read" [../bias_pe.cpp:13->../array.cpp:37]   --->   Operation 114 'add' 'bias_out_net_sum_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln14_1 = sub i28 %shl_ln14_5, i28 %sext_ln14_3" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 115 'sub' 'sub_ln14_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%bias_out_bias_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln14_1, i32 12, i32 27" [../bias_pe.cpp:14->../array.cpp:37]   --->   Operation 116 'partselect' 'bias_out_bias_change_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %bias_out_net_sum_1, i32 15" [../act_pe.cpp:18->../array.cpp:39]   --->   Operation 117 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i16 %bias_out_net_sum_1" [../act_pe.cpp:22->../array.cpp:39]   --->   Operation 118 'sext' 'sext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (2.91ns)   --->   "%mul_ln22_1 = mul i26 %sext_ln22_2, i26 409" [../act_pe.cpp:22->../array.cpp:39]   --->   Operation 119 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%output = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln22_1, i32 12, i32 25" [../act_pe.cpp:22->../array.cpp:39]   --->   Operation 120 'partselect' 'output' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln22_3 = sext i14 %output" [../act_pe.cpp:22->../array.cpp:39]   --->   Operation 121 'sext' 'sext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.42ns)   --->   "%output_3 = select i1 %tmp_5, i16 %sext_ln22_3, i16 %bias_out_net_sum_1" [../act_pe.cpp:18->../array.cpp:39]   --->   Operation 122 'select' 'output_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i16 %weight_out_sum_delta_out" [../error_pe.cpp:23->../array.cpp:47]   --->   Operation 123 'sext' 'sext_ln23' <Predicate = (!icmp_ln19 & !cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (2.91ns)   --->   "%mul_ln23 = mul i26 %sext_ln23, i26 409" [../error_pe.cpp:23->../array.cpp:47]   --->   Operation 124 'mul' 'mul_ln23' <Predicate = (!icmp_ln19 & !cmp_i_i)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%error = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln23, i32 12, i32 25" [../error_pe.cpp:23->../array.cpp:47]   --->   Operation 125 'partselect' 'error' <Predicate = (!icmp_ln19 & !cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%sext_ln23_1 = sext i14 %error" [../error_pe.cpp:23->../array.cpp:47]   --->   Operation 126 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln19 & !cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%error_1 = select i1 %icmp_ln19, i16 %weight_out_sum_delta_out, i16 %sext_ln23_1" [../error_pe.cpp:19->../array.cpp:47]   --->   Operation 127 'select' 'error_1' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i16 %weight_out_sum_delta_out_1" [../error_pe.cpp:23->../array.cpp:47]   --->   Operation 128 'sext' 'sext_ln23_2' <Predicate = (!icmp_ln19_1 & !cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (2.91ns)   --->   "%mul_ln23_1 = mul i26 %sext_ln23_2, i26 409" [../error_pe.cpp:23->../array.cpp:47]   --->   Operation 129 'mul' 'mul_ln23_1' <Predicate = (!icmp_ln19_1 & !cmp_i_i)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%error_2 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln23_1, i32 12, i32 25" [../error_pe.cpp:23->../array.cpp:47]   --->   Operation 130 'partselect' 'error_2' <Predicate = (!icmp_ln19_1 & !cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%sext_ln23_3 = sext i14 %error_2" [../error_pe.cpp:23->../array.cpp:47]   --->   Operation 131 'sext' 'sext_ln23_3' <Predicate = (!icmp_ln19_1 & !cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%error_3 = select i1 %icmp_ln19_1, i16 %weight_out_sum_delta_out_1, i16 %sext_ln23_3" [../error_pe.cpp:19->../array.cpp:47]   --->   Operation 132 'select' 'error_3' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.42ns) (out node of the LUT)   --->   "%agg_result_delta_kmin1_0_0 = select i1 %cmp_i_i, i16 0, i16 %error_1" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 133 'select' 'agg_result_delta_kmin1_0_0' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.42ns) (out node of the LUT)   --->   "%agg_result_delta_kmin1_1_0 = select i1 %cmp_i_i, i16 0, i16 %error_3" [../weight_pe.cpp:12->../array.cpp:29]   --->   Operation 134 'select' 'agg_result_delta_kmin1_1_0' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i16 %output_4" [../array.cpp:51]   --->   Operation 135 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i16 %output_3" [../array.cpp:51]   --->   Operation 136 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i16 %agg_result_delta_kmin1_0_0" [../array.cpp:51]   --->   Operation 137 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i16 %agg_result_delta_kmin1_1_0" [../array.cpp:51]   --->   Operation 138 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i16 %weight_out_weight_change" [../array.cpp:51]   --->   Operation 139 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i16 %weight_out_weight_change_1" [../array.cpp:51]   --->   Operation 140 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i16 %weight_out_weight_change_2" [../array.cpp:51]   --->   Operation 141 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i16 %weight_out_weight_change_3" [../array.cpp:51]   --->   Operation 142 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i16 %bias_out_bias_change" [../array.cpp:51]   --->   Operation 143 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i16 %bias_out_bias_change_1" [../array.cpp:51]   --->   Operation 144 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln51 = ret i160 %mrv_9" [../array.cpp:51]   --->   Operation 145 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_0_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_kmin1_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_kmin1_0_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delta_k_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delta_k_0_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
training_read               (read          ) [ 00000]
delta_k_0_1_val_read        (read          ) [ 00000]
delta_k_0_0_val_read        (read          ) [ 01100]
output_kmin1_0_1_val_read   (read          ) [ 00000]
output_kmin1_0_0_val_read   (read          ) [ 01100]
biases_0_1_val_read         (read          ) [ 01111]
biases_0_0_val_read         (read          ) [ 01111]
p_read                      (read          ) [ 01100]
p_read_1                    (read          ) [ 01100]
p_read_2                    (read          ) [ 01100]
p_read_3                    (read          ) [ 01100]
sext_ln12                   (sext          ) [ 00000]
sext_ln12_1                 (sext          ) [ 01110]
sext_ln13                   (sext          ) [ 00000]
mul_ln14                    (mul           ) [ 01100]
sext_ln13_1                 (sext          ) [ 00000]
mul_ln14_2                  (mul           ) [ 01100]
sext_ln12_2                 (sext          ) [ 00000]
sext_ln12_5                 (sext          ) [ 01110]
mul_ln14_4                  (mul           ) [ 01100]
sext_ln12_6                 (sext          ) [ 01110]
sext_ln13_3                 (sext          ) [ 01110]
sext_ln12_7                 (sext          ) [ 01110]
sext_ln12_8                 (sext          ) [ 01110]
sext_ln12_9                 (sext          ) [ 01110]
mul_ln14_7                  (mul           ) [ 01100]
cmp_i_i                     (icmp          ) [ 01111]
icmp_ln19_1                 (icmp          ) [ 01111]
sext_ln12_3                 (sext          ) [ 00000]
sext_ln12_4                 (sext          ) [ 00000]
mul_ln12                    (mul           ) [ 00000]
sext_ln13_2                 (sext          ) [ 00000]
mul_ln13                    (mul           ) [ 00000]
sext_ln14                   (sext          ) [ 00000]
shl_ln                      (bitconcatenate) [ 00000]
mul_ln14_1                  (mul           ) [ 00000]
add_ln14                    (add           ) [ 00000]
weight_out_weight_change    (partselect    ) [ 01011]
tmp                         (partselect    ) [ 01010]
sext_ln29                   (sext          ) [ 00000]
tmp_1                       (partselect    ) [ 01010]
sext_ln29_1                 (sext          ) [ 00000]
mul_ln12_1                  (mul           ) [ 00000]
shl_ln14_2                  (bitconcatenate) [ 00000]
mul_ln14_5                  (mul           ) [ 00000]
add_ln14_1                  (add           ) [ 00000]
weight_out_weight_change_1  (partselect    ) [ 01011]
mul_ln13_2                  (mul           ) [ 00000]
shl_ln14_3                  (bitconcatenate) [ 00000]
mul_ln14_6                  (mul           ) [ 00000]
add_ln14_2                  (add           ) [ 00000]
weight_out_weight_change_2  (partselect    ) [ 01011]
tmp_2                       (partselect    ) [ 01010]
tmp_3                       (partselect    ) [ 01010]
sext_ln14_2                 (sext          ) [ 00000]
shl_ln14_4                  (bitconcatenate) [ 00000]
mul_ln14_8                  (mul           ) [ 00000]
add_ln14_3                  (add           ) [ 00000]
weight_out_weight_change_3  (partselect    ) [ 01011]
icmp_ln19                   (icmp          ) [ 01011]
shl_ln1                     (bitconcatenate) [ 01001]
mul_ln14_3                  (mul           ) [ 00000]
shl_ln14_1                  (bitconcatenate) [ 01001]
sext_ln14_1                 (sext          ) [ 01001]
shl_ln2                     (bitconcatenate) [ 01001]
mul_ln13_1                  (mul           ) [ 01001]
mul_ln12_2                  (mul           ) [ 01001]
shl_ln12_1                  (bitconcatenate) [ 01001]
mul_ln12_3                  (mul           ) [ 01001]
shl_ln13_1                  (bitconcatenate) [ 01001]
mul_ln13_3                  (mul           ) [ 01001]
mul_ln14_9                  (mul           ) [ 00000]
shl_ln14_5                  (bitconcatenate) [ 01001]
sext_ln14_3                 (sext          ) [ 01001]
sub_ln14                    (sub           ) [ 00000]
bias_out_bias_change        (partselect    ) [ 00000]
add_ln13                    (add           ) [ 00000]
weight_out_sum_output_out   (partselect    ) [ 00000]
bias_out_net_sum            (add           ) [ 00000]
tmp_4                       (bitselect     ) [ 00000]
sext_ln22                   (sext          ) [ 00000]
mul_ln22                    (mul           ) [ 00000]
output_1                    (partselect    ) [ 00000]
sext_ln22_1                 (sext          ) [ 00000]
output_4                    (select        ) [ 00000]
add_ln12                    (add           ) [ 00000]
weight_out_sum_delta_out    (partselect    ) [ 00000]
add_ln12_1                  (add           ) [ 00000]
weight_out_sum_delta_out_1  (partselect    ) [ 00000]
add_ln13_2                  (add           ) [ 00000]
weight_out_sum_output_out_1 (partselect    ) [ 00000]
bias_out_net_sum_1          (add           ) [ 00000]
sub_ln14_1                  (sub           ) [ 00000]
bias_out_bias_change_1      (partselect    ) [ 00000]
tmp_5                       (bitselect     ) [ 00000]
sext_ln22_2                 (sext          ) [ 00000]
mul_ln22_1                  (mul           ) [ 00000]
output                      (partselect    ) [ 00000]
sext_ln22_3                 (sext          ) [ 00000]
output_3                    (select        ) [ 00000]
sext_ln23                   (sext          ) [ 00000]
mul_ln23                    (mul           ) [ 00000]
error                       (partselect    ) [ 00000]
sext_ln23_1                 (sext          ) [ 00000]
error_1                     (select        ) [ 00000]
sext_ln23_2                 (sext          ) [ 00000]
mul_ln23_1                  (mul           ) [ 00000]
error_2                     (partselect    ) [ 00000]
sext_ln23_3                 (sext          ) [ 00000]
error_3                     (select        ) [ 00000]
agg_result_delta_kmin1_0_0  (select        ) [ 00000]
agg_result_delta_kmin1_1_0  (select        ) [ 00000]
mrv                         (insertvalue   ) [ 00000]
mrv_1                       (insertvalue   ) [ 00000]
mrv_2                       (insertvalue   ) [ 00000]
mrv_3                       (insertvalue   ) [ 00000]
mrv_4                       (insertvalue   ) [ 00000]
mrv_5                       (insertvalue   ) [ 00000]
mrv_6                       (insertvalue   ) [ 00000]
mrv_7                       (insertvalue   ) [ 00000]
mrv_8                       (insertvalue   ) [ 00000]
mrv_9                       (insertvalue   ) [ 00000]
ret_ln51                    (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read10">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read29">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read29"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read30">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read30"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read31">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read31"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="biases_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="biases_0_1_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_0_1_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_kmin1_0_0_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_kmin1_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_kmin1_0_1_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_kmin1_0_1_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="delta_k_0_0_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_k_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="delta_k_0_1_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_k_0_1_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="training">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i16.i24"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="training_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="training_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="delta_k_0_1_val_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delta_k_0_1_val_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="delta_k_0_0_val_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delta_k_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_kmin1_0_1_val_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_kmin1_0_1_val_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="output_kmin1_0_0_val_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_kmin1_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="biases_0_1_val_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_0_1_val_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="biases_0_0_val_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_2_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_3_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="mul_ln14_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="mul_ln14_5_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="10" slack="0"/>
<pin id="134" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_5/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mul_ln14_6_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_6/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="mul_ln14_8_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="10" slack="0"/>
<pin id="144" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_8/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln12_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sext_ln12_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sext_ln13_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mul_ln14_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln13_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mul_ln14_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sext_ln12_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln12_5_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_5/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mul_ln14_4_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_4/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln12_6_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_6/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln13_3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_3/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln12_7_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_7/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln12_8_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_8/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln12_9_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_9/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mul_ln14_7_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_7/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="cmp_i_i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln19_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln12_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="1"/>
<pin id="228" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_3/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sext_ln12_4_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="1"/>
<pin id="231" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_4/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="mul_ln12_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln13_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_2/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="mul_ln13_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="0"/>
<pin id="244" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln14_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="shl_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="40" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="1"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln14_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="40" slack="0"/>
<pin id="260" dir="0" index="1" bw="40" slack="0"/>
<pin id="261" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="weight_out_weight_change_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="40" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="0" index="3" bw="7" slack="0"/>
<pin id="269" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="28" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln29_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="28" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="0" index="3" bw="6" slack="0"/>
<pin id="293" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sext_ln29_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="mul_ln12_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="1"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="shl_ln14_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="40" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="1"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln14_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="40" slack="0"/>
<pin id="316" dir="0" index="1" bw="40" slack="0"/>
<pin id="317" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="weight_out_weight_change_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="40" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="0" index="3" bw="7" slack="0"/>
<pin id="325" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="mul_ln13_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="1"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_2/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="shl_ln14_3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="40" slack="0"/>
<pin id="337" dir="0" index="1" bw="16" slack="1"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_3/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln14_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="40" slack="0"/>
<pin id="344" dir="0" index="1" bw="40" slack="0"/>
<pin id="345" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_2/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="weight_out_weight_change_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="40" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="0"/>
<pin id="352" dir="0" index="3" bw="7" slack="0"/>
<pin id="353" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_2/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="28" slack="0"/>
<pin id="361" dir="0" index="2" bw="5" slack="0"/>
<pin id="362" dir="0" index="3" bw="6" slack="0"/>
<pin id="363" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="28" slack="0"/>
<pin id="371" dir="0" index="2" bw="5" slack="0"/>
<pin id="372" dir="0" index="3" bw="6" slack="0"/>
<pin id="373" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln14_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_2/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="shl_ln14_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="40" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="1"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_4/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln14_3_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="40" slack="0"/>
<pin id="391" dir="0" index="1" bw="40" slack="0"/>
<pin id="392" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="weight_out_weight_change_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="0" index="1" bw="40" slack="0"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="0" index="3" bw="7" slack="0"/>
<pin id="400" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_3/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln19_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="1"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="shl_ln1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="28" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="1"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="shl_ln14_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="28" slack="0"/>
<pin id="419" dir="0" index="1" bw="16" slack="2"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_1/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="shl_ln2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="28" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="1"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="shl_ln12_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="28" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="1"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln12_1/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="shl_ln13_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="28" slack="0"/>
<pin id="440" dir="0" index="1" bw="16" slack="1"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13_1/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln14_5_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="28" slack="0"/>
<pin id="447" dir="0" index="1" bw="16" slack="2"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_5/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="bias_out_bias_change_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="28" slack="0"/>
<pin id="455" dir="0" index="2" bw="5" slack="0"/>
<pin id="456" dir="0" index="3" bw="6" slack="0"/>
<pin id="457" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias_out_bias_change/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="weight_out_sum_output_out_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="0" index="1" bw="28" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="0" index="3" bw="6" slack="0"/>
<pin id="466" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_output_out/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="bias_out_net_sum_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="3"/>
<pin id="473" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bias_out_net_sum/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_4_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="16" slack="0"/>
<pin id="478" dir="0" index="2" bw="5" slack="0"/>
<pin id="479" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln22_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="mul_ln22_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="10" slack="0"/>
<pin id="490" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="output_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="14" slack="0"/>
<pin id="495" dir="0" index="1" bw="26" slack="0"/>
<pin id="496" dir="0" index="2" bw="5" slack="0"/>
<pin id="497" dir="0" index="3" bw="6" slack="0"/>
<pin id="498" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output_1/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln22_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="14" slack="0"/>
<pin id="505" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="output_4_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="16" slack="0"/>
<pin id="510" dir="0" index="2" bw="16" slack="0"/>
<pin id="511" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_4/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="weight_out_sum_delta_out_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="0"/>
<pin id="517" dir="0" index="1" bw="28" slack="0"/>
<pin id="518" dir="0" index="2" bw="5" slack="0"/>
<pin id="519" dir="0" index="3" bw="6" slack="0"/>
<pin id="520" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_delta_out/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="weight_out_sum_delta_out_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="0"/>
<pin id="526" dir="0" index="1" bw="28" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="0" index="3" bw="6" slack="0"/>
<pin id="529" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_delta_out_1/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="weight_out_sum_output_out_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="0" index="1" bw="28" slack="0"/>
<pin id="536" dir="0" index="2" bw="5" slack="0"/>
<pin id="537" dir="0" index="3" bw="6" slack="0"/>
<pin id="538" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_output_out_1/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="bias_out_net_sum_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="0"/>
<pin id="544" dir="0" index="1" bw="16" slack="3"/>
<pin id="545" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bias_out_net_sum_1/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="bias_out_bias_change_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="0"/>
<pin id="549" dir="0" index="1" bw="28" slack="0"/>
<pin id="550" dir="0" index="2" bw="5" slack="0"/>
<pin id="551" dir="0" index="3" bw="6" slack="0"/>
<pin id="552" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias_out_bias_change_1/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_5_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="16" slack="0"/>
<pin id="559" dir="0" index="2" bw="5" slack="0"/>
<pin id="560" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sext_ln22_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_2/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="mul_ln22_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="0"/>
<pin id="570" dir="0" index="1" bw="10" slack="0"/>
<pin id="571" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_1/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="output_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="14" slack="0"/>
<pin id="576" dir="0" index="1" bw="26" slack="0"/>
<pin id="577" dir="0" index="2" bw="5" slack="0"/>
<pin id="578" dir="0" index="3" bw="6" slack="0"/>
<pin id="579" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="sext_ln22_3_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="14" slack="0"/>
<pin id="586" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_3/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="output_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="0"/>
<pin id="591" dir="0" index="2" bw="16" slack="0"/>
<pin id="592" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_3/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sext_ln23_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="0"/>
<pin id="598" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="mul_ln23_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="0" index="1" bw="10" slack="0"/>
<pin id="603" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="error_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="14" slack="0"/>
<pin id="608" dir="0" index="1" bw="26" slack="0"/>
<pin id="609" dir="0" index="2" bw="5" slack="0"/>
<pin id="610" dir="0" index="3" bw="6" slack="0"/>
<pin id="611" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="error/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln23_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="14" slack="0"/>
<pin id="618" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_1/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="error_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="2"/>
<pin id="622" dir="0" index="1" bw="16" slack="0"/>
<pin id="623" dir="0" index="2" bw="16" slack="0"/>
<pin id="624" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="error_1/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sext_ln23_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="0"/>
<pin id="629" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_2/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="mul_ln23_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="0" index="1" bw="10" slack="0"/>
<pin id="634" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23_1/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="error_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="14" slack="0"/>
<pin id="639" dir="0" index="1" bw="26" slack="0"/>
<pin id="640" dir="0" index="2" bw="5" slack="0"/>
<pin id="641" dir="0" index="3" bw="6" slack="0"/>
<pin id="642" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="error_2/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sext_ln23_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="14" slack="0"/>
<pin id="649" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_3/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="error_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="3"/>
<pin id="653" dir="0" index="1" bw="16" slack="0"/>
<pin id="654" dir="0" index="2" bw="16" slack="0"/>
<pin id="655" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="error_3/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="agg_result_delta_kmin1_0_0_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="3"/>
<pin id="660" dir="0" index="1" bw="16" slack="0"/>
<pin id="661" dir="0" index="2" bw="16" slack="0"/>
<pin id="662" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_delta_kmin1_0_0/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="agg_result_delta_kmin1_1_0_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="3"/>
<pin id="667" dir="0" index="1" bw="16" slack="0"/>
<pin id="668" dir="0" index="2" bw="16" slack="0"/>
<pin id="669" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_delta_kmin1_1_0/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="mrv_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="160" slack="0"/>
<pin id="674" dir="0" index="1" bw="16" slack="0"/>
<pin id="675" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="mrv_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="160" slack="0"/>
<pin id="680" dir="0" index="1" bw="16" slack="0"/>
<pin id="681" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="mrv_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="160" slack="0"/>
<pin id="686" dir="0" index="1" bw="16" slack="0"/>
<pin id="687" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="mrv_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="160" slack="0"/>
<pin id="692" dir="0" index="1" bw="16" slack="0"/>
<pin id="693" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="mrv_4_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="160" slack="0"/>
<pin id="698" dir="0" index="1" bw="16" slack="2"/>
<pin id="699" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="mrv_5_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="160" slack="0"/>
<pin id="703" dir="0" index="1" bw="16" slack="2"/>
<pin id="704" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="mrv_6_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="160" slack="0"/>
<pin id="708" dir="0" index="1" bw="16" slack="2"/>
<pin id="709" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="mrv_7_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="160" slack="0"/>
<pin id="713" dir="0" index="1" bw="16" slack="2"/>
<pin id="714" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="mrv_8_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="160" slack="0"/>
<pin id="718" dir="0" index="1" bw="16" slack="0"/>
<pin id="719" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="mrv_9_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="160" slack="0"/>
<pin id="724" dir="0" index="1" bw="16" slack="0"/>
<pin id="725" dir="1" index="2" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/4 "/>
</bind>
</comp>

<comp id="728" class="1007" name="grp_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="16" slack="0"/>
<pin id="730" dir="0" index="1" bw="9" slack="0"/>
<pin id="731" dir="0" index="2" bw="28" slack="0"/>
<pin id="732" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln14_3/1 sext_ln14_1/3 sub_ln14/3 "/>
</bind>
</comp>

<comp id="737" class="1007" name="grp_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="0"/>
<pin id="739" dir="0" index="1" bw="16" slack="0"/>
<pin id="740" dir="0" index="2" bw="28" slack="0"/>
<pin id="741" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_1/1 add_ln13/3 "/>
</bind>
</comp>

<comp id="746" class="1007" name="grp_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="0"/>
<pin id="748" dir="0" index="1" bw="16" slack="0"/>
<pin id="749" dir="0" index="2" bw="28" slack="0"/>
<pin id="750" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln12_2/1 add_ln12/3 "/>
</bind>
</comp>

<comp id="755" class="1007" name="grp_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="0"/>
<pin id="757" dir="0" index="1" bw="16" slack="0"/>
<pin id="758" dir="0" index="2" bw="28" slack="0"/>
<pin id="759" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln12_3/1 add_ln12_1/3 "/>
</bind>
</comp>

<comp id="764" class="1007" name="grp_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="0"/>
<pin id="766" dir="0" index="1" bw="16" slack="0"/>
<pin id="767" dir="0" index="2" bw="28" slack="0"/>
<pin id="768" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_3/1 add_ln13_2/3 "/>
</bind>
</comp>

<comp id="773" class="1007" name="grp_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="0"/>
<pin id="775" dir="0" index="1" bw="9" slack="0"/>
<pin id="776" dir="0" index="2" bw="28" slack="0"/>
<pin id="777" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln14_9/1 sext_ln14_3/3 sub_ln14_1/3 "/>
</bind>
</comp>

<comp id="782" class="1005" name="delta_k_0_0_val_read_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="1"/>
<pin id="784" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="delta_k_0_0_val_read "/>
</bind>
</comp>

<comp id="787" class="1005" name="output_kmin1_0_0_val_read_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="1"/>
<pin id="789" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_kmin1_0_0_val_read "/>
</bind>
</comp>

<comp id="793" class="1005" name="biases_0_1_val_read_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="2"/>
<pin id="795" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="biases_0_1_val_read "/>
</bind>
</comp>

<comp id="799" class="1005" name="biases_0_0_val_read_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="2"/>
<pin id="801" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="biases_0_0_val_read "/>
</bind>
</comp>

<comp id="805" class="1005" name="p_read_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="1"/>
<pin id="807" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="810" class="1005" name="p_read_1_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="1"/>
<pin id="812" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="815" class="1005" name="p_read_2_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="1"/>
<pin id="817" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="820" class="1005" name="p_read_3_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="1"/>
<pin id="822" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="826" class="1005" name="sext_ln12_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="26" slack="1"/>
<pin id="828" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_1 "/>
</bind>
</comp>

<comp id="831" class="1005" name="mul_ln14_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14 "/>
</bind>
</comp>

<comp id="836" class="1005" name="mul_ln14_2_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_2 "/>
</bind>
</comp>

<comp id="841" class="1005" name="sext_ln12_5_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="26" slack="1"/>
<pin id="843" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_5 "/>
</bind>
</comp>

<comp id="846" class="1005" name="mul_ln14_4_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_4 "/>
</bind>
</comp>

<comp id="851" class="1005" name="sext_ln12_6_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="28" slack="1"/>
<pin id="853" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_6 "/>
</bind>
</comp>

<comp id="857" class="1005" name="sext_ln13_3_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="28" slack="1"/>
<pin id="859" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_3 "/>
</bind>
</comp>

<comp id="863" class="1005" name="sext_ln12_7_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="28" slack="1"/>
<pin id="865" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_7 "/>
</bind>
</comp>

<comp id="869" class="1005" name="sext_ln12_8_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="28" slack="1"/>
<pin id="871" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_8 "/>
</bind>
</comp>

<comp id="875" class="1005" name="sext_ln12_9_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="28" slack="1"/>
<pin id="877" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_9 "/>
</bind>
</comp>

<comp id="881" class="1005" name="mul_ln14_7_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_7 "/>
</bind>
</comp>

<comp id="886" class="1005" name="cmp_i_i_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="1"/>
<pin id="888" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp_i_i "/>
</bind>
</comp>

<comp id="892" class="1005" name="icmp_ln19_1_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="3"/>
<pin id="894" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln19_1 "/>
</bind>
</comp>

<comp id="897" class="1005" name="weight_out_weight_change_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="2"/>
<pin id="899" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_out_weight_change "/>
</bind>
</comp>

<comp id="902" class="1005" name="tmp_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="1"/>
<pin id="904" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="1"/>
<pin id="909" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="weight_out_weight_change_1_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="16" slack="2"/>
<pin id="914" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="weight_out_weight_change_2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="2"/>
<pin id="919" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_2 "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_2_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="1"/>
<pin id="924" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="927" class="1005" name="tmp_3_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="1"/>
<pin id="929" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="932" class="1005" name="weight_out_weight_change_3_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="2"/>
<pin id="934" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_3 "/>
</bind>
</comp>

<comp id="937" class="1005" name="icmp_ln19_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="2"/>
<pin id="939" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="942" class="1005" name="shl_ln1_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="28" slack="1"/>
<pin id="944" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="947" class="1005" name="shl_ln14_1_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="28" slack="1"/>
<pin id="949" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln14_1 "/>
</bind>
</comp>

<comp id="952" class="1005" name="shl_ln2_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="28" slack="1"/>
<pin id="954" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="957" class="1005" name="shl_ln12_1_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="28" slack="1"/>
<pin id="959" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln12_1 "/>
</bind>
</comp>

<comp id="962" class="1005" name="shl_ln13_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="28" slack="1"/>
<pin id="964" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln13_1 "/>
</bind>
</comp>

<comp id="967" class="1005" name="shl_ln14_5_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="28" slack="1"/>
<pin id="969" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln14_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="72" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="72" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="84" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="146" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="78" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="146" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="66" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="66" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="174" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="154" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="114" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="78" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="108" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="66" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="102" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="174" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="164" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="60" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="78" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="245"><net_src comp="226" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="126" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="241" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="232" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="306"><net_src comp="229" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="28" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="131" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="34" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="334"><net_src comp="238" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="28" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="30" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="136" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="36" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="302" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="374"><net_src comp="40" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="330" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="387"><net_src comp="28" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="30" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="382" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="141" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="34" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="36" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="38" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="409"><net_src comp="26" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="46" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="48" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="46" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="48" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="46" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="46" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="48" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="48" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="40" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="42" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="460"><net_src comp="44" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="467"><net_src comp="40" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="42" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="469"><net_src comp="44" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="474"><net_src comp="461" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="50" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="52" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="470" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="24" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="54" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="42" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="56" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="506"><net_src comp="493" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="475" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="470" pin="2"/><net_sink comp="507" pin=2"/></net>

<net id="521"><net_src comp="40" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="42" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="523"><net_src comp="44" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="530"><net_src comp="40" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="42" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="532"><net_src comp="44" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="539"><net_src comp="40" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="42" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="541"><net_src comp="44" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="546"><net_src comp="533" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="40" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="42" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="555"><net_src comp="44" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="561"><net_src comp="50" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="542" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="52" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="567"><net_src comp="542" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="24" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="580"><net_src comp="54" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="42" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="56" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="587"><net_src comp="574" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="593"><net_src comp="556" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="584" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="542" pin="2"/><net_sink comp="588" pin=2"/></net>

<net id="599"><net_src comp="515" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="24" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="612"><net_src comp="54" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="42" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="56" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="619"><net_src comp="606" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="515" pin="4"/><net_sink comp="620" pin=1"/></net>

<net id="626"><net_src comp="616" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="630"><net_src comp="524" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="24" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="643"><net_src comp="54" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="42" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="56" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="650"><net_src comp="637" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="656"><net_src comp="524" pin="4"/><net_sink comp="651" pin=1"/></net>

<net id="657"><net_src comp="647" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="663"><net_src comp="26" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="664"><net_src comp="620" pin="3"/><net_sink comp="658" pin=2"/></net>

<net id="670"><net_src comp="26" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="671"><net_src comp="651" pin="3"/><net_sink comp="665" pin=2"/></net>

<net id="676"><net_src comp="58" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="507" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="588" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="658" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="665" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="696" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="710"><net_src comp="701" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="706" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="711" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="452" pin="4"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="716" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="547" pin="4"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="150" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="24" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="417" pin="3"/><net_sink comp="728" pin=2"/></net>

<net id="736"><net_src comp="728" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="742"><net_src comp="188" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="192" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="410" pin="3"/><net_sink comp="737" pin=2"/></net>

<net id="745"><net_src comp="737" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="751"><net_src comp="196" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="200" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="424" pin="3"/><net_sink comp="746" pin=2"/></net>

<net id="754"><net_src comp="746" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="760"><net_src comp="204" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="200" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="431" pin="3"/><net_sink comp="755" pin=2"/></net>

<net id="763"><net_src comp="755" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="769"><net_src comp="204" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="192" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="438" pin="3"/><net_sink comp="764" pin=2"/></net>

<net id="772"><net_src comp="764" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="778"><net_src comp="178" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="24" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="445" pin="3"/><net_sink comp="773" pin=2"/></net>

<net id="781"><net_src comp="773" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="785"><net_src comp="72" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="790"><net_src comp="84" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="796"><net_src comp="90" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="802"><net_src comp="96" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="808"><net_src comp="102" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="813"><net_src comp="108" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="818"><net_src comp="114" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="823"><net_src comp="120" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="829"><net_src comp="150" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="834"><net_src comp="158" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="839"><net_src comp="168" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="844"><net_src comp="178" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="849"><net_src comp="182" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="854"><net_src comp="188" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="860"><net_src comp="192" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="866"><net_src comp="196" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="872"><net_src comp="200" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="878"><net_src comp="204" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="884"><net_src comp="208" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="889"><net_src comp="214" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="895"><net_src comp="220" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="900"><net_src comp="264" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="905"><net_src comp="274" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="910"><net_src comp="288" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="915"><net_src comp="320" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="920"><net_src comp="348" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="925"><net_src comp="358" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="930"><net_src comp="368" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="935"><net_src comp="395" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="940"><net_src comp="405" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="945"><net_src comp="410" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="950"><net_src comp="417" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="955"><net_src comp="424" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="960"><net_src comp="431" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="965"><net_src comp="438" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="970"><net_src comp="445" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="773" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read10 | {}
	Port: p_read29 | {}
	Port: p_read30 | {}
	Port: p_read31 | {}
	Port: biases_0_0_val | {}
	Port: biases_0_1_val | {}
	Port: output_kmin1_0_0_val | {}
	Port: output_kmin1_0_1_val | {}
	Port: delta_k_0_0_val | {}
	Port: delta_k_0_1_val | {}
	Port: training | {}
 - Input state : 
	Port: model_array : p_read10 | {1 }
	Port: model_array : p_read29 | {1 }
	Port: model_array : p_read30 | {1 }
	Port: model_array : p_read31 | {1 }
	Port: model_array : biases_0_0_val | {1 }
	Port: model_array : biases_0_1_val | {1 }
	Port: model_array : output_kmin1_0_0_val | {1 }
	Port: model_array : output_kmin1_0_1_val | {1 }
	Port: model_array : delta_k_0_0_val | {1 }
	Port: model_array : delta_k_0_1_val | {1 }
	Port: model_array : training | {1 }
  - Chain level:
	State 1
		mul_ln14 : 1
		mul_ln14_2 : 1
		mul_ln14_3 : 1
		mul_ln14_4 : 1
		mul_ln13_1 : 1
		mul_ln12_2 : 1
		mul_ln12_3 : 1
		mul_ln13_3 : 1
		mul_ln14_7 : 1
		mul_ln14_9 : 1
	State 2
		mul_ln12 : 1
		mul_ln13 : 1
		mul_ln14_1 : 1
		add_ln14 : 2
		weight_out_weight_change : 3
		tmp : 2
		tmp_1 : 2
		mul_ln12_1 : 1
		mul_ln14_5 : 1
		add_ln14_1 : 2
		weight_out_weight_change_1 : 3
		mul_ln13_2 : 1
		mul_ln14_6 : 1
		add_ln14_2 : 2
		weight_out_weight_change_2 : 3
		tmp_2 : 2
		tmp_3 : 2
		mul_ln14_8 : 1
		add_ln14_3 : 2
		weight_out_weight_change_3 : 3
	State 3
		sext_ln14_1 : 1
		sub_ln14 : 2
		add_ln13 : 1
		add_ln12 : 1
		add_ln12_1 : 1
		add_ln13_2 : 1
		sext_ln14_3 : 1
		sub_ln14_1 : 2
	State 4
		bias_out_bias_change : 1
		weight_out_sum_output_out : 1
		bias_out_net_sum : 2
		tmp_4 : 3
		sext_ln22 : 3
		mul_ln22 : 4
		output_1 : 5
		sext_ln22_1 : 6
		output_4 : 7
		weight_out_sum_delta_out : 1
		weight_out_sum_delta_out_1 : 1
		weight_out_sum_output_out_1 : 1
		bias_out_net_sum_1 : 2
		bias_out_bias_change_1 : 1
		tmp_5 : 3
		sext_ln22_2 : 3
		mul_ln22_1 : 4
		output : 5
		sext_ln22_3 : 6
		output_3 : 7
		sext_ln23 : 2
		mul_ln23 : 3
		error : 4
		sext_ln23_1 : 5
		error_1 : 6
		sext_ln23_2 : 2
		mul_ln23_1 : 3
		error_2 : 4
		sext_ln23_3 : 5
		error_3 : 6
		agg_result_delta_kmin1_0_0 : 7
		agg_result_delta_kmin1_1_0 : 7
		mrv : 8
		mrv_1 : 9
		mrv_2 : 10
		mrv_3 : 11
		mrv_4 : 12
		mrv_5 : 13
		mrv_6 : 14
		mrv_7 : 15
		mrv_8 : 16
		mrv_9 : 17
		ret_ln51 : 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |            add_ln14_fu_258           |    0    |    0    |    47   |
|          |           add_ln14_1_fu_314          |    0    |    0    |    47   |
|    add   |           add_ln14_2_fu_342          |    0    |    0    |    47   |
|          |           add_ln14_3_fu_389          |    0    |    0    |    47   |
|          |        bias_out_net_sum_fu_470       |    0    |    0    |    23   |
|          |       bias_out_net_sum_1_fu_542      |    0    |    0    |    23   |
|----------|--------------------------------------|---------|---------|---------|
|          |           mul_ln14_1_fu_126          |    2    |    0    |    20   |
|          |           mul_ln14_5_fu_131          |    2    |    0    |    20   |
|          |           mul_ln14_6_fu_136          |    2    |    0    |    20   |
|          |           mul_ln14_8_fu_141          |    2    |    0    |    20   |
|          |            mul_ln14_fu_158           |    1    |    0    |    5    |
|          |           mul_ln14_2_fu_168          |    1    |    0    |    5    |
|          |           mul_ln14_4_fu_182          |    1    |    0    |    5    |
|    mul   |           mul_ln14_7_fu_208          |    1    |    0    |    5    |
|          |            mul_ln12_fu_232           |    1    |    0    |    5    |
|          |            mul_ln13_fu_241           |    1    |    0    |    5    |
|          |           mul_ln12_1_fu_302          |    1    |    0    |    5    |
|          |           mul_ln13_2_fu_330          |    1    |    0    |    5    |
|          |            mul_ln22_fu_487           |    1    |    0    |    5    |
|          |           mul_ln22_1_fu_568          |    1    |    0    |    5    |
|          |            mul_ln23_fu_600           |    1    |    0    |    5    |
|          |           mul_ln23_1_fu_631          |    1    |    0    |    5    |
|----------|--------------------------------------|---------|---------|---------|
|          |            output_4_fu_507           |    0    |    0    |    16   |
|          |            output_3_fu_588           |    0    |    0    |    16   |
|  select  |            error_1_fu_620            |    0    |    0    |    16   |
|          |            error_3_fu_651            |    0    |    0    |    16   |
|          |   agg_result_delta_kmin1_0_0_fu_658  |    0    |    0    |    16   |
|          |   agg_result_delta_kmin1_1_0_fu_665  |    0    |    0    |    16   |
|----------|--------------------------------------|---------|---------|---------|
|          |            cmp_i_i_fu_214            |    0    |    0    |    23   |
|   icmp   |          icmp_ln19_1_fu_220          |    0    |    0    |    23   |
|          |           icmp_ln19_fu_405           |    0    |    0    |    23   |
|----------|--------------------------------------|---------|---------|---------|
|          |              grp_fu_737              |    1    |    0    |    0    |
|  muladd  |              grp_fu_746              |    1    |    0    |    0    |
|          |              grp_fu_755              |    1    |    0    |    0    |
|          |              grp_fu_764              |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|  mulsub  |              grp_fu_728              |    1    |    0    |    0    |
|          |              grp_fu_773              |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |       training_read_read_fu_60       |    0    |    0    |    0    |
|          |    delta_k_0_1_val_read_read_fu_66   |    0    |    0    |    0    |
|          |    delta_k_0_0_val_read_read_fu_72   |    0    |    0    |    0    |
|          | output_kmin1_0_1_val_read_read_fu_78 |    0    |    0    |    0    |
|          | output_kmin1_0_0_val_read_read_fu_84 |    0    |    0    |    0    |
|   read   |    biases_0_1_val_read_read_fu_90    |    0    |    0    |    0    |
|          |    biases_0_0_val_read_read_fu_96    |    0    |    0    |    0    |
|          |          p_read_read_fu_102          |    0    |    0    |    0    |
|          |         p_read_1_read_fu_108         |    0    |    0    |    0    |
|          |         p_read_2_read_fu_114         |    0    |    0    |    0    |
|          |         p_read_3_read_fu_120         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           sext_ln12_fu_146           |    0    |    0    |    0    |
|          |          sext_ln12_1_fu_150          |    0    |    0    |    0    |
|          |           sext_ln13_fu_154           |    0    |    0    |    0    |
|          |          sext_ln13_1_fu_164          |    0    |    0    |    0    |
|          |          sext_ln12_2_fu_174          |    0    |    0    |    0    |
|          |          sext_ln12_5_fu_178          |    0    |    0    |    0    |
|          |          sext_ln12_6_fu_188          |    0    |    0    |    0    |
|          |          sext_ln13_3_fu_192          |    0    |    0    |    0    |
|          |          sext_ln12_7_fu_196          |    0    |    0    |    0    |
|          |          sext_ln12_8_fu_200          |    0    |    0    |    0    |
|          |          sext_ln12_9_fu_204          |    0    |    0    |    0    |
|          |          sext_ln12_3_fu_226          |    0    |    0    |    0    |
|   sext   |          sext_ln12_4_fu_229          |    0    |    0    |    0    |
|          |          sext_ln13_2_fu_238          |    0    |    0    |    0    |
|          |           sext_ln14_fu_247           |    0    |    0    |    0    |
|          |           sext_ln29_fu_284           |    0    |    0    |    0    |
|          |          sext_ln29_1_fu_298          |    0    |    0    |    0    |
|          |          sext_ln14_2_fu_378          |    0    |    0    |    0    |
|          |           sext_ln22_fu_483           |    0    |    0    |    0    |
|          |          sext_ln22_1_fu_503          |    0    |    0    |    0    |
|          |          sext_ln22_2_fu_564          |    0    |    0    |    0    |
|          |          sext_ln22_3_fu_584          |    0    |    0    |    0    |
|          |           sext_ln23_fu_596           |    0    |    0    |    0    |
|          |          sext_ln23_1_fu_616          |    0    |    0    |    0    |
|          |          sext_ln23_2_fu_627          |    0    |    0    |    0    |
|          |          sext_ln23_3_fu_647          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             shl_ln_fu_251            |    0    |    0    |    0    |
|          |           shl_ln14_2_fu_307          |    0    |    0    |    0    |
|          |           shl_ln14_3_fu_335          |    0    |    0    |    0    |
|          |           shl_ln14_4_fu_382          |    0    |    0    |    0    |
|bitconcatenate|            shl_ln1_fu_410            |    0    |    0    |    0    |
|          |           shl_ln14_1_fu_417          |    0    |    0    |    0    |
|          |            shl_ln2_fu_424            |    0    |    0    |    0    |
|          |           shl_ln12_1_fu_431          |    0    |    0    |    0    |
|          |           shl_ln13_1_fu_438          |    0    |    0    |    0    |
|          |           shl_ln14_5_fu_445          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |    weight_out_weight_change_fu_264   |    0    |    0    |    0    |
|          |              tmp_fu_274              |    0    |    0    |    0    |
|          |             tmp_1_fu_288             |    0    |    0    |    0    |
|          |   weight_out_weight_change_1_fu_320  |    0    |    0    |    0    |
|          |   weight_out_weight_change_2_fu_348  |    0    |    0    |    0    |
|          |             tmp_2_fu_358             |    0    |    0    |    0    |
|          |             tmp_3_fu_368             |    0    |    0    |    0    |
|          |   weight_out_weight_change_3_fu_395  |    0    |    0    |    0    |
|partselect|      bias_out_bias_change_fu_452     |    0    |    0    |    0    |
|          |   weight_out_sum_output_out_fu_461   |    0    |    0    |    0    |
|          |            output_1_fu_493           |    0    |    0    |    0    |
|          |    weight_out_sum_delta_out_fu_515   |    0    |    0    |    0    |
|          |   weight_out_sum_delta_out_1_fu_524  |    0    |    0    |    0    |
|          |  weight_out_sum_output_out_1_fu_533  |    0    |    0    |    0    |
|          |     bias_out_bias_change_1_fu_547    |    0    |    0    |    0    |
|          |             output_fu_574            |    0    |    0    |    0    |
|          |             error_fu_606             |    0    |    0    |    0    |
|          |            error_2_fu_637            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
| bitselect|             tmp_4_fu_475             |    0    |    0    |    0    |
|          |             tmp_5_fu_556             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |              mrv_fu_672              |    0    |    0    |    0    |
|          |             mrv_1_fu_678             |    0    |    0    |    0    |
|          |             mrv_2_fu_684             |    0    |    0    |    0    |
|          |             mrv_3_fu_690             |    0    |    0    |    0    |
|insertvalue|             mrv_4_fu_696             |    0    |    0    |    0    |
|          |             mrv_5_fu_701             |    0    |    0    |    0    |
|          |             mrv_6_fu_706             |    0    |    0    |    0    |
|          |             mrv_7_fu_711             |    0    |    0    |    0    |
|          |             mrv_8_fu_716             |    0    |    0    |    0    |
|          |             mrv_9_fu_722             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    26   |    0    |   539   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|    biases_0_0_val_read_reg_799   |   16   |
|    biases_0_1_val_read_reg_793   |   16   |
|          cmp_i_i_reg_886         |    1   |
|   delta_k_0_0_val_read_reg_782   |   16   |
|        icmp_ln19_1_reg_892       |    1   |
|         icmp_ln19_reg_937        |    1   |
|        mul_ln14_2_reg_836        |   32   |
|        mul_ln14_4_reg_846        |   32   |
|        mul_ln14_7_reg_881        |   32   |
|         mul_ln14_reg_831         |   32   |
| output_kmin1_0_0_val_read_reg_787|   16   |
|         p_read_1_reg_810         |   16   |
|         p_read_2_reg_815         |   16   |
|         p_read_3_reg_820         |   16   |
|          p_read_reg_805          |   16   |
|        sext_ln12_1_reg_826       |   26   |
|        sext_ln12_5_reg_841       |   26   |
|        sext_ln12_6_reg_851       |   28   |
|        sext_ln12_7_reg_863       |   28   |
|        sext_ln12_8_reg_869       |   28   |
|        sext_ln12_9_reg_875       |   28   |
|        sext_ln13_3_reg_857       |   28   |
|        shl_ln12_1_reg_957        |   28   |
|        shl_ln13_1_reg_962        |   28   |
|        shl_ln14_1_reg_947        |   28   |
|        shl_ln14_5_reg_967        |   28   |
|          shl_ln1_reg_942         |   28   |
|          shl_ln2_reg_952         |   28   |
|           tmp_1_reg_907          |   16   |
|           tmp_2_reg_922          |   16   |
|           tmp_3_reg_927          |   16   |
|            tmp_reg_902           |   16   |
|weight_out_weight_change_1_reg_912|   16   |
|weight_out_weight_change_2_reg_917|   16   |
|weight_out_weight_change_3_reg_932|   16   |
| weight_out_weight_change_reg_897 |   16   |
+----------------------------------+--------+
|               Total              |   747  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_728 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_737 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_737 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_746 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_746 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_755 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_755 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_764 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_764 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_773 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   416  ||  5.238  ||    0    ||   120   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   26   |    -   |    0   |   539  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   120  |
|  Register |    -   |    -   |   747  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   26   |    5   |   747  |   659  |
+-----------+--------+--------+--------+--------+
