

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_1'
================================================================
* Date:           Fri Dec  6 20:45:14 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.903|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  45721|  45721|  45721|  45721|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  45720|  45720|      5715|          -|          -|     8|    no    |
        | + Loop 1.1          |   5712|   5712|       408|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |    406|    406|        29|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |     11|     11|        11|          -|          -|     1|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	2  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (!exitcond)
	32  / (exitcond)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	21  / true
32 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%out_d = phi i4 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]"   --->   Operation 34 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]"   --->   Operation 35 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i11 %phi_mul to i12"   --->   Operation 36 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.63ns)   --->   "%next_mul = add i11 %phi_mul, 196"   --->   Operation 37 'add' 'next_mul' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %out_d, -8" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 38 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%out_d_2 = add i4 %out_d, 1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 40 'add' 'out_d_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %5, label %.preheader4.preheader" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %out_d to i64" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 42 'zext' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_b_2 = getelementptr [8 x i13]* @SeparableConv2D_1_b_s, i64 0, i64 %tmp_s" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 43 'getelementptr' 'SeparableConv2D_1_b_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i4 %out_d to i3" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 44 'trunc' 'tmp_23' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_23, i4 0)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 45 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.68ns)   --->   "%buffer = load i13* %SeparableConv2D_1_b_2, align 2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 46 'load' 'buffer' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_34_s = or i7 %tmp_11, 1" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 47 'or' 'tmp_34_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_35_1 = zext i7 %tmp_34_s to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 48 'zext' 'tmp_35_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_2 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_1" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 49 'getelementptr' 'SeparableConv2D_1_w_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 50 'load' 'SeparableConv2D_1_w_3' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_34_15 = or i7 %tmp_11, 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 51 'or' 'tmp_34_15' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_35_2 = zext i7 %tmp_34_15 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 52 'zext' 'tmp_35_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_4 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 53 'getelementptr' 'SeparableConv2D_1_w_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_5 = load i15* %SeparableConv2D_1_w_4, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 54 'load' 'SeparableConv2D_1_w_5' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_34_16 = or i7 %tmp_11, 3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 55 'or' 'tmp_34_16' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_35_3 = zext i7 %tmp_34_16 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 56 'zext' 'tmp_35_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_6 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 57 'getelementptr' 'SeparableConv2D_1_w_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_7 = load i15* %SeparableConv2D_1_w_6, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 58 'load' 'SeparableConv2D_1_w_7' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_34_17 = or i7 %tmp_11, 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 59 'or' 'tmp_34_17' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_35_4 = zext i7 %tmp_34_17 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 60 'zext' 'tmp_35_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_8 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 61 'getelementptr' 'SeparableConv2D_1_w_8' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_9 = load i15* %SeparableConv2D_1_w_8, align 8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 62 'load' 'SeparableConv2D_1_w_9' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_34_18 = or i7 %tmp_11, 5" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 63 'or' 'tmp_34_18' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_35_5 = zext i7 %tmp_34_18 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 64 'zext' 'tmp_35_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_10 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_5" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 65 'getelementptr' 'SeparableConv2D_1_w_10' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_11 = load i15* %SeparableConv2D_1_w_10, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 66 'load' 'SeparableConv2D_1_w_11' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_34_19 = or i7 %tmp_11, 6" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 67 'or' 'tmp_34_19' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_35_6 = zext i7 %tmp_34_19 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 68 'zext' 'tmp_35_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_12 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_6" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 69 'getelementptr' 'SeparableConv2D_1_w_12' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_13 = load i15* %SeparableConv2D_1_w_12, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 70 'load' 'SeparableConv2D_1_w_13' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_34_20 = or i7 %tmp_11, 7" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 71 'or' 'tmp_34_20' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_35_7 = zext i7 %tmp_34_20 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 72 'zext' 'tmp_35_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_14 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_7" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 73 'getelementptr' 'SeparableConv2D_1_w_14' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_15 = load i15* %SeparableConv2D_1_w_14, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 74 'load' 'SeparableConv2D_1_w_15' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_34_21 = or i7 %tmp_11, 8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 75 'or' 'tmp_34_21' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_35_8 = zext i7 %tmp_34_21 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 76 'zext' 'tmp_35_8' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_16 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 77 'getelementptr' 'SeparableConv2D_1_w_16' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_17 = load i15* %SeparableConv2D_1_w_16, align 16" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 78 'load' 'SeparableConv2D_1_w_17' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_34_22 = or i7 %tmp_11, 9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 79 'or' 'tmp_34_22' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_35_9 = zext i7 %tmp_34_22 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 80 'zext' 'tmp_35_9' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_18 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 81 'getelementptr' 'SeparableConv2D_1_w_18' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_19 = load i15* %SeparableConv2D_1_w_18, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 82 'load' 'SeparableConv2D_1_w_19' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_34_23 = or i7 %tmp_11, 10" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 83 'or' 'tmp_34_23' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_35_10 = zext i7 %tmp_34_23 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 84 'zext' 'tmp_35_10' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_20 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_10" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 85 'getelementptr' 'SeparableConv2D_1_w_20' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_21 = load i15* %SeparableConv2D_1_w_20, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 86 'load' 'SeparableConv2D_1_w_21' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_34_24 = or i7 %tmp_11, 11" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 87 'or' 'tmp_34_24' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_35_11 = zext i7 %tmp_34_24 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 88 'zext' 'tmp_35_11' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_22 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_11" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 89 'getelementptr' 'SeparableConv2D_1_w_22' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_23 = load i15* %SeparableConv2D_1_w_22, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 90 'load' 'SeparableConv2D_1_w_23' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_34_25 = or i7 %tmp_11, 12" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 91 'or' 'tmp_34_25' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_35_12 = zext i7 %tmp_34_25 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 92 'zext' 'tmp_35_12' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_24 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_12" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 93 'getelementptr' 'SeparableConv2D_1_w_24' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_25 = load i15* %SeparableConv2D_1_w_24, align 8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 94 'load' 'SeparableConv2D_1_w_25' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_34_26 = or i7 %tmp_11, 13" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 95 'or' 'tmp_34_26' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_35_13 = zext i7 %tmp_34_26 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 96 'zext' 'tmp_35_13' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_26 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_13" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 97 'getelementptr' 'SeparableConv2D_1_w_26' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_27 = load i15* %SeparableConv2D_1_w_26, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 98 'load' 'SeparableConv2D_1_w_27' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_34_27 = or i7 %tmp_11, 14" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 99 'or' 'tmp_34_27' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_35_14 = zext i7 %tmp_34_27 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 100 'zext' 'tmp_35_14' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_28 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_14" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 101 'getelementptr' 'SeparableConv2D_1_w_28' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_29 = load i15* %SeparableConv2D_1_w_28, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 102 'load' 'SeparableConv2D_1_w_29' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_34_28 = or i7 %tmp_11, 15" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 103 'or' 'tmp_34_28' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_35_s = zext i7 %tmp_34_28 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 104 'zext' 'tmp_35_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_30 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_35_s" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 105 'getelementptr' 'SeparableConv2D_1_w_30' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_31 = load i15* %SeparableConv2D_1_w_30, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 106 'load' 'SeparableConv2D_1_w_31' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 107 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 108 [1/2] (1.68ns)   --->   "%buffer = load i13* %SeparableConv2D_1_b_2, align 2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 108 'load' 'buffer' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%buffer_cast = sext i13 %buffer to i16" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 109 'sext' 'buffer_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 110 'load' 'SeparableConv2D_1_w_3' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_36_1_cast = sext i15 %SeparableConv2D_1_w_3 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 111 'sext' 'tmp_36_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_5 = load i15* %SeparableConv2D_1_w_4, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 112 'load' 'SeparableConv2D_1_w_5' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_36_2_cast = sext i15 %SeparableConv2D_1_w_5 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 113 'sext' 'tmp_36_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_7 = load i15* %SeparableConv2D_1_w_6, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 114 'load' 'SeparableConv2D_1_w_7' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_36_3_cast = sext i15 %SeparableConv2D_1_w_7 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 115 'sext' 'tmp_36_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_9 = load i15* %SeparableConv2D_1_w_8, align 8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 116 'load' 'SeparableConv2D_1_w_9' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_36_4_cast = sext i15 %SeparableConv2D_1_w_9 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 117 'sext' 'tmp_36_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_11 = load i15* %SeparableConv2D_1_w_10, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 118 'load' 'SeparableConv2D_1_w_11' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_36_5_cast = sext i15 %SeparableConv2D_1_w_11 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 119 'sext' 'tmp_36_5_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_13 = load i15* %SeparableConv2D_1_w_12, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 120 'load' 'SeparableConv2D_1_w_13' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_36_6_cast = sext i15 %SeparableConv2D_1_w_13 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 121 'sext' 'tmp_36_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_15 = load i15* %SeparableConv2D_1_w_14, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 122 'load' 'SeparableConv2D_1_w_15' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_36_7_cast = sext i15 %SeparableConv2D_1_w_15 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 123 'sext' 'tmp_36_7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_17 = load i15* %SeparableConv2D_1_w_16, align 16" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 124 'load' 'SeparableConv2D_1_w_17' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_36_8_cast = sext i15 %SeparableConv2D_1_w_17 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 125 'sext' 'tmp_36_8_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_19 = load i15* %SeparableConv2D_1_w_18, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 126 'load' 'SeparableConv2D_1_w_19' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_36_9_cast = sext i15 %SeparableConv2D_1_w_19 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 127 'sext' 'tmp_36_9_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_21 = load i15* %SeparableConv2D_1_w_20, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 128 'load' 'SeparableConv2D_1_w_21' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_36_10_cast = sext i15 %SeparableConv2D_1_w_21 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 129 'sext' 'tmp_36_10_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_23 = load i15* %SeparableConv2D_1_w_22, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 130 'load' 'SeparableConv2D_1_w_23' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_36_11_cast = sext i15 %SeparableConv2D_1_w_23 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 131 'sext' 'tmp_36_11_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_25 = load i15* %SeparableConv2D_1_w_24, align 8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 132 'load' 'SeparableConv2D_1_w_25' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_36_12_cast = sext i15 %SeparableConv2D_1_w_25 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 133 'sext' 'tmp_36_12_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_27 = load i15* %SeparableConv2D_1_w_26, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 134 'load' 'SeparableConv2D_1_w_27' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_36_13_cast = sext i15 %SeparableConv2D_1_w_27 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 135 'sext' 'tmp_36_13_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_29 = load i15* %SeparableConv2D_1_w_28, align 4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 136 'load' 'SeparableConv2D_1_w_29' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_36_14_cast = sext i15 %SeparableConv2D_1_w_29 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 137 'sext' 'tmp_36_14_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_31 = load i15* %SeparableConv2D_1_w_30, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 138 'load' 'SeparableConv2D_1_w_31' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_36_cast = sext i15 %SeparableConv2D_1_w_31 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 139 'sext' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 140 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%out_h = phi i4 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]"   --->   Operation 141 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %out_h, -2" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 142 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 143 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (1.73ns)   --->   "%out_h_2 = add i4 %out_h, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 144 'add' 'out_h_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 146 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 147 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 148 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %p_shl1 to i9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 149 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.91ns)   --->   "%tmp_14 = sub i9 %p_shl_cast, %p_shl1_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 150 'sub' 'tmp_14' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 151 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 152 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%out_w = phi i4 [ %out_w_2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 153 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %out_w, -2" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 154 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 155 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (1.73ns)   --->   "%out_w_2 = add i4 %out_w, 1" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 156 'add' 'out_w_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %1" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i4 %out_w to i9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 158 'zext' 'tmp_15_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (1.82ns)   --->   "%tmp_30 = add i9 %tmp_15_cast, %tmp_14" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 159 'add' 'tmp_30' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 160 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_30_cast_cast = sext i9 %tmp_30 to i10" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 161 'sext' 'tmp_30_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (1.82ns)   --->   "%tmp_31_1 = add i10 %tmp_30_cast_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 162 'add' 'tmp_31_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (1.73ns)   --->   "%tmp_31_2 = add i10 %tmp_30_cast_cast, 392" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 163 'add' 'tmp_31_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.73>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_30_cast_cast2 = sext i9 %tmp_30 to i11" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 164 'sext' 'tmp_30_cast_cast2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_31_1_cast = sext i10 %tmp_31_1 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 165 'sext' 'tmp_31_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_32_1 = zext i32 %tmp_31_1_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 166 'zext' 'tmp_32_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%input_addr_64 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_1" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 167 'getelementptr' 'input_addr_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [2/2] (1.68ns)   --->   "%input_load_1 = load i16* %input_addr_64, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 168 'load' 'input_load_1' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_32_2 = zext i10 %tmp_31_2 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 169 'zext' 'tmp_32_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%input_addr_65 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 170 'getelementptr' 'input_addr_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [2/2] (1.68ns)   --->   "%input_load_2 = load i16* %input_addr_65, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 171 'load' 'input_load_2' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 172 [1/1] (1.73ns)   --->   "%tmp_31_3 = add i10 %tmp_30_cast_cast, -436" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 172 'add' 'tmp_31_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (1.63ns)   --->   "%tmp_31_4 = add i11 %tmp_30_cast_cast2, 784" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 173 'add' 'tmp_31_4' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.68>
ST_8 : Operation 174 [1/2] (1.68ns)   --->   "%input_load_1 = load i16* %input_addr_64, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 174 'load' 'input_load_1' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 175 [1/2] (1.68ns)   --->   "%input_load_2 = load i16* %input_addr_65, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 175 'load' 'input_load_2' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_32_3 = zext i10 %tmp_31_3 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 176 'zext' 'tmp_32_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%input_addr_66 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_3" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 177 'getelementptr' 'input_addr_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [2/2] (1.68ns)   --->   "%input_load_3 = load i16* %input_addr_66, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 178 'load' 'input_load_3' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_32_4 = zext i11 %tmp_31_4 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 179 'zext' 'tmp_32_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%input_addr_67 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 180 'getelementptr' 'input_addr_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [2/2] (1.68ns)   --->   "%input_load_4 = load i16* %input_addr_67, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 181 'load' 'input_load_4' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 182 [1/1] (1.63ns)   --->   "%tmp_31_5 = add i11 %tmp_30_cast_cast2, 980" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 182 'add' 'tmp_31_5' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (1.63ns)   --->   "%tmp_31_6 = add i11 %tmp_30_cast_cast2, -872" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 183 'add' 'tmp_31_6' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_33_1_cast = sext i16 %input_load_1 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 184 'sext' 'tmp_33_1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_1 = mul i30 %tmp_36_1_cast, %tmp_33_1_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 185 'mul' 'tmp_37_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_33_2_cast = sext i16 %input_load_2 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 186 'sext' 'tmp_33_2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_2 = mul i30 %tmp_36_2_cast, %tmp_33_2_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 187 'mul' 'tmp_37_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 188 [1/2] (1.68ns)   --->   "%input_load_3 = load i16* %input_addr_66, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 188 'load' 'input_load_3' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 189 [1/2] (1.68ns)   --->   "%input_load_4 = load i16* %input_addr_67, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 189 'load' 'input_load_4' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_32_5 = zext i11 %tmp_31_5 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 190 'zext' 'tmp_32_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%input_addr_68 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_5" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 191 'getelementptr' 'input_addr_68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [2/2] (1.68ns)   --->   "%input_load_5 = load i16* %input_addr_68, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 192 'load' 'input_load_5' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_32_6 = zext i11 %tmp_31_6 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 193 'zext' 'tmp_32_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%input_addr_69 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_6" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 194 'getelementptr' 'input_addr_69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [2/2] (1.68ns)   --->   "%input_load_6 = load i16* %input_addr_69, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 195 'load' 'input_load_6' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 196 [1/1] (1.63ns)   --->   "%tmp_31_7 = add i11 %tmp_30_cast_cast2, -676" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 196 'add' 'tmp_31_7' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (1.73ns)   --->   "%tmp_31_8 = add i11 %tmp_30_cast_cast2, -480" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 197 'add' 'tmp_31_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.89>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_30_cast_cast3 = sext i9 %tmp_30 to i12" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 198 'sext' 'tmp_30_cast_cast3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_1 = mul i30 %tmp_36_1_cast, %tmp_33_1_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 199 'mul' 'tmp_37_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 200 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_2 = mul i30 %tmp_36_2_cast, %tmp_33_2_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 200 'mul' 'tmp_37_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_33_3_cast = sext i16 %input_load_3 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 201 'sext' 'tmp_33_3_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_3 = mul i30 %tmp_36_3_cast, %tmp_33_3_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 202 'mul' 'tmp_37_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_33_4_cast = sext i16 %input_load_4 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 203 'sext' 'tmp_33_4_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_4 = mul i30 %tmp_36_4_cast, %tmp_33_4_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 204 'mul' 'tmp_37_4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 205 [1/2] (1.68ns)   --->   "%input_load_5 = load i16* %input_addr_68, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 205 'load' 'input_load_5' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 206 [1/2] (1.68ns)   --->   "%input_load_6 = load i16* %input_addr_69, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 206 'load' 'input_load_6' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_32_7 = zext i11 %tmp_31_7 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 207 'zext' 'tmp_32_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%input_addr_70 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_7" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 208 'getelementptr' 'input_addr_70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [2/2] (1.68ns)   --->   "%input_load_7 = load i16* %input_addr_70, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 209 'load' 'input_load_7' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_32_8 = zext i11 %tmp_31_8 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 210 'zext' 'tmp_32_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%input_addr_71 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 211 'getelementptr' 'input_addr_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [2/2] (1.68ns)   --->   "%input_load_8 = load i16* %input_addr_71, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 212 'load' 'input_load_8' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 213 [1/1] (1.73ns)   --->   "%tmp_31_9 = add i11 %tmp_30_cast_cast2, -284" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 213 'add' 'tmp_31_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (1.54ns)   --->   "%tmp_31_10 = add i12 %tmp_30_cast_cast3, 1960" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 214 'add' 'tmp_31_10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.89>
ST_11 : Operation 215 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_1 = mul i30 %tmp_36_1_cast, %tmp_33_1_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 215 'mul' 'tmp_37_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 216 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_2 = mul i30 %tmp_36_2_cast, %tmp_33_2_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 216 'mul' 'tmp_37_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 217 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_3 = mul i30 %tmp_36_3_cast, %tmp_33_3_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 217 'mul' 'tmp_37_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 218 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_4 = mul i30 %tmp_36_4_cast, %tmp_33_4_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 218 'mul' 'tmp_37_4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_33_5_cast = sext i16 %input_load_5 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 219 'sext' 'tmp_33_5_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 220 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_5 = mul i30 %tmp_36_5_cast, %tmp_33_5_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 220 'mul' 'tmp_37_5' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_33_6_cast = sext i16 %input_load_6 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 221 'sext' 'tmp_33_6_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 222 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_6 = mul i30 %tmp_36_6_cast, %tmp_33_6_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 222 'mul' 'tmp_37_6' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 223 [1/2] (1.68ns)   --->   "%input_load_7 = load i16* %input_addr_70, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 223 'load' 'input_load_7' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 224 [1/2] (1.68ns)   --->   "%input_load_8 = load i16* %input_addr_71, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 224 'load' 'input_load_8' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_32_9 = zext i11 %tmp_31_9 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 225 'zext' 'tmp_32_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%input_addr_72 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 226 'getelementptr' 'input_addr_72' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [2/2] (1.68ns)   --->   "%input_load_9 = load i16* %input_addr_72, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 227 'load' 'input_load_9' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_32_10 = zext i12 %tmp_31_10 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 228 'zext' 'tmp_32_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%input_addr_73 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_10" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 229 'getelementptr' 'input_addr_73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 230 [2/2] (1.68ns)   --->   "%input_load_10 = load i16* %input_addr_73, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 230 'load' 'input_load_10' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 231 [1/1] (1.54ns)   --->   "%tmp_31_11 = add i12 %tmp_30_cast_cast3, -1940" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 231 'add' 'tmp_31_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (1.54ns)   --->   "%tmp_31_12 = add i12 %tmp_30_cast_cast3, -1744" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 232 'add' 'tmp_31_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_39_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_1, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 233 'partselect' 'tmp_39_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_39_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_2, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 234 'partselect' 'tmp_39_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_3 = mul i30 %tmp_36_3_cast, %tmp_33_3_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 235 'mul' 'tmp_37_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 236 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_4 = mul i30 %tmp_36_4_cast, %tmp_33_4_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 236 'mul' 'tmp_37_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 237 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_5 = mul i30 %tmp_36_5_cast, %tmp_33_5_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 237 'mul' 'tmp_37_5' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 238 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_6 = mul i30 %tmp_36_6_cast, %tmp_33_6_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 238 'mul' 'tmp_37_6' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_33_7_cast = sext i16 %input_load_7 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 239 'sext' 'tmp_33_7_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_7 = mul i30 %tmp_36_7_cast, %tmp_33_7_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 240 'mul' 'tmp_37_7' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_33_8_cast = sext i16 %input_load_8 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 241 'sext' 'tmp_33_8_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 242 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_8 = mul i30 %tmp_36_8_cast, %tmp_33_8_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 242 'mul' 'tmp_37_8' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 243 [1/2] (1.68ns)   --->   "%input_load_9 = load i16* %input_addr_72, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 243 'load' 'input_load_9' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 244 [1/2] (1.68ns)   --->   "%input_load_10 = load i16* %input_addr_73, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 244 'load' 'input_load_10' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_32_11 = zext i12 %tmp_31_11 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 245 'zext' 'tmp_32_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%input_addr_74 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_11" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 246 'getelementptr' 'input_addr_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [2/2] (1.68ns)   --->   "%input_load_11 = load i16* %input_addr_74, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 247 'load' 'input_load_11' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_32_12 = zext i12 %tmp_31_12 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 248 'zext' 'tmp_32_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%input_addr_75 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_12" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 249 'getelementptr' 'input_addr_75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [2/2] (1.68ns)   --->   "%input_load_12 = load i16* %input_addr_75, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 250 'load' 'input_load_12' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 251 [1/1] (1.54ns)   --->   "%tmp_31_13 = add i12 %tmp_30_cast_cast3, -1548" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 251 'add' 'tmp_31_13' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (1.54ns)   --->   "%tmp_31_14 = add i12 %tmp_30_cast_cast3, -1352" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 252 'add' 'tmp_31_14' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.89>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_39_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_3, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 253 'partselect' 'tmp_39_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_39_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_4, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 254 'partselect' 'tmp_39_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 255 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_5 = mul i30 %tmp_36_5_cast, %tmp_33_5_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 255 'mul' 'tmp_37_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 256 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_6 = mul i30 %tmp_36_6_cast, %tmp_33_6_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 256 'mul' 'tmp_37_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 257 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_7 = mul i30 %tmp_36_7_cast, %tmp_33_7_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 257 'mul' 'tmp_37_7' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 258 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_8 = mul i30 %tmp_36_8_cast, %tmp_33_8_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 258 'mul' 'tmp_37_8' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_33_9_cast = sext i16 %input_load_9 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 259 'sext' 'tmp_33_9_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 260 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_9 = mul i30 %tmp_36_9_cast, %tmp_33_9_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 260 'mul' 'tmp_37_9' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_33_10_cast = sext i16 %input_load_10 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 261 'sext' 'tmp_33_10_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 262 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_10 = mul i30 %tmp_36_10_cast, %tmp_33_10_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 262 'mul' 'tmp_37_10' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 263 [1/2] (1.68ns)   --->   "%input_load_11 = load i16* %input_addr_74, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 263 'load' 'input_load_11' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 264 [1/2] (1.68ns)   --->   "%input_load_12 = load i16* %input_addr_75, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 264 'load' 'input_load_12' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_32_13 = zext i12 %tmp_31_13 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 265 'zext' 'tmp_32_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%input_addr_76 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_13" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 266 'getelementptr' 'input_addr_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 267 [2/2] (1.68ns)   --->   "%input_load_13 = load i16* %input_addr_76, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 267 'load' 'input_load_13' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_32_14 = zext i12 %tmp_31_14 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 268 'zext' 'tmp_32_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%input_addr_77 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_14" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 269 'getelementptr' 'input_addr_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 270 [2/2] (1.68ns)   --->   "%input_load_14 = load i16* %input_addr_77, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 270 'load' 'input_load_14' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 271 [1/1] (1.54ns)   --->   "%tmp_31_s = add i12 %tmp_30_cast_cast3, -1156" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 271 'add' 'tmp_31_s' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 272 [1/1] (2.07ns)   --->   "%tmp3 = add i16 %tmp_39_3, %tmp_39_2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 272 'add' 'tmp3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.89>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_39_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_5, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 273 'partselect' 'tmp_39_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_39_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_6, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 274 'partselect' 'tmp_39_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 275 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_7 = mul i30 %tmp_36_7_cast, %tmp_33_7_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 275 'mul' 'tmp_37_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 276 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_8 = mul i30 %tmp_36_8_cast, %tmp_33_8_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 276 'mul' 'tmp_37_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 277 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_9 = mul i30 %tmp_36_9_cast, %tmp_33_9_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 277 'mul' 'tmp_37_9' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 278 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_10 = mul i30 %tmp_36_10_cast, %tmp_33_10_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 278 'mul' 'tmp_37_10' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_33_11_cast = sext i16 %input_load_11 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 279 'sext' 'tmp_33_11_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 280 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_11 = mul i30 %tmp_36_11_cast, %tmp_33_11_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 280 'mul' 'tmp_37_11' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_33_12_cast = sext i16 %input_load_12 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 281 'sext' 'tmp_33_12_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 282 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_12 = mul i30 %tmp_36_12_cast, %tmp_33_12_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 282 'mul' 'tmp_37_12' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 283 [1/2] (1.68ns)   --->   "%input_load_13 = load i16* %input_addr_76, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 283 'load' 'input_load_13' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 284 [1/2] (1.68ns)   --->   "%input_load_14 = load i16* %input_addr_77, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 284 'load' 'input_load_14' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_32_s = zext i12 %tmp_31_s to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 285 'zext' 'tmp_32_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%input_addr_78 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_s" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 286 'getelementptr' 'input_addr_78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 287 [2/2] (1.68ns)   --->   "%input_load_15 = load i16* %input_addr_78, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 287 'load' 'input_load_15' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 288 [1/1] (2.07ns)   --->   "%tmp5 = add i16 %tmp_39_5, %tmp_39_4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 288 'add' 'tmp5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.90>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_39_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_7, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 289 'partselect' 'tmp_39_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_39_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_8, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 290 'partselect' 'tmp_39_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_9 = mul i30 %tmp_36_9_cast, %tmp_33_9_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 291 'mul' 'tmp_37_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 292 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_10 = mul i30 %tmp_36_10_cast, %tmp_33_10_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 292 'mul' 'tmp_37_10' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 293 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_11 = mul i30 %tmp_36_11_cast, %tmp_33_11_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 293 'mul' 'tmp_37_11' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 294 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_12 = mul i30 %tmp_36_12_cast, %tmp_33_12_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 294 'mul' 'tmp_37_12' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_33_13_cast = sext i16 %input_load_13 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 295 'sext' 'tmp_33_13_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 296 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_13 = mul i30 %tmp_36_13_cast, %tmp_33_13_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 296 'mul' 'tmp_37_13' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_33_14_cast = sext i16 %input_load_14 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 297 'sext' 'tmp_33_14_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 298 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_14 = mul i30 %tmp_36_14_cast, %tmp_33_14_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 298 'mul' 'tmp_37_14' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 299 [1/2] (1.68ns)   --->   "%input_load_15 = load i16* %input_addr_78, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 299 'load' 'input_load_15' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_15 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i16 %tmp_39_7, %tmp_39_6" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 300 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 301 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp4 = add i16 %tmp5, %tmp6" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 301 'add' 'tmp4' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_39_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_9, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 302 'partselect' 'tmp_39_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_39_10 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_10, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 303 'partselect' 'tmp_39_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 304 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_11 = mul i30 %tmp_36_11_cast, %tmp_33_11_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 304 'mul' 'tmp_37_11' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 305 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_12 = mul i30 %tmp_36_12_cast, %tmp_33_12_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 305 'mul' 'tmp_37_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 306 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_13 = mul i30 %tmp_36_13_cast, %tmp_33_13_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 306 'mul' 'tmp_37_13' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 307 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_14 = mul i30 %tmp_36_14_cast, %tmp_33_14_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 307 'mul' 'tmp_37_14' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i16 %input_load_15 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 308 'sext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 309 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_s = mul i30 %tmp_36_cast, %tmp_33_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 309 'mul' 'tmp_37_s' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 310 [1/1] (2.07ns)   --->   "%tmp9 = add i16 %tmp_39_9, %tmp_39_8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 310 'add' 'tmp9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.90>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_39_11 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_11, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 311 'partselect' 'tmp_39_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_39_12 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_12, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 312 'partselect' 'tmp_39_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 313 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_13 = mul i30 %tmp_36_13_cast, %tmp_33_13_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 313 'mul' 'tmp_37_13' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 314 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_14 = mul i30 %tmp_36_14_cast, %tmp_33_14_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 314 'mul' 'tmp_37_14' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 315 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_37_s = mul i30 %tmp_36_cast, %tmp_33_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 315 'mul' 'tmp_37_s' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i16 %tmp_39_11, %tmp_39_10" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 316 'add' 'tmp10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 317 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp8 = add i16 %tmp9, %tmp10" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 317 'add' 'tmp8' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.07>
ST_18 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_39_13 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_13, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 318 'partselect' 'tmp_39_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_39_14 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_14, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 319 'partselect' 'tmp_39_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 320 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_37_s = mul i30 %tmp_36_cast, %tmp_33_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 320 'mul' 'tmp_37_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 321 [1/1] (2.07ns)   --->   "%tmp12 = add i16 %tmp_39_13, %tmp_39_12" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 321 'add' 'tmp12' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.07>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_39_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_s, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 322 'partselect' 'tmp_39_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (2.07ns)   --->   "%tmp13 = add i16 %tmp_39_s, %tmp_39_14" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 323 'add' 'tmp13' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.90>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i9 %tmp_30 to i13" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 324 'sext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i16 %tmp12, %tmp13" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 325 'add' 'tmp11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 326 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp7 = add i16 %tmp8, %tmp11" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 326 'add' 'tmp7' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 327 [1/1] (1.76ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 327 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 20> <Delay = 1.87>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%buffer1 = phi i16 [ %buffer_cast, %1 ], [ %buffer_2_s, %3 ]" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 328 'phi' 'buffer1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "%in_d = phi i5 [ 0, %1 ], [ %in_d_1_15, %3 ]" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 329 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 330 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %in_d, -16" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 330 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 331 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 332 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_28_cast1 = zext i5 %in_d to i7" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 333 'zext' 'tmp_28_cast1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_21 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i5 %in_d to i13" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 334 'zext' 'tmp_28_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_21 : Operation 335 [3/3] (1.05ns) (grouped into DSP with root node tmp_31)   --->   "%tmp_29 = mul i13 %tmp_28_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 335 'mul' 'tmp_29' <Predicate = (!exitcond)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 336 [1/1] (1.87ns)   --->   "%tmp_33 = add i7 %tmp_11, %tmp_28_cast1" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 336 'add' 'tmp_33' <Predicate = (!exitcond)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 337 [1/1] (0.78ns)   --->   "%in_d_1_15 = xor i5 %in_d, -16" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 337 'xor' 'in_d_1_15' <Predicate = (!exitcond)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 338 [1/1] (1.63ns)   --->   "%tmp_18 = add i12 %tmp_30_cast_cast3, %phi_mul_cast" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 338 'add' 'tmp_18' <Predicate = (exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.05>
ST_22 : Operation 339 [2/3] (1.05ns) (grouped into DSP with root node tmp_31)   --->   "%tmp_29 = mul i13 %tmp_28_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 339 'mul' 'tmp_29' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 3.02>
ST_23 : Operation 340 [1/3] (0.00ns) (grouped into DSP with root node tmp_31)   --->   "%tmp_29 = mul i13 %tmp_28_cast, 196" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 340 'mul' 'tmp_29' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 341 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_31 = add i13 %tmp_29, %tmp_30_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 341 'add' 'tmp_31' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 1.68>
ST_24 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i13 %tmp_31 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 342 'sext' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_32 = zext i32 %tmp_31_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 343 'zext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 344 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 345 [2/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 345 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_24 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_34 = zext i7 %tmp_33 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 346 'zext' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 347 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_32 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_34" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 347 'getelementptr' 'SeparableConv2D_1_w_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 348 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_33 = load i15* %SeparableConv2D_1_w_32, align 16" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 348 'load' 'SeparableConv2D_1_w_33' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>

State 25 <SV = 24> <Delay = 1.68>
ST_25 : Operation 349 [1/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 349 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_25 : Operation 350 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_33 = load i15* %SeparableConv2D_1_w_32, align 16" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 350 'load' 'SeparableConv2D_1_w_33' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>

State 26 <SV = 25> <Delay = 3.89>
ST_26 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_33_cast_42 = sext i16 %input_load to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 351 'sext' 'tmp_33_cast_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_36_cast_43 = sext i15 %SeparableConv2D_1_w_33 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 352 'sext' 'tmp_36_cast_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 353 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_35 = mul i30 %tmp_33_cast_42, %tmp_36_cast_43" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 353 'mul' 'tmp_35' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 3.89>
ST_27 : Operation 354 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_35 = mul i30 %tmp_33_cast_42, %tmp_36_cast_43" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 354 'mul' 'tmp_35' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 355 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_35 = mul i30 %tmp_33_cast_42, %tmp_36_cast_43" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 355 'mul' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 2.07>
ST_29 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_37 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_35, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 356 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 357 [1/1] (2.07ns)   --->   "%tmp2 = add i16 %tmp_37, %tmp_39_1" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 357 'add' 'tmp2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.90>
ST_30 : Operation 358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %tmp3, %tmp2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 358 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 359 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp = add i16 %tmp4, %tmp1" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 359 'add' 'tmp' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 3.90>
ST_31 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_39 = add i16 %tmp7, %tmp" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 360 'add' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 361 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%buffer_2_s = add i16 %buffer1, %tmp_39" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 361 'add' 'buffer_2_s' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 362 [1/1] (0.00ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 362 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 21> <Delay = 2.43>
ST_32 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i16 %buffer1 to i15" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 363 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer1, i32 15)" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 364 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 365 [1/1] (0.75ns)   --->   "%buffer_1 = select i1 %tmp_25, i15 0, i15 %tmp_24" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 365 'select' 'buffer_1' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 366 [1/1] (0.00ns)   --->   "%buffer_1_cast = zext i15 %buffer_1 to i16" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 366 'zext' 'buffer_1_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_18_cast = sext i12 %tmp_18 to i32" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 367 'sext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_19 = zext i32 %tmp_18_cast to i64" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 368 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 369 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_19" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 369 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 370 [1/1] (1.68ns)   --->   "store i16 %buffer_1_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 370 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_32 : Operation 371 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 371 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.4ns, clock uncertainty: 1.27ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', layers_c/pointwise_conv2d.cpp:16) [7]  (1.77 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'phi' operation ('out_d') with incoming values : ('out_d', layers_c/pointwise_conv2d.cpp:16) [7]  (0 ns)
	'add' operation ('out_d', layers_c/pointwise_conv2d.cpp:16) [13]  (1.74 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_h') with incoming values : ('out_h', layers_c/pointwise_conv2d.cpp:17) [99]  (1.77 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', layers_c/pointwise_conv2d.cpp:17) [99]  (0 ns)
	'sub' operation ('tmp_14', layers_c/pointwise_conv2d.cpp:23) [109]  (1.92 ns)

 <State 5>: 1.82ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', layers_c/pointwise_conv2d.cpp:18) [112]  (0 ns)
	'add' operation ('tmp_30', layers_c/pointwise_conv2d.cpp:23) [119]  (1.82 ns)

 <State 6>: 1.82ns
The critical path consists of the following:
	'add' operation ('tmp_31_1', layers_c/pointwise_conv2d.cpp:23) [124]  (1.82 ns)

 <State 7>: 1.73ns
The critical path consists of the following:
	'add' operation ('tmp_31_3', layers_c/pointwise_conv2d.cpp:23) [139]  (1.73 ns)

 <State 8>: 1.68ns
The critical path consists of the following:
	'load' operation ('input_load_1', layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [128]  (1.68 ns)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[130] ('tmp_37_1', layers_c/pointwise_conv2d.cpp:23) [130]  (3.89 ns)

 <State 10>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[130] ('tmp_37_1', layers_c/pointwise_conv2d.cpp:23) [130]  (3.89 ns)

 <State 11>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[144] ('tmp_37_3', layers_c/pointwise_conv2d.cpp:23) [144]  (3.89 ns)

 <State 12>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[158] ('tmp_37_5', layers_c/pointwise_conv2d.cpp:23) [158]  (3.89 ns)

 <State 13>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[172] ('tmp_37_7', layers_c/pointwise_conv2d.cpp:23) [172]  (3.89 ns)

 <State 14>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[186] ('tmp_37_9', layers_c/pointwise_conv2d.cpp:23) [186]  (3.89 ns)

 <State 15>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp6', layers_c/pointwise_conv2d.cpp:23) [232]  (0 ns)
	'add' operation ('tmp4', layers_c/pointwise_conv2d.cpp:23) [233]  (3.9 ns)

 <State 16>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[214] ('tmp_37_13', layers_c/pointwise_conv2d.cpp:23) [214]  (3.89 ns)

 <State 17>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp10', layers_c/pointwise_conv2d.cpp:23) [235]  (0 ns)
	'add' operation ('tmp8', layers_c/pointwise_conv2d.cpp:23) [236]  (3.9 ns)

 <State 18>: 2.08ns
The critical path consists of the following:
	'add' operation ('tmp12', layers_c/pointwise_conv2d.cpp:23) [237]  (2.08 ns)

 <State 19>: 2.08ns
The critical path consists of the following:
	'add' operation ('tmp13', layers_c/pointwise_conv2d.cpp:23) [238]  (2.08 ns)

 <State 20>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp11', layers_c/pointwise_conv2d.cpp:23) [239]  (0 ns)
	'add' operation ('tmp7', layers_c/pointwise_conv2d.cpp:23) [240]  (3.9 ns)

 <State 21>: 1.87ns
The critical path consists of the following:
	'phi' operation ('in_d', layers_c/pointwise_conv2d.cpp:20) with incoming values : ('in_d_1_15', layers_c/pointwise_conv2d.cpp:20) [244]  (0 ns)
	'add' operation ('tmp_33', layers_c/pointwise_conv2d.cpp:23) [258]  (1.87 ns)

 <State 22>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[252] ('tmp_29', layers_c/pointwise_conv2d.cpp:23) [251]  (1.05 ns)

 <State 23>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[252] ('tmp_29', layers_c/pointwise_conv2d.cpp:23) [251]  (0 ns)
	'add' operation of DSP[252] ('tmp_31', layers_c/pointwise_conv2d.cpp:23) [252]  (3.02 ns)

 <State 24>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr', layers_c/pointwise_conv2d.cpp:23) [255]  (0 ns)
	'load' operation ('input_load', layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [256]  (1.68 ns)

 <State 25>: 1.68ns
The critical path consists of the following:
	'load' operation ('input_load', layers_c/pointwise_conv2d.cpp:23) on array 'input_r' [256]  (1.68 ns)

 <State 26>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[263] ('tmp_35', layers_c/pointwise_conv2d.cpp:23) [263]  (3.89 ns)

 <State 27>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[263] ('tmp_35', layers_c/pointwise_conv2d.cpp:23) [263]  (3.89 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 2.08ns
The critical path consists of the following:
	'add' operation ('tmp2', layers_c/pointwise_conv2d.cpp:23) [265]  (2.08 ns)

 <State 30>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp1', layers_c/pointwise_conv2d.cpp:23) [266]  (0 ns)
	'add' operation ('tmp', layers_c/pointwise_conv2d.cpp:23) [267]  (3.9 ns)

 <State 31>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp_39', layers_c/pointwise_conv2d.cpp:23) [268]  (0 ns)
	'add' operation ('buffer_2_s', layers_c/pointwise_conv2d.cpp:23) [269]  (3.9 ns)

 <State 32>: 2.44ns
The critical path consists of the following:
	'select' operation ('buffer_1', layers_c/pointwise_conv2d.cpp:27) [275]  (0.754 ns)
	'store' operation (layers_c/pointwise_conv2d.cpp:30) of variable 'buffer_1_cast', layers_c/pointwise_conv2d.cpp:27 on array 'output_r' [281]  (1.68 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
