
---------- Begin Simulation Statistics ----------
final_tick                               1438497961500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 830814                       # Simulator instruction rate (inst/s)
host_mem_usage                                 781784                       # Number of bytes of host memory used
host_op_rate                                  1369527                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   962.91                       # Real time elapsed on the host
host_tick_rate                             1493905693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   800000000                       # Number of instructions simulated
sim_ops                                    1318732799                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.438498                       # Number of seconds simulated
sim_ticks                                1438497961500                       # Number of ticks simulated
system.cpu.Branches                          99987950                       # Number of branches fetched
system.cpu.committedInsts                   800000000                       # Number of instructions committed
system.cpu.committedOps                    1318732799                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       2876995923                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 2876995923                       # Number of busy cycles
system.cpu.num_cc_register_reads            560450405                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           546130173                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     70889343                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               29481253                       # Number of float alu accesses
system.cpu.num_fp_insts                      29481253                       # number of float instructions
system.cpu.num_fp_register_reads             17710156                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            15863126                       # number of times the floating registers were written
system.cpu.num_func_calls                    20335744                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1313407782                       # Number of integer alu accesses
system.cpu.num_int_insts                   1313407782                       # number of integer instructions
system.cpu.num_int_register_reads          2756114814                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1135226547                       # number of times the integer registers were written
system.cpu.num_load_insts                   238861860                       # Number of load instructions
system.cpu.num_mem_refs                     333127158                       # number of memory refs
system.cpu.num_store_insts                   94265298                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               2999978      0.23%      0.23% # Class of executed instruction
system.cpu.op_class::IntAlu                 964027286     73.10%     73.33% # Class of executed instruction
system.cpu.op_class::IntMult                  4728782      0.36%     73.69% # Class of executed instruction
system.cpu.op_class::IntDiv                  11745396      0.89%     74.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                  388834      0.03%     74.61% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.61% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     74.61% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.61% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.61% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.61% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.61% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.61% # Class of executed instruction
system.cpu.op_class::SimdAdd                    14086      0.00%     74.61% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.61% # Class of executed instruction
system.cpu.op_class::SimdAlu                   625353      0.05%     74.66% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1404      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdCvt                    28746      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdMisc                  244799      0.02%     74.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.68% # Class of executed instruction
system.cpu.op_class::SimdShift                   6350      0.00%     74.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.68% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     74.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              246639      0.02%     74.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                1334      0.00%     74.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              415472      0.03%     74.73% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 786      0.00%     74.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             134340      0.01%     74.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                152      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     74.74% # Class of executed instruction
system.cpu.op_class::MemRead                225187136     17.08%     91.81% # Class of executed instruction
system.cpu.op_class::MemWrite                80947808      6.14%     97.95% # Class of executed instruction
system.cpu.op_class::FloatMemRead            13674724      1.04%     98.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           13317490      1.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1318736927                       # Class of executed instruction
system.cpu.workload.numSyscalls                   171                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        35294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        103357                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3177738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          195                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6356500                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            195                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    333089841                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        333089841                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    333089982                       # number of overall hits
system.cpu.dcache.overall_hits::total       333089982                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2654414                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2654414                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2654549                       # number of overall misses
system.cpu.dcache.overall_misses::total       2654549                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39068852000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39068852000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39068852000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39068852000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    335744255                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    335744255                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    335744531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    335744531                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007906                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007906                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007906                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14718.447085                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14718.447085                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14717.698562                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14717.698562                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2398917                       # number of writebacks
system.cpu.dcache.writebacks::total           2398917                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      2654414                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2654414                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2654549                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2654549                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  36414438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36414438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36421945000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36421945000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007906                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007906                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007906                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007906                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13718.447085                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13718.447085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13720.577394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13720.577394                       # average overall mshr miss latency
system.cpu.dcache.replacements                2654037                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    238486315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       238486315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1680040                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1680040                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22431042000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22431042000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    240166355                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    240166355                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13351.492822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13351.492822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1680040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1680040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20751002000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20751002000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12351.492822                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12351.492822                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     94603526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       94603526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       974374                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       974374                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16637810000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16637810000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     95577900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     95577900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 17075.383785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17075.383785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       974374                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       974374                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15663436000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15663436000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16075.383785                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16075.383785                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.974870                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           335744531                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2654549                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            126.478935                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.974870                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          482                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         674143611                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        674143611                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   240166713                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    95581775                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        317631                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        107200                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1060545857                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1060545857                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1060545857                       # number of overall hits
system.cpu.icache.overall_hits::total      1060545857                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       524213                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         524213                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       524213                       # number of overall misses
system.cpu.icache.overall_misses::total        524213                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7118704500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7118704500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7118704500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7118704500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1061070070                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1061070070                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1061070070                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1061070070                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000494                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000494                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000494                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000494                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13579.793901                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13579.793901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13579.793901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13579.793901                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       523701                       # number of writebacks
system.cpu.icache.writebacks::total            523701                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       524213                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       524213                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       524213                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       524213                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6594491500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6594491500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6594491500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6594491500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000494                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000494                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000494                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000494                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12579.793901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12579.793901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12579.793901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12579.793901                       # average overall mshr miss latency
system.cpu.icache.replacements                 523701                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1060545857                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1060545857                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       524213                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        524213                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7118704500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7118704500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1061070070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1061070070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000494                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000494                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13579.793901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13579.793901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       524213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       524213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6594491500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6594491500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000494                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000494                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12579.793901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12579.793901                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.930982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1061070070                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            524213                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2024.120100                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.930982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999865                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999865                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          171                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2122664353                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2122664353                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1061070160                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           449                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1438497961500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               519858                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2590841                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3110699                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              519858                       # number of overall hits
system.l2.overall_hits::.cpu.data             2590841                       # number of overall hits
system.l2.overall_hits::total                 3110699                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              63708                       # number of demand (read+write) misses
system.l2.demand_misses::total                  68063                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4355                       # number of overall misses
system.l2.overall_misses::.cpu.data             63708                       # number of overall misses
system.l2.overall_misses::total                 68063                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    345358500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4989094500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5334453000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    345358500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4989094500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5334453000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           524213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2654549                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3178762                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          524213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2654549                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3178762                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.008308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.024000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.021412                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.008308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.024000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.021412                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79301.607348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78311.899604                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78375.225894                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79301.607348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78311.899604                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78375.225894                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               30672                       # number of writebacks
system.l2.writebacks::total                     30672                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          4355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         63708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             68063                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        63708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            68063                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    301808500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4352014500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4653823000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    301808500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4352014500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4653823000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.008308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.024000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.021412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.008308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.024000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.021412                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68311.899604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68375.225894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68311.899604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68375.225894                       # average overall mshr miss latency
system.l2.replacements                          35489                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2398917                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2398917                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2398917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2398917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       523701                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           523701                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       523701                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       523701                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            915758                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                915758                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           58616                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58616                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4579889000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4579889000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        974374                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            974374                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.060158                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.060158                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78133.768937                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78133.768937                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        58616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3993729000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3993729000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.060158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.060158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68133.768937                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68133.768937                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         519858                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             519858                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    345358500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    345358500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       524213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         524213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.008308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79301.607348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79301.607348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    301808500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    301808500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.008308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69301.607348                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1675083                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1675083                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    409205500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    409205500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1680175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1680175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003031                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003031                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80362.431265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80362.431265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5092                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5092                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    358285500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    358285500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70362.431265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70362.431265                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32426.794077                       # Cycle average of tags in use
system.l2.tags.total_refs                     6356499                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68257                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     93.125965                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     111.317374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2150.940965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30164.535738                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.065642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.920549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989587                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32750                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50920249                       # Number of tag accesses
system.l2.tags.data_accesses                 50920249                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     30672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     63699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.713974842500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1772                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1772                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              535543                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28921                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       68063                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      30672                       # Number of write requests accepted
system.mem_ctrls.readBursts                     68063                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    30672                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 68063                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                30672                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.400113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.397526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    614.936881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1770     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1772                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.295711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.268795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.954365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              613     34.59%     34.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      1.69%     36.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1122     63.32%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.34%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1772                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4356032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1963008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      3.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1437001834500                       # Total gap between requests
system.mem_ctrls.avgGap                   14554128.07                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       278720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4076736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1961472                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 193757.660740348569                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2834022.785648556426                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1363555.634068933083                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         4355                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        63708                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        30672                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    123832000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1751757000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 34198935344750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28434.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27496.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1114988763.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       278720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4077312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4356032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       278720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       278720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1963008                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1963008                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         4355                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        63708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          68063                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        30672                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         30672                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       193758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2834423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          3028181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       193758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       193758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1364623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1364623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1364623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       193758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2834423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         4392804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                68054                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               30648                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2007                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1683                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1973                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1893                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1897                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               599576500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             340270000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1875589000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8810.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27560.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               52183                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14307                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.68                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   196.104806                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   127.019631                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   240.895429                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        15238     47.31%     47.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11249     34.92%     82.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1451      4.50%     86.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          797      2.47%     89.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          918      2.85%     92.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          496      1.54%     93.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          249      0.77%     94.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          216      0.67%     95.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1598      4.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4355456                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1961472                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                3.027780                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.363556                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       117567240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62488470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      249000360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      82538640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 113553510720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27850121910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 528930483360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  670845710700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.351520                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1374827885250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  48034480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  15635596250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       112426440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        59756070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      236905200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      77443920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 113553510720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27504453390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 529221572640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  670766068380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.296155                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1375589162750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  48034480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14874318750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9447                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        30672                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4622                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58616                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58616                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9447                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       171420                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       171420                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 171420                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6319040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      6319040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6319040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             68063                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   68063    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               68063                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           226441500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          361669750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           2204388                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2429589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       523701                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          259937                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           974374                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          974374                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        524213                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1680175                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1572127                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7963135                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               9535262                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     67066496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    323421824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              390488320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           35489                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1963008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3214251                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000061                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007809                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3214055     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    196      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3214251                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1438497961500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6100868000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         786319500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3981823500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
