<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
rc: 1 (means success: 0)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v</a>
defines: 
time_elapsed: 2.696s
ram usage: 61948 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpg4ye6d_g/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:26</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-50" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:50</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v:9</a>: No timescale set for &#34;bsg_idiv_iterative_controller&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v:9</a>: Compile module &#34;work@bsg_idiv_iterative_controller&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v:14</a>: Implicit port type (wire) for &#34;ready_o&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v:9</a>: Top level module &#34;work@bsg_idiv_iterative_controller&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v.html#l-70" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v:70</a>: Cannot find a module definition for &#34;work@bsg_idiv_iterative_controller::bsg_counter_clear_up&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 9
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpg4ye6d_g/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_idiv_iterative_controller
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpg4ye6d_g/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpg4ye6d_g/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bsg_idiv_iterative_controller)
 |vpiName:work@bsg_idiv_iterative_controller
 |uhdmallPackages:
 \_package: bsg_cache_non_blocking_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a>, line:7, parent:work@bsg_idiv_iterative_controller
   |vpiDefName:bsg_cache_non_blocking_pkg
   |vpiFullName:bsg_cache_non_blocking_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_non_blocking_decode_s), line:54
     |vpiPacked:1
     |vpiName:bsg_cache_non_blocking_decode_s
     |vpiTypespecMember:
     \_typespec_member: (size_op), line:59
       |vpiName:size_op
       |vpiTypespec:
       \_logic_typespec: , line:59
         |vpiRange:
         \_range: , line:59, parent:bsg_cache_non_blocking_decode_s
           |vpiLeftRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:60
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:60
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:61
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:61
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:62
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:62
     |vpiTypespecMember:
     \_typespec_member: (block_ld_op), line:63
       |vpiName:block_ld_op
       |vpiTypespec:
       \_logic_typespec: , line:63
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:64
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:64
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:66
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:66
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:67
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:67
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:68
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:68
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:70
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:70
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:71
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:71
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:72
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:72
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:73
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:73
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:75
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:75
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:76
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:76
     |vpiTypespecMember:
     \_typespec_member: (mgmt_op), line:78
       |vpiName:mgmt_op
       |vpiTypespec:
       \_logic_typespec: , line:78
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_miss_fifo_op_e), line:153
     |vpiName:bsg_cache_non_blocking_miss_fifo_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:149
       |vpiRange:
       \_range: , line:149
         |vpiLeftRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_dequeue), line:150
       |vpiName:e_miss_fifo_dequeue
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_invalidate), line:152
       |vpiName:e_miss_fifo_invalidate
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_skip), line:151
       |vpiName:e_miss_fifo_skip
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_opcode_e), line:43
     |vpiName:bsg_cache_non_blocking_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:12
       |vpiRange:
       \_range: , line:12
         |vpiLeftRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:36
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:37
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:38
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:40
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:41
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (BLOCK_LD), line:29
       |vpiName:BLOCK_LD
       |INT:14
     |vpiEnumConst:
     \_enum_const: (LB), line:14
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:19
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:17
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LH), line:15
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:20
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LW), line:16
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:21
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:23
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:26
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:24
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:27
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:25
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:32
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:34
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:33
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:31
       |vpiName:TAGST
       |INT:16
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_stat_op_e), line:139
     |vpiName:bsg_cache_non_blocking_stat_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:132
       |vpiRange:
       \_range: , line:132
         |vpiLeftRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_clear_dirty), line:134
       |vpiName:e_stat_clear_dirty
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_stat_read), line:133
       |vpiName:e_stat_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_reset), line:138
       |vpiName:e_stat_reset
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru), line:135
       |vpiName:e_stat_set_lru
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_clear_dirty), line:137
       |vpiName:e_stat_set_lru_and_clear_dirty
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_dirty), line:136
       |vpiName:e_stat_set_lru_and_dirty
       |INT:3
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_tag_op_e), line:115
     |vpiName:bsg_cache_non_blocking_tag_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:107
       |vpiRange:
       \_range: , line:107
         |vpiLeftRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_invalidate), line:112
       |vpiName:e_tag_invalidate
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_tag_lock), line:113
       |vpiName:e_tag_lock
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_tag_read), line:108
       |vpiName:e_tag_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag), line:110
       |vpiName:e_tag_set_tag
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag_and_lock), line:111
       |vpiName:e_tag_set_tag_and_lock
       |INT:3
     |vpiEnumConst:
     \_enum_const: (e_tag_store), line:109
       |vpiName:e_tag_store
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_tag_unlock), line:114
       |vpiName:e_tag_unlock
       |INT:6
   |vpiTypedef:
   \_enum_typespec: (mhu_state_e), line:181
     |vpiName:mhu_state_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:168
       |vpiRange:
       \_range: , line:168
         |vpiLeftRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (DEQUEUE_MODE), line:176
       |vpiName:DEQUEUE_MODE
       |INT:7
     |vpiEnumConst:
     \_enum_const: (MGMT_OP), line:170
       |vpiName:MGMT_OP
       |INT:1
     |vpiEnumConst:
     \_enum_const: (MHU_IDLE), line:169
       |vpiName:MHU_IDLE
       |INT:0
     |vpiEnumConst:
     \_enum_const: (READ_TAG1), line:173
       |vpiName:READ_TAG1
       |INT:4
     |vpiEnumConst:
     \_enum_const: (READ_TAG2), line:177
       |vpiName:READ_TAG2
       |INT:8
     |vpiEnumConst:
     \_enum_const: (RECOVER), line:180
       |vpiName:RECOVER
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SCAN_MODE), line:179
       |vpiName:SCAN_MODE
       |INT:10
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ1), line:174
       |vpiName:SEND_DMA_REQ1
       |INT:5
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ2), line:178
       |vpiName:SEND_DMA_REQ2
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SEND_MGMT_DMA), line:171
       |vpiName:SEND_MGMT_DMA
       |INT:2
     |vpiEnumConst:
     \_enum_const: (WAIT_DMA_DONE), line:175
       |vpiName:WAIT_DMA_DONE
       |INT:6
     |vpiEnumConst:
     \_enum_const: (WAIT_MGMT_DMA), line:172
       |vpiName:WAIT_MGMT_DMA
       |INT:3
 |uhdmallPackages:
 \_package: bsg_cache_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a>, line:7, parent:work@bsg_idiv_iterative_controller
   |vpiDefName:bsg_cache_pkg
   |vpiFullName:bsg_cache_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_decode_s), line:72
     |vpiPacked:1
     |vpiName:bsg_cache_decode_s
     |vpiTypespecMember:
     \_typespec_member: (data_size_op), line:77
       |vpiName:data_size_op
       |vpiTypespec:
       \_logic_typespec: , line:77
         |vpiRange:
         \_range: , line:77, parent:bsg_cache_decode_s
           |vpiLeftRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:78
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:78
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:79
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:79
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:80
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:80
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:81
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:81
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:82
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:82
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:83
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:83
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:84
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:84
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:85
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:85
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:86
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:86
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:87
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:87
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:88
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:88
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:89
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:89
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:90
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:90
     |vpiTypespecMember:
     \_typespec_member: (tag_read_op), line:91
       |vpiName:tag_read_op
       |vpiTypespec:
       \_logic_typespec: , line:91
     |vpiTypespecMember:
     \_typespec_member: (atomic_op), line:93
       |vpiName:atomic_op
       |vpiTypespec:
       \_logic_typespec: , line:93
     |vpiTypespecMember:
     \_typespec_member: (amoswap_op), line:94
       |vpiName:amoswap_op
       |vpiTypespec:
       \_logic_typespec: , line:94
     |vpiTypespecMember:
     \_typespec_member: (amoor_op), line:95
       |vpiName:amoor_op
       |vpiTypespec:
       \_logic_typespec: , line:95
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_dma_cmd_e), line:111
     |vpiName:bsg_cache_dma_cmd_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:105
       |vpiRange:
       \_range: , line:105
         |vpiLeftRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_get_fill_data), line:109
       |vpiName:e_dma_get_fill_data
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_dma_nop), line:106
       |vpiName:e_dma_nop
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_addr), line:108
       |vpiName:e_dma_send_evict_addr
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_data), line:110
       |vpiName:e_dma_send_evict_data
       |INT:8
     |vpiEnumConst:
     \_enum_const: (e_dma_send_fill_addr), line:107
       |vpiName:e_dma_send_fill_addr
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_opcode_e), line:63
     |vpiName:bsg_cache_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:11
       |vpiRange:
       \_range: , line:11
         |vpiLeftRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
         |vpiRightRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:35
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:36
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:37
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:39
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AMOADD_D), line:55
       |vpiName:AMOADD_D
       |INT:49
     |vpiEnumConst:
     \_enum_const: (AMOADD_W), line:44
       |vpiName:AMOADD_W
       |INT:33
     |vpiEnumConst:
     \_enum_const: (AMOAND_D), line:57
       |vpiName:AMOAND_D
       |INT:51
     |vpiEnumConst:
     \_enum_const: (AMOAND_W), line:46
       |vpiName:AMOAND_W
       |INT:35
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_D), line:62
       |vpiName:AMOMAXU_D
       |INT:56
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_W), line:51
       |vpiName:AMOMAXU_W
       |INT:40
     |vpiEnumConst:
     \_enum_const: (AMOMAX_D), line:60
       |vpiName:AMOMAX_D
       |INT:54
     |vpiEnumConst:
     \_enum_const: (AMOMAX_W), line:49
       |vpiName:AMOMAX_W
       |INT:38
     |vpiEnumConst:
     \_enum_const: (AMOMINU_D), line:61
       |vpiName:AMOMINU_D
       |INT:55
     |vpiEnumConst:
     \_enum_const: (AMOMINU_W), line:50
       |vpiName:AMOMINU_W
       |INT:39
     |vpiEnumConst:
     \_enum_const: (AMOMIN_D), line:59
       |vpiName:AMOMIN_D
       |INT:53
     |vpiEnumConst:
     \_enum_const: (AMOMIN_W), line:48
       |vpiName:AMOMIN_W
       |INT:37
     |vpiEnumConst:
     \_enum_const: (AMOOR_D), line:58
       |vpiName:AMOOR_D
       |INT:52
     |vpiEnumConst:
     \_enum_const: (AMOOR_W), line:47
       |vpiName:AMOOR_W
       |INT:36
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_D), line:54
       |vpiName:AMOSWAP_D
       |INT:48
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_W), line:43
       |vpiName:AMOSWAP_W
       |INT:32
     |vpiEnumConst:
     \_enum_const: (AMOXOR_D), line:56
       |vpiName:AMOXOR_D
       |INT:50
     |vpiEnumConst:
     \_enum_const: (AMOXOR_W), line:45
       |vpiName:AMOXOR_W
       |INT:34
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:40
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (LB), line:12
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:17
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:15
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LDU), line:20
       |vpiName:LDU
       |INT:7
     |vpiEnumConst:
     \_enum_const: (LH), line:13
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:18
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LM), line:27
       |vpiName:LM
       |INT:12
     |vpiEnumConst:
     \_enum_const: (LW), line:14
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:19
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:22
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:25
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:23
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:28
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:24
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:31
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:33
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:32
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:30
       |vpiName:TAGST
       |INT:16
 |uhdmallPackages:
 \_package: builtin, parent:work@bsg_idiv_iterative_controller
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@bsg_idiv_iterative_controller, file:<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v</a>, line:9, parent:work@bsg_idiv_iterative_controller
   |vpiDefName:work@bsg_idiv_iterative_controller
   |vpiFullName:work@bsg_idiv_iterative_controller
   |vpiProcess:
   \_always: , line:54
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:54
       |vpiCondition:
       \_operation: , line:54
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_i), line:54
           |vpiName:clk_i
           |vpiFullName:work@bsg_idiv_iterative_controller.clk_i
       |vpiStmt:
       \_begin: , line:54
         |vpiFullName:work@bsg_idiv_iterative_controller
         |vpiStmt:
         \_assignment: , line:55
           |vpiLhs:
           \_ref_obj: (add_neg_last), line:55
             |vpiName:add_neg_last
             |vpiFullName:work@bsg_idiv_iterative_controller.add_neg_last
           |vpiRhs:
           \_ref_obj: (adder_result_is_neg_i), line:55
             |vpiName:adder_result_is_neg_i
             |vpiFullName:work@bsg_idiv_iterative_controller.adder_result_is_neg_i
         |vpiStmt:
         \_if_stmt: , line:57
           |vpiCondition:
           \_ref_obj: (neg_ld), line:57
             |vpiName:neg_ld
             |vpiFullName:work@bsg_idiv_iterative_controller.neg_ld
           |vpiStmt:
           \_begin: , line:57
             |vpiFullName:work@bsg_idiv_iterative_controller
             |vpiStmt:
             \_assignment: , line:59
               |vpiLhs:
               \_ref_obj: (q_neg), line:59
                 |vpiName:q_neg
                 |vpiFullName:work@bsg_idiv_iterative_controller.q_neg
               |vpiRhs:
               \_operation: , line:59
                 |vpiOpType:28
                 |vpiOperand:
                 \_operation: , line:59
                   |vpiOpType:30
                   |vpiOperand:
                   \_ref_obj: (opA_is_neg_i), line:59
                     |vpiName:opA_is_neg_i
                     |vpiFullName:work@bsg_idiv_iterative_controller.opA_is_neg_i
                   |vpiOperand:
                   \_ref_obj: (opC_is_neg_i), line:59
                     |vpiName:opC_is_neg_i
                     |vpiFullName:work@bsg_idiv_iterative_controller.opC_is_neg_i
                 |vpiOperand:
                 \_ref_obj: (signed_div_r_i), line:59
                   |vpiName:signed_div_r_i
                   |vpiFullName:work@bsg_idiv_iterative_controller.signed_div_r_i
             |vpiStmt:
             \_assignment: , line:62
               |vpiLhs:
               \_ref_obj: (r_neg), line:62
                 |vpiName:r_neg
                 |vpiFullName:work@bsg_idiv_iterative_controller.r_neg
               |vpiRhs:
               \_operation: , line:62
                 |vpiOpType:28
                 |vpiOperand:
                 \_ref_obj: (opC_is_neg_i), line:62
                   |vpiName:opC_is_neg_i
                   |vpiFullName:work@bsg_idiv_iterative_controller.opC_is_neg_i
                 |vpiOperand:
                 \_ref_obj: (signed_div_r_i), line:62
                   |vpiName:signed_div_r_i
                   |vpiFullName:work@bsg_idiv_iterative_controller.signed_div_r_i
   |vpiProcess:
   \_always: , line:84
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:84
       |vpiCondition:
       \_operation: , line:84
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_i), line:84
           |vpiName:clk_i
           |vpiFullName:work@bsg_idiv_iterative_controller.clk_i
       |vpiStmt:
       \_begin: , line:84
         |vpiFullName:work@bsg_idiv_iterative_controller
         |vpiStmt:
         \_if_else: , line:85
           |vpiCondition:
           \_ref_obj: (reset_i), line:85
             |vpiName:reset_i
             |vpiFullName:work@bsg_idiv_iterative_controller.reset_i
           |vpiStmt:
           \_assignment: , line:85
             |vpiLhs:
             \_ref_obj: (state), line:85
               |vpiName:state
               |vpiFullName:work@bsg_idiv_iterative_controller.state
             |vpiRhs:
             \_ref_obj: (WAIT), line:85
               |vpiName:WAIT
               |vpiFullName:work@bsg_idiv_iterative_controller.WAIT
           |vpiElseStmt:
           \_assignment: , line:86
             |vpiLhs:
             \_ref_obj: (state), line:86
               |vpiName:state
               |vpiFullName:work@bsg_idiv_iterative_controller.state
             |vpiRhs:
             \_ref_obj: (next_state), line:86
               |vpiName:next_state
               |vpiFullName:work@bsg_idiv_iterative_controller.next_state
   |vpiProcess:
   \_always: , line:89
     |vpiAlwaysType:2
     |vpiStmt:
     \_begin: , line:89
       |vpiFullName:work@bsg_idiv_iterative_controller
       |vpiStmt:
       \_assignment: , line:90
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (opA_sel_o), line:90
           |vpiName:opA_sel_o
           |vpiFullName:work@bsg_idiv_iterative_controller.opA_sel_o
         |vpiRhs:
         \_constant: , line:90
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_assignment: , line:91
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (opA_ld_o), line:91
           |vpiName:opA_ld_o
           |vpiFullName:work@bsg_idiv_iterative_controller.opA_ld_o
         |vpiRhs:
         \_constant: , line:91
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_assignment: , line:92
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (opA_inv_o), line:92
           |vpiName:opA_inv_o
           |vpiFullName:work@bsg_idiv_iterative_controller.opA_inv_o
         |vpiRhs:
         \_operation: , line:92
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (add_neg_last), line:92
             |vpiName:add_neg_last
             |vpiFullName:work@bsg_idiv_iterative_controller.add_neg_last
       |vpiStmt:
       \_assignment: , line:93
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (opA_clr_l_o), line:93
           |vpiName:opA_clr_l_o
           |vpiFullName:work@bsg_idiv_iterative_controller.opA_clr_l_o
         |vpiRhs:
         \_constant: , line:93
           |vpiConstType:3
           |vpiDecompile:&#39;b1
           |vpiSize:1
           |BIN:1
       |vpiStmt:
       \_assignment: , line:94
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (opB_sel_o), line:94
           |vpiName:opB_sel_o
           |vpiFullName:work@bsg_idiv_iterative_controller.opB_sel_o
         |vpiRhs:
         \_constant: , line:94
           |vpiConstType:3
           |vpiDecompile:3&#39;b001
           |vpiSize:3
           |BIN:3&#39;b001
       |vpiStmt:
       \_assignment: , line:95
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (opB_ld_o), line:95
           |vpiName:opB_ld_o
           |vpiFullName:work@bsg_idiv_iterative_controller.opB_ld_o
         |vpiRhs:
         \_constant: , line:95
           |vpiConstType:3
           |vpiDecompile:&#39;b1
           |vpiSize:1
           |BIN:1
       |vpiStmt:
       \_assignment: , line:96
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (opB_inv_o), line:96
           |vpiName:opB_inv_o
           |vpiFullName:work@bsg_idiv_iterative_controller.opB_inv_o
         |vpiRhs:
         \_constant: , line:96
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_assignment: , line:97
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (opB_clr_l_o), line:97
           |vpiName:opB_clr_l_o
           |vpiFullName:work@bsg_idiv_iterative_controller.opB_clr_l_o
         |vpiRhs:
         \_constant: , line:97
           |vpiConstType:3
           |vpiDecompile:&#39;b1
           |vpiSize:1
           |BIN:1
       |vpiStmt:
       \_assignment: , line:98
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (opC_sel_o), line:98
           |vpiName:opC_sel_o
           |vpiFullName:work@bsg_idiv_iterative_controller.opC_sel_o
         |vpiRhs:
         \_constant: , line:98
           |vpiConstType:3
           |vpiDecompile:3&#39;b001
           |vpiSize:3
           |BIN:3&#39;b001
       |vpiStmt:
       \_assignment: , line:99
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (opC_ld_o), line:99
           |vpiName:opC_ld_o
           |vpiFullName:work@bsg_idiv_iterative_controller.opC_ld_o
         |vpiRhs:
         \_constant: , line:99
           |vpiConstType:3
           |vpiDecompile:&#39;b1
           |vpiSize:1
           |BIN:1
       |vpiStmt:
       \_assignment: , line:100
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (adder_cin_o), line:100
           |vpiName:adder_cin_o
           |vpiFullName:work@bsg_idiv_iterative_controller.adder_cin_o
         |vpiRhs:
         \_operation: , line:100
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (add_neg_last), line:100
             |vpiName:add_neg_last
             |vpiFullName:work@bsg_idiv_iterative_controller.add_neg_last
       |vpiStmt:
       \_assignment: , line:101
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (neg_ld), line:101
           |vpiName:neg_ld
           |vpiFullName:work@bsg_idiv_iterative_controller.neg_ld
         |vpiRhs:
         \_constant: , line:101
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_assignment: , line:102
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (latch_inputs_o), line:102
           |vpiName:latch_inputs_o
           |vpiFullName:work@bsg_idiv_iterative_controller.latch_inputs_o
         |vpiRhs:
         \_constant: , line:102
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_assignment: , line:103
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (next_state), line:103
           |vpiName:next_state
           |vpiFullName:work@bsg_idiv_iterative_controller.next_state
         |vpiRhs:
         \_ref_obj: (WAIT), line:103
           |vpiName:WAIT
           |vpiFullName:work@bsg_idiv_iterative_controller.WAIT
       |vpiStmt:
       \_case_stmt: , line:105
         |vpiCaseType:1
         |vpiCondition:
         \_ref_obj: (state), line:105
           |vpiName:state
           |vpiFullName:work@bsg_idiv_iterative_controller.state
         |vpiCaseItem:
         \_case_item: , line:107
           |vpiExpr:
           \_ref_obj: (WAIT), line:107
             |vpiName:WAIT
             |vpiFullName:work@bsg_idiv_iterative_controller.WAIT
           |vpiStmt:
           \_begin: , line:107
             |vpiFullName:work@bsg_idiv_iterative_controller
             |vpiStmt:
             \_if_stmt: , line:108
               |vpiCondition:
               \_ref_obj: (v_i), line:108
                 |vpiName:v_i
                 |vpiFullName:work@bsg_idiv_iterative_controller.v_i
               |vpiStmt:
               \_assignment: , line:108
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state), line:108
                   |vpiName:next_state
                   |vpiFullName:work@bsg_idiv_iterative_controller.next_state
                 |vpiRhs:
                 \_ref_obj: (START), line:108
                   |vpiName:START
                   |vpiFullName:work@bsg_idiv_iterative_controller.START
             |vpiStmt:
             \_assignment: , line:109
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (latch_inputs_o), line:109
                 |vpiName:latch_inputs_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.latch_inputs_o
               |vpiRhs:
               \_constant: , line:109
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
         |vpiCaseItem:
         \_case_item: , line:112
           |vpiExpr:
           \_ref_obj: (START), line:112
             |vpiName:START
             |vpiFullName:work@bsg_idiv_iterative_controller.START
           |vpiStmt:
           \_begin: , line:112
             |vpiFullName:work@bsg_idiv_iterative_controller
             |vpiStmt:
             \_assignment: , line:113
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (next_state), line:113
                 |vpiName:next_state
                 |vpiFullName:work@bsg_idiv_iterative_controller.next_state
               |vpiRhs:
               \_ref_obj: (NEG0), line:113
                 |vpiName:NEG0
                 |vpiFullName:work@bsg_idiv_iterative_controller.NEG0
             |vpiStmt:
             \_assignment: , line:114
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opA_ld_o), line:114
                 |vpiName:opA_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opA_ld_o
               |vpiRhs:
               \_constant: , line:114
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
             |vpiStmt:
             \_assignment: , line:115
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opC_ld_o), line:115
                 |vpiName:opC_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opC_ld_o
               |vpiRhs:
               \_constant: , line:115
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
             |vpiStmt:
             \_assignment: , line:116
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opA_sel_o), line:116
                 |vpiName:opA_sel_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opA_sel_o
               |vpiRhs:
               \_constant: , line:116
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
             |vpiStmt:
             \_assignment: , line:117
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opC_sel_o), line:117
                 |vpiName:opC_sel_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opC_sel_o
               |vpiRhs:
               \_constant: , line:117
                 |vpiConstType:3
                 |vpiDecompile:3&#39;b100
                 |vpiSize:3
                 |BIN:3&#39;b100
             |vpiStmt:
             \_assignment: , line:118
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opB_ld_o), line:118
                 |vpiName:opB_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opB_ld_o
               |vpiRhs:
               \_constant: , line:118
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
         |vpiCaseItem:
         \_case_item: , line:121
           |vpiExpr:
           \_ref_obj: (NEG0), line:121
             |vpiName:NEG0
             |vpiFullName:work@bsg_idiv_iterative_controller.NEG0
           |vpiStmt:
           \_begin: , line:121
             |vpiFullName:work@bsg_idiv_iterative_controller
             |vpiStmt:
             \_assignment: , line:122
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (next_state), line:122
                 |vpiName:next_state
                 |vpiFullName:work@bsg_idiv_iterative_controller.next_state
               |vpiRhs:
               \_ref_obj: (NEG1), line:122
                 |vpiName:NEG1
                 |vpiFullName:work@bsg_idiv_iterative_controller.NEG1
             |vpiStmt:
             \_assignment: , line:123
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opA_inv_o), line:123
                 |vpiName:opA_inv_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opA_inv_o
               |vpiRhs:
               \_constant: , line:123
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
             |vpiStmt:
             \_assignment: , line:124
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opB_clr_l_o), line:124
                 |vpiName:opB_clr_l_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opB_clr_l_o
               |vpiRhs:
               \_constant: , line:124
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:125
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opB_sel_o), line:125
                 |vpiName:opB_sel_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opB_sel_o
               |vpiRhs:
               \_constant: , line:125
                 |vpiConstType:3
                 |vpiDecompile:3&#39;b100
                 |vpiSize:3
                 |BIN:3&#39;b100
             |vpiStmt:
             \_assignment: , line:126
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opC_ld_o), line:126
                 |vpiName:opC_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opC_ld_o
               |vpiRhs:
               \_constant: , line:126
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:127
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (neg_ld), line:127
                 |vpiName:neg_ld
                 |vpiFullName:work@bsg_idiv_iterative_controller.neg_ld
               |vpiRhs:
               \_constant: , line:127
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
             |vpiStmt:
             \_assignment: , line:128
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (adder_cin_o), line:128
                 |vpiName:adder_cin_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.adder_cin_o
               |vpiRhs:
               \_constant: , line:128
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
             |vpiStmt:
             \_assignment: , line:129
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opA_ld_o), line:129
                 |vpiName:opA_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opA_ld_o
               |vpiRhs:
               \_operation: , line:129
                 |vpiOpType:28
                 |vpiOperand:
                 \_ref_obj: (opA_is_neg_i), line:129
                   |vpiName:opA_is_neg_i
                   |vpiFullName:work@bsg_idiv_iterative_controller.opA_is_neg_i
                 |vpiOperand:
                 \_ref_obj: (signed_div_r_i), line:129
                   |vpiName:signed_div_r_i
                   |vpiFullName:work@bsg_idiv_iterative_controller.signed_div_r_i
         |vpiCaseItem:
         \_case_item: , line:132
           |vpiExpr:
           \_ref_obj: (NEG1), line:132
             |vpiName:NEG1
             |vpiFullName:work@bsg_idiv_iterative_controller.NEG1
           |vpiStmt:
           \_begin: , line:132
             |vpiFullName:work@bsg_idiv_iterative_controller
             |vpiStmt:
             \_assignment: , line:133
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (next_state), line:133
                 |vpiName:next_state
                 |vpiFullName:work@bsg_idiv_iterative_controller.next_state
               |vpiRhs:
               \_ref_obj: (SHIFT), line:133
                 |vpiName:SHIFT
                 |vpiFullName:work@bsg_idiv_iterative_controller.SHIFT
             |vpiStmt:
             \_assignment: , line:134
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opA_clr_l_o), line:134
                 |vpiName:opA_clr_l_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opA_clr_l_o
               |vpiRhs:
               \_constant: , line:134
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:135
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opB_inv_o), line:135
                 |vpiName:opB_inv_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opB_inv_o
               |vpiRhs:
               \_constant: , line:135
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
             |vpiStmt:
             \_assignment: , line:136
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opB_ld_o), line:136
                 |vpiName:opB_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opB_ld_o
               |vpiRhs:
               \_constant: , line:136
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:137
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opC_sel_o), line:137
                 |vpiName:opC_sel_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opC_sel_o
               |vpiRhs:
               \_constant: , line:137
                 |vpiConstType:3
                 |vpiDecompile:3&#39;b010
                 |vpiSize:3
                 |BIN:3&#39;b010
             |vpiStmt:
             \_assignment: , line:138
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (adder_cin_o), line:138
                 |vpiName:adder_cin_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.adder_cin_o
               |vpiRhs:
               \_constant: , line:138
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
             |vpiStmt:
             \_assignment: , line:139
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opC_ld_o), line:139
                 |vpiName:opC_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opC_ld_o
               |vpiRhs:
               \_operation: , line:139
                 |vpiOpType:28
                 |vpiOperand:
                 \_ref_obj: (opC_is_neg_i), line:139
                   |vpiName:opC_is_neg_i
                   |vpiFullName:work@bsg_idiv_iterative_controller.opC_is_neg_i
                 |vpiOperand:
                 \_ref_obj: (signed_div_r_i), line:139
                   |vpiName:signed_div_r_i
                   |vpiFullName:work@bsg_idiv_iterative_controller.signed_div_r_i
         |vpiCaseItem:
         \_case_item: , line:142
           |vpiExpr:
           \_ref_obj: (SHIFT), line:142
             |vpiName:SHIFT
             |vpiFullName:work@bsg_idiv_iterative_controller.SHIFT
           |vpiStmt:
           \_begin: , line:142
             |vpiFullName:work@bsg_idiv_iterative_controller
             |vpiStmt:
             \_assignment: , line:143
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (next_state), line:143
                 |vpiName:next_state
                 |vpiFullName:work@bsg_idiv_iterative_controller.next_state
               |vpiRhs:
               \_ref_obj: (CALC), line:143
                 |vpiName:CALC
                 |vpiFullName:work@bsg_idiv_iterative_controller.CALC
             |vpiStmt:
             \_assignment: , line:144
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opA_clr_l_o), line:144
                 |vpiName:opA_clr_l_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opA_clr_l_o
               |vpiRhs:
               \_constant: , line:144
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:145
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opB_clr_l_o), line:145
                 |vpiName:opB_clr_l_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opB_clr_l_o
               |vpiRhs:
               \_constant: , line:145
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:146
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (adder_cin_o), line:146
                 |vpiName:adder_cin_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.adder_cin_o
               |vpiRhs:
               \_constant: , line:146
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
         |vpiCaseItem:
         \_case_item: , line:149
           |vpiExpr:
           \_ref_obj: (CALC), line:149
             |vpiName:CALC
             |vpiFullName:work@bsg_idiv_iterative_controller.CALC
           |vpiStmt:
           \_begin: , line:149
             |vpiFullName:work@bsg_idiv_iterative_controller
             |vpiStmt:
             \_assignment: , line:150
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opB_sel_o), line:150
                 |vpiName:opB_sel_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opB_sel_o
               |vpiRhs:
               \_operation: , line:150
                 |vpiOpType:32
                 |vpiOperand:
                 \_ref_obj: (calc_done), line:150
                   |vpiName:calc_done
                   |vpiFullName:work@bsg_idiv_iterative_controller.calc_done
                 |vpiOperand:
                 \_constant: , line:150
                   |vpiConstType:3
                   |vpiDecompile:3&#39;b010
                   |vpiSize:3
                   |BIN:3&#39;b010
                 |vpiOperand:
                 \_constant: , line:150
                   |vpiConstType:3
                   |vpiDecompile:3&#39;b001
                   |vpiSize:3
                   |BIN:3&#39;b001
             |vpiStmt:
             \_assignment: , line:151
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (next_state), line:151
                 |vpiName:next_state
                 |vpiFullName:work@bsg_idiv_iterative_controller.next_state
               |vpiRhs:
               \_operation: , line:151
                 |vpiOpType:32
                 |vpiOperand:
                 \_ref_obj: (calc_done), line:151
                   |vpiName:calc_done
                   |vpiFullName:work@bsg_idiv_iterative_controller.calc_done
                 |vpiOperand:
                 \_ref_obj: (REPAIR), line:151
                   |vpiName:REPAIR
                   |vpiFullName:work@bsg_idiv_iterative_controller.REPAIR
                 |vpiOperand:
                 \_ref_obj: (CALC), line:151
                   |vpiName:CALC
                   |vpiFullName:work@bsg_idiv_iterative_controller.CALC
         |vpiCaseItem:
         \_case_item: , line:154
           |vpiExpr:
           \_ref_obj: (REPAIR), line:154
             |vpiName:REPAIR
             |vpiFullName:work@bsg_idiv_iterative_controller.REPAIR
           |vpiStmt:
           \_begin: , line:154
             |vpiFullName:work@bsg_idiv_iterative_controller
             |vpiStmt:
             \_assignment: , line:155
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (next_state), line:155
                 |vpiName:next_state
                 |vpiFullName:work@bsg_idiv_iterative_controller.next_state
               |vpiRhs:
               \_ref_obj: (REMAIN), line:155
                 |vpiName:REMAIN
                 |vpiFullName:work@bsg_idiv_iterative_controller.REMAIN
             |vpiStmt:
             \_assignment: , line:156
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opA_inv_o), line:156
                 |vpiName:opA_inv_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opA_inv_o
               |vpiRhs:
               \_constant: , line:156
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:157
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opB_sel_o), line:157
                 |vpiName:opB_sel_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opB_sel_o
               |vpiRhs:
               \_constant: , line:157
                 |vpiConstType:3
                 |vpiDecompile:3&#39;b010
                 |vpiSize:3
                 |BIN:3&#39;b010
             |vpiStmt:
             \_assignment: , line:158
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opC_ld_o), line:158
                 |vpiName:opC_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opC_ld_o
               |vpiRhs:
               \_constant: , line:158
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:159
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (adder_cin_o), line:159
                 |vpiName:adder_cin_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.adder_cin_o
               |vpiRhs:
               \_constant: , line:159
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:160
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opB_ld_o), line:160
                 |vpiName:opB_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opB_ld_o
               |vpiRhs:
               \_ref_obj: (add_neg_last), line:160
                 |vpiName:add_neg_last
                 |vpiFullName:work@bsg_idiv_iterative_controller.add_neg_last
         |vpiCaseItem:
         \_case_item: , line:163
           |vpiExpr:
           \_ref_obj: (REMAIN), line:163
             |vpiName:REMAIN
             |vpiFullName:work@bsg_idiv_iterative_controller.REMAIN
           |vpiStmt:
           \_begin: , line:163
             |vpiFullName:work@bsg_idiv_iterative_controller
             |vpiStmt:
             \_assignment: , line:164
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (next_state), line:164
                 |vpiName:next_state
                 |vpiFullName:work@bsg_idiv_iterative_controller.next_state
               |vpiRhs:
               \_operation: , line:164
                 |vpiOpType:32
                 |vpiOperand:
                 \_ref_obj: (zero_divisor_i), line:164
                   |vpiName:zero_divisor_i
                   |vpiFullName:work@bsg_idiv_iterative_controller.zero_divisor_i
                 |vpiOperand:
                 \_ref_obj: (DONE), line:164
                   |vpiName:DONE
                   |vpiFullName:work@bsg_idiv_iterative_controller.DONE
                 |vpiOperand:
                 \_ref_obj: (QUOT), line:164
                   |vpiName:QUOT
                   |vpiFullName:work@bsg_idiv_iterative_controller.QUOT
             |vpiStmt:
             \_assignment: , line:165
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opA_ld_o), line:165
                 |vpiName:opA_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opA_ld_o
               |vpiRhs:
               \_constant: , line:165
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
             |vpiStmt:
             \_assignment: , line:166
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opA_clr_l_o), line:166
                 |vpiName:opA_clr_l_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opA_clr_l_o
               |vpiRhs:
               \_constant: , line:166
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:167
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opB_sel_o), line:167
                 |vpiName:opB_sel_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opB_sel_o
               |vpiRhs:
               \_constant: , line:167
                 |vpiConstType:3
                 |vpiDecompile:3&#39;b100
                 |vpiSize:3
                 |BIN:3&#39;b100
             |vpiStmt:
             \_assignment: , line:168
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opC_ld_o), line:168
                 |vpiName:opC_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opC_ld_o
               |vpiRhs:
               \_constant: , line:168
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:169
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opB_inv_o), line:169
                 |vpiName:opB_inv_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opB_inv_o
               |vpiRhs:
               \_ref_obj: (r_neg), line:169
                 |vpiName:r_neg
                 |vpiFullName:work@bsg_idiv_iterative_controller.r_neg
             |vpiStmt:
             \_assignment: , line:170
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (adder_cin_o), line:170
                 |vpiName:adder_cin_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.adder_cin_o
               |vpiRhs:
               \_ref_obj: (r_neg), line:170
                 |vpiName:r_neg
                 |vpiFullName:work@bsg_idiv_iterative_controller.r_neg
         |vpiCaseItem:
         \_case_item: , line:173
           |vpiExpr:
           \_ref_obj: (QUOT), line:173
             |vpiName:QUOT
             |vpiFullName:work@bsg_idiv_iterative_controller.QUOT
           |vpiStmt:
           \_begin: , line:173
             |vpiFullName:work@bsg_idiv_iterative_controller
             |vpiStmt:
             \_if_else: , line:174
               |vpiCondition:
               \_ref_obj: (yumi_i), line:174
                 |vpiName:yumi_i
                 |vpiFullName:work@bsg_idiv_iterative_controller.yumi_i
               |vpiStmt:
               \_assignment: , line:174
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state), line:174
                   |vpiName:next_state
                   |vpiFullName:work@bsg_idiv_iterative_controller.next_state
                 |vpiRhs:
                 \_ref_obj: (WAIT), line:174
                   |vpiName:WAIT
                   |vpiFullName:work@bsg_idiv_iterative_controller.WAIT
               |vpiElseStmt:
               \_assignment: , line:175
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state), line:175
                   |vpiName:next_state
                   |vpiFullName:work@bsg_idiv_iterative_controller.next_state
                 |vpiRhs:
                 \_ref_obj: (DONE), line:175
                   |vpiName:DONE
                   |vpiFullName:work@bsg_idiv_iterative_controller.DONE
             |vpiStmt:
             \_assignment: , line:176
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opA_clr_l_o), line:176
                 |vpiName:opA_clr_l_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opA_clr_l_o
               |vpiRhs:
               \_constant: , line:176
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:177
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opB_inv_o), line:177
                 |vpiName:opB_inv_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opB_inv_o
               |vpiRhs:
               \_constant: , line:177
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
             |vpiStmt:
             \_assignment: , line:178
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opB_ld_o), line:178
                 |vpiName:opB_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opB_ld_o
               |vpiRhs:
               \_constant: , line:178
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:179
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opC_sel_o), line:179
                 |vpiName:opC_sel_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opC_sel_o
               |vpiRhs:
               \_constant: , line:179
                 |vpiConstType:3
                 |vpiDecompile:3&#39;b010
                 |vpiSize:3
                 |BIN:3&#39;b010
             |vpiStmt:
             \_assignment: , line:180
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (adder_cin_o), line:180
                 |vpiName:adder_cin_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.adder_cin_o
               |vpiRhs:
               \_constant: , line:180
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
             |vpiStmt:
             \_assignment: , line:181
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opC_ld_o), line:181
                 |vpiName:opC_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opC_ld_o
               |vpiRhs:
               \_ref_obj: (q_neg), line:181
                 |vpiName:q_neg
                 |vpiFullName:work@bsg_idiv_iterative_controller.q_neg
         |vpiCaseItem:
         \_case_item: , line:184
           |vpiExpr:
           \_ref_obj: (DONE), line:184
             |vpiName:DONE
             |vpiFullName:work@bsg_idiv_iterative_controller.DONE
           |vpiStmt:
           \_begin: , line:184
             |vpiFullName:work@bsg_idiv_iterative_controller
             |vpiStmt:
             \_if_else: , line:185
               |vpiCondition:
               \_ref_obj: (yumi_i), line:185
                 |vpiName:yumi_i
                 |vpiFullName:work@bsg_idiv_iterative_controller.yumi_i
               |vpiStmt:
               \_assignment: , line:185
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state), line:185
                   |vpiName:next_state
                   |vpiFullName:work@bsg_idiv_iterative_controller.next_state
                 |vpiRhs:
                 \_ref_obj: (WAIT), line:185
                   |vpiName:WAIT
                   |vpiFullName:work@bsg_idiv_iterative_controller.WAIT
               |vpiElseStmt:
               \_assignment: , line:186
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state), line:186
                   |vpiName:next_state
                   |vpiFullName:work@bsg_idiv_iterative_controller.next_state
                 |vpiRhs:
                 \_ref_obj: (DONE), line:186
                   |vpiName:DONE
                   |vpiFullName:work@bsg_idiv_iterative_controller.DONE
             |vpiStmt:
             \_assignment: , line:188
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opA_ld_o), line:188
                 |vpiName:opA_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opA_ld_o
               |vpiRhs:
               \_constant: , line:188
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:189
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opB_ld_o), line:189
                 |vpiName:opB_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opB_ld_o
               |vpiRhs:
               \_constant: , line:189
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:190
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (opC_ld_o), line:190
                 |vpiName:opC_ld_o
                 |vpiFullName:work@bsg_idiv_iterative_controller.opC_ld_o
               |vpiRhs:
               \_constant: , line:190
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
   |vpiPort:
   \_port: (clk_i), line:10
     |vpiName:clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_i), line:10
         |vpiName:clk_i
         |vpiFullName:work@bsg_idiv_iterative_controller.clk_i
   |vpiPort:
   \_port: (reset_i), line:11
     |vpiName:reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_i), line:11
         |vpiName:reset_i
         |vpiFullName:work@bsg_idiv_iterative_controller.reset_i
   |vpiPort:
   \_port: (v_i), line:13
     |vpiName:v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (v_i), line:13
         |vpiName:v_i
         |vpiFullName:work@bsg_idiv_iterative_controller.v_i
   |vpiPort:
   \_port: (ready_o), line:14
     |vpiName:ready_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ready_o), line:14
         |vpiName:ready_o
         |vpiFullName:work@bsg_idiv_iterative_controller.ready_o
   |vpiPort:
   \_port: (zero_divisor_i), line:16
     |vpiName:zero_divisor_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (zero_divisor_i), line:16
         |vpiName:zero_divisor_i
         |vpiFullName:work@bsg_idiv_iterative_controller.zero_divisor_i
   |vpiPort:
   \_port: (signed_div_r_i), line:17
     |vpiName:signed_div_r_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (signed_div_r_i), line:17
         |vpiName:signed_div_r_i
         |vpiFullName:work@bsg_idiv_iterative_controller.signed_div_r_i
   |vpiPort:
   \_port: (adder_result_is_neg_i), line:18
     |vpiName:adder_result_is_neg_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (adder_result_is_neg_i), line:18
         |vpiName:adder_result_is_neg_i
         |vpiFullName:work@bsg_idiv_iterative_controller.adder_result_is_neg_i
   |vpiPort:
   \_port: (opA_is_neg_i), line:19
     |vpiName:opA_is_neg_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opA_is_neg_i), line:19
         |vpiName:opA_is_neg_i
         |vpiFullName:work@bsg_idiv_iterative_controller.opA_is_neg_i
   |vpiPort:
   \_port: (opC_is_neg_i), line:20
     |vpiName:opC_is_neg_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opC_is_neg_i), line:20
         |vpiName:opC_is_neg_i
         |vpiFullName:work@bsg_idiv_iterative_controller.opC_is_neg_i
   |vpiPort:
   \_port: (opA_sel_o), line:22
     |vpiName:opA_sel_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opA_sel_o), line:22
         |vpiName:opA_sel_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opA_sel_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opA_ld_o), line:23
     |vpiName:opA_ld_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opA_ld_o), line:23
         |vpiName:opA_ld_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opA_ld_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opA_inv_o), line:24
     |vpiName:opA_inv_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opA_inv_o), line:24
         |vpiName:opA_inv_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opA_inv_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opA_clr_l_o), line:25
     |vpiName:opA_clr_l_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opA_clr_l_o), line:25
         |vpiName:opA_clr_l_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opA_clr_l_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opB_sel_o), line:27
     |vpiName:opB_sel_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opB_sel_o), line:27
         |vpiName:opB_sel_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opB_sel_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opB_ld_o), line:28
     |vpiName:opB_ld_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opB_ld_o), line:28
         |vpiName:opB_ld_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opB_ld_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opB_inv_o), line:29
     |vpiName:opB_inv_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opB_inv_o), line:29
         |vpiName:opB_inv_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opB_inv_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opB_clr_l_o), line:30
     |vpiName:opB_clr_l_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opB_clr_l_o), line:30
         |vpiName:opB_clr_l_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opB_clr_l_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opC_sel_o), line:32
     |vpiName:opC_sel_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opC_sel_o), line:32
         |vpiName:opC_sel_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opC_sel_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opC_ld_o), line:33
     |vpiName:opC_ld_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opC_ld_o), line:33
         |vpiName:opC_ld_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opC_ld_o
         |vpiNetType:36
   |vpiPort:
   \_port: (latch_inputs_o), line:35
     |vpiName:latch_inputs_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (latch_inputs_o), line:35
         |vpiName:latch_inputs_o
         |vpiFullName:work@bsg_idiv_iterative_controller.latch_inputs_o
         |vpiNetType:36
   |vpiPort:
   \_port: (adder_cin_o), line:36
     |vpiName:adder_cin_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (adder_cin_o), line:36
         |vpiName:adder_cin_o
         |vpiFullName:work@bsg_idiv_iterative_controller.adder_cin_o
         |vpiNetType:36
   |vpiPort:
   \_port: (v_o), line:38
     |vpiName:v_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (v_o), line:38
         |vpiName:v_o
         |vpiFullName:work@bsg_idiv_iterative_controller.v_o
         |vpiNetType:36
   |vpiPort:
   \_port: (yumi_i), line:39
     |vpiName:yumi_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (yumi_i), line:39
         |vpiName:yumi_i
         |vpiFullName:work@bsg_idiv_iterative_controller.yumi_i
   |vpiContAssign:
   \_cont_assign: , line:196
     |vpiRhs:
     \_operation: , line:196
       |vpiOpType:14
       |vpiOperand:
       \_ref_obj: (state), line:196
         |vpiName:state
         |vpiFullName:work@bsg_idiv_iterative_controller.state
       |vpiOperand:
       \_ref_obj: (WAIT), line:196
         |vpiName:WAIT
         |vpiFullName:work@bsg_idiv_iterative_controller.WAIT
     |vpiLhs:
     \_ref_obj: (ready_o), line:196
       |vpiName:ready_o
       |vpiFullName:work@bsg_idiv_iterative_controller.ready_o
       |vpiActual:
       \_logic_net: (ready_o), line:14
   |vpiContAssign:
   \_cont_assign: , line:197
     |vpiRhs:
     \_operation: , line:197
       |vpiOpType:14
       |vpiOperand:
       \_ref_obj: (state), line:197
         |vpiName:state
         |vpiFullName:work@bsg_idiv_iterative_controller.state
       |vpiOperand:
       \_ref_obj: (DONE), line:197
         |vpiName:DONE
         |vpiFullName:work@bsg_idiv_iterative_controller.DONE
     |vpiLhs:
     \_ref_obj: (v_o), line:197
       |vpiName:v_o
       |vpiFullName:work@bsg_idiv_iterative_controller.v_o
       |vpiActual:
       \_logic_net: (v_o), line:38
   |vpiNet:
   \_logic_net: (clk_i), line:10
   |vpiNet:
   \_logic_net: (reset_i), line:11
   |vpiNet:
   \_logic_net: (v_i), line:13
   |vpiNet:
   \_logic_net: (ready_o), line:14
   |vpiNet:
   \_logic_net: (zero_divisor_i), line:16
   |vpiNet:
   \_logic_net: (signed_div_r_i), line:17
   |vpiNet:
   \_logic_net: (adder_result_is_neg_i), line:18
   |vpiNet:
   \_logic_net: (opA_is_neg_i), line:19
   |vpiNet:
   \_logic_net: (opC_is_neg_i), line:20
   |vpiNet:
   \_logic_net: (opA_sel_o), line:22
   |vpiNet:
   \_logic_net: (opA_ld_o), line:23
   |vpiNet:
   \_logic_net: (opA_inv_o), line:24
   |vpiNet:
   \_logic_net: (opA_clr_l_o), line:25
   |vpiNet:
   \_logic_net: (opB_sel_o), line:27
   |vpiNet:
   \_logic_net: (opB_ld_o), line:28
   |vpiNet:
   \_logic_net: (opB_inv_o), line:29
   |vpiNet:
   \_logic_net: (opB_clr_l_o), line:30
   |vpiNet:
   \_logic_net: (opC_sel_o), line:32
   |vpiNet:
   \_logic_net: (opC_ld_o), line:33
   |vpiNet:
   \_logic_net: (latch_inputs_o), line:35
   |vpiNet:
   \_logic_net: (adder_cin_o), line:36
   |vpiNet:
   \_logic_net: (v_o), line:38
   |vpiNet:
   \_logic_net: (yumi_i), line:39
   |vpiNet:
   \_logic_net: (q_neg), line:42
     |vpiName:q_neg
     |vpiFullName:work@bsg_idiv_iterative_controller.q_neg
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (r_neg), line:43
     |vpiName:r_neg
     |vpiFullName:work@bsg_idiv_iterative_controller.r_neg
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (neg_ld), line:44
     |vpiName:neg_ld
     |vpiFullName:work@bsg_idiv_iterative_controller.neg_ld
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (add_neg_last), line:45
     |vpiName:add_neg_last
     |vpiFullName:work@bsg_idiv_iterative_controller.add_neg_last
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (state), line:52
     |vpiName:state
     |vpiFullName:work@bsg_idiv_iterative_controller.state
   |vpiNet:
   \_logic_net: (next_state), line:52
     |vpiName:next_state
     |vpiFullName:work@bsg_idiv_iterative_controller.next_state
   |vpiNet:
   \_logic_net: (calc_cnt), line:67
     |vpiName:calc_cnt
     |vpiFullName:work@bsg_idiv_iterative_controller.calc_cnt
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (calc_up_li), line:68
     |vpiName:calc_up_li
     |vpiFullName:work@bsg_idiv_iterative_controller.calc_up_li
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (calc_done), line:69
     |vpiName:calc_done
     |vpiFullName:work@bsg_idiv_iterative_controller.calc_done
     |vpiNetType:1
   |vpiTypedef:
   \_enum_typespec: (idiv_ctrl_stat), line:51
     |vpiName:idiv_ctrl_stat
     |vpiBaseTypespec:
     \_logic_typespec: , line:47
       |vpiRange:
       \_range: , line:47
         |vpiLeftRange:
         \_constant: , line:47
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
         |vpiRightRange:
         \_constant: , line:47
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (CALC), line:49
       |vpiName:CALC
       |INT:5
     |vpiEnumConst:
     \_enum_const: (DONE), line:51
       |vpiName:DONE
       |INT:9
     |vpiEnumConst:
     \_enum_const: (NEG0), line:48
       |vpiName:NEG0
       |INT:2
     |vpiEnumConst:
     \_enum_const: (NEG1), line:48
       |vpiName:NEG1
       |INT:3
     |vpiEnumConst:
     \_enum_const: (QUOT), line:51
       |vpiName:QUOT
       |INT:8
     |vpiEnumConst:
     \_enum_const: (REMAIN), line:50
       |vpiName:REMAIN
       |INT:7
     |vpiEnumConst:
     \_enum_const: (REPAIR), line:50
       |vpiName:REPAIR
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SHIFT), line:48
       |vpiName:SHIFT
       |INT:4
     |vpiEnumConst:
     \_enum_const: (START), line:48
       |vpiName:START
       |INT:1
     |vpiEnumConst:
     \_enum_const: (WAIT), line:48
       |vpiName:WAIT
       |INT:0
   |vpiParamAssign:
   \_param_assign: , line:9
     |vpiRhs:
     \_constant: , line:9
       |vpiConstType:7
       |vpiDecompile:32
       |vpiSize:32
       |INT:32
     |vpiLhs:
     \_parameter: (width_p), line:9
       |vpiName:width_p
   |vpiParameter:
   \_parameter: (width_p), line:9
 |uhdmtopModules:
 \_module: work@bsg_idiv_iterative_controller (work@bsg_idiv_iterative_controller), file:<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v</a>, line:9
   |vpiDefName:work@bsg_idiv_iterative_controller
   |vpiName:work@bsg_idiv_iterative_controller
   |vpiPort:
   \_port: (clk_i), line:10, parent:work@bsg_idiv_iterative_controller
     |vpiName:clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_i), line:10, parent:work@bsg_idiv_iterative_controller
         |vpiName:clk_i
         |vpiFullName:work@bsg_idiv_iterative_controller.clk_i
   |vpiPort:
   \_port: (reset_i), line:11, parent:work@bsg_idiv_iterative_controller
     |vpiName:reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_i), line:11, parent:work@bsg_idiv_iterative_controller
         |vpiName:reset_i
         |vpiFullName:work@bsg_idiv_iterative_controller.reset_i
   |vpiPort:
   \_port: (v_i), line:13, parent:work@bsg_idiv_iterative_controller
     |vpiName:v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (v_i), line:13, parent:work@bsg_idiv_iterative_controller
         |vpiName:v_i
         |vpiFullName:work@bsg_idiv_iterative_controller.v_i
   |vpiPort:
   \_port: (ready_o), line:14, parent:work@bsg_idiv_iterative_controller
     |vpiName:ready_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ready_o), line:14, parent:work@bsg_idiv_iterative_controller
         |vpiName:ready_o
         |vpiFullName:work@bsg_idiv_iterative_controller.ready_o
   |vpiPort:
   \_port: (zero_divisor_i), line:16, parent:work@bsg_idiv_iterative_controller
     |vpiName:zero_divisor_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (zero_divisor_i), line:16, parent:work@bsg_idiv_iterative_controller
         |vpiName:zero_divisor_i
         |vpiFullName:work@bsg_idiv_iterative_controller.zero_divisor_i
   |vpiPort:
   \_port: (signed_div_r_i), line:17, parent:work@bsg_idiv_iterative_controller
     |vpiName:signed_div_r_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (signed_div_r_i), line:17, parent:work@bsg_idiv_iterative_controller
         |vpiName:signed_div_r_i
         |vpiFullName:work@bsg_idiv_iterative_controller.signed_div_r_i
   |vpiPort:
   \_port: (adder_result_is_neg_i), line:18, parent:work@bsg_idiv_iterative_controller
     |vpiName:adder_result_is_neg_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (adder_result_is_neg_i), line:18, parent:work@bsg_idiv_iterative_controller
         |vpiName:adder_result_is_neg_i
         |vpiFullName:work@bsg_idiv_iterative_controller.adder_result_is_neg_i
   |vpiPort:
   \_port: (opA_is_neg_i), line:19, parent:work@bsg_idiv_iterative_controller
     |vpiName:opA_is_neg_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opA_is_neg_i), line:19, parent:work@bsg_idiv_iterative_controller
         |vpiName:opA_is_neg_i
         |vpiFullName:work@bsg_idiv_iterative_controller.opA_is_neg_i
   |vpiPort:
   \_port: (opC_is_neg_i), line:20, parent:work@bsg_idiv_iterative_controller
     |vpiName:opC_is_neg_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opC_is_neg_i), line:20, parent:work@bsg_idiv_iterative_controller
         |vpiName:opC_is_neg_i
         |vpiFullName:work@bsg_idiv_iterative_controller.opC_is_neg_i
   |vpiPort:
   \_port: (opA_sel_o), line:22, parent:work@bsg_idiv_iterative_controller
     |vpiName:opA_sel_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opA_sel_o), line:22, parent:work@bsg_idiv_iterative_controller
         |vpiName:opA_sel_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opA_sel_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opA_ld_o), line:23, parent:work@bsg_idiv_iterative_controller
     |vpiName:opA_ld_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opA_ld_o), line:23, parent:work@bsg_idiv_iterative_controller
         |vpiName:opA_ld_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opA_ld_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opA_inv_o), line:24, parent:work@bsg_idiv_iterative_controller
     |vpiName:opA_inv_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opA_inv_o), line:24, parent:work@bsg_idiv_iterative_controller
         |vpiName:opA_inv_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opA_inv_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opA_clr_l_o), line:25, parent:work@bsg_idiv_iterative_controller
     |vpiName:opA_clr_l_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opA_clr_l_o), line:25, parent:work@bsg_idiv_iterative_controller
         |vpiName:opA_clr_l_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opA_clr_l_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opB_sel_o), line:27, parent:work@bsg_idiv_iterative_controller
     |vpiName:opB_sel_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opB_sel_o), line:27, parent:work@bsg_idiv_iterative_controller
         |vpiName:opB_sel_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opB_sel_o
         |vpiNetType:36
         |vpiRange:
         \_range: , line:27
           |vpiLeftRange:
           \_constant: , line:27
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:27
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (opB_ld_o), line:28, parent:work@bsg_idiv_iterative_controller
     |vpiName:opB_ld_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opB_ld_o), line:28, parent:work@bsg_idiv_iterative_controller
         |vpiName:opB_ld_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opB_ld_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opB_inv_o), line:29, parent:work@bsg_idiv_iterative_controller
     |vpiName:opB_inv_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opB_inv_o), line:29, parent:work@bsg_idiv_iterative_controller
         |vpiName:opB_inv_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opB_inv_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opB_clr_l_o), line:30, parent:work@bsg_idiv_iterative_controller
     |vpiName:opB_clr_l_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opB_clr_l_o), line:30, parent:work@bsg_idiv_iterative_controller
         |vpiName:opB_clr_l_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opB_clr_l_o
         |vpiNetType:36
   |vpiPort:
   \_port: (opC_sel_o), line:32, parent:work@bsg_idiv_iterative_controller
     |vpiName:opC_sel_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opC_sel_o), line:32, parent:work@bsg_idiv_iterative_controller
         |vpiName:opC_sel_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opC_sel_o
         |vpiNetType:36
         |vpiRange:
         \_range: , line:32
           |vpiLeftRange:
           \_constant: , line:32
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:32
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (opC_ld_o), line:33, parent:work@bsg_idiv_iterative_controller
     |vpiName:opC_ld_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opC_ld_o), line:33, parent:work@bsg_idiv_iterative_controller
         |vpiName:opC_ld_o
         |vpiFullName:work@bsg_idiv_iterative_controller.opC_ld_o
         |vpiNetType:36
   |vpiPort:
   \_port: (latch_inputs_o), line:35, parent:work@bsg_idiv_iterative_controller
     |vpiName:latch_inputs_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (latch_inputs_o), line:35, parent:work@bsg_idiv_iterative_controller
         |vpiName:latch_inputs_o
         |vpiFullName:work@bsg_idiv_iterative_controller.latch_inputs_o
         |vpiNetType:36
   |vpiPort:
   \_port: (adder_cin_o), line:36, parent:work@bsg_idiv_iterative_controller
     |vpiName:adder_cin_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (adder_cin_o), line:36, parent:work@bsg_idiv_iterative_controller
         |vpiName:adder_cin_o
         |vpiFullName:work@bsg_idiv_iterative_controller.adder_cin_o
         |vpiNetType:36
   |vpiPort:
   \_port: (v_o), line:38, parent:work@bsg_idiv_iterative_controller
     |vpiName:v_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (v_o), line:38, parent:work@bsg_idiv_iterative_controller
         |vpiName:v_o
         |vpiFullName:work@bsg_idiv_iterative_controller.v_o
         |vpiNetType:36
   |vpiPort:
   \_port: (yumi_i), line:39, parent:work@bsg_idiv_iterative_controller
     |vpiName:yumi_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (yumi_i), line:39, parent:work@bsg_idiv_iterative_controller
         |vpiName:yumi_i
         |vpiFullName:work@bsg_idiv_iterative_controller.yumi_i
   |vpiModule:
   \_module: work@bsg_idiv_iterative_controller::bsg_counter_clear_up (calc_counter), file:<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v</a>, line:70, parent:work@bsg_idiv_iterative_controller
     |vpiDefName:work@bsg_idiv_iterative_controller::bsg_counter_clear_up
     |vpiName:calc_counter
     |vpiFullName:work@bsg_idiv_iterative_controller.calc_counter
     |vpiPort:
     \_port: (clk_i), parent:calc_counter
       |vpiName:clk_i
       |vpiHighConn:
       \_ref_obj: (clk_i), line:73
         |vpiName:clk_i
         |vpiActual:
         \_logic_net: (clk_i), line:10, parent:work@bsg_idiv_iterative_controller
     |vpiPort:
     \_port: (reset_i), parent:calc_counter
       |vpiName:reset_i
       |vpiHighConn:
       \_ref_obj: (reset_i), line:74
         |vpiName:reset_i
         |vpiActual:
         \_logic_net: (reset_i), line:11, parent:work@bsg_idiv_iterative_controller
     |vpiPort:
     \_port: (clear_i), parent:calc_counter
       |vpiName:clear_i
       |vpiHighConn:
       \_ref_obj: (calc_done), line:77
         |vpiName:calc_done
         |vpiActual:
         \_logic_net: (calc_done), line:69, parent:work@bsg_idiv_iterative_controller
           |vpiName:calc_done
           |vpiFullName:work@bsg_idiv_iterative_controller.calc_done
           |vpiNetType:1
     |vpiPort:
     \_port: (up_i), parent:calc_counter
       |vpiName:up_i
       |vpiHighConn:
       \_ref_obj: (calc_up_li), line:78
         |vpiName:calc_up_li
         |vpiActual:
         \_logic_net: (calc_up_li), line:68, parent:work@bsg_idiv_iterative_controller
           |vpiName:calc_up_li
           |vpiFullName:work@bsg_idiv_iterative_controller.calc_up_li
           |vpiNetType:1
     |vpiPort:
     \_port: (count_o), parent:calc_counter
       |vpiName:count_o
       |vpiHighConn:
       \_ref_obj: (calc_cnt), line:80
         |vpiName:calc_cnt
         |vpiActual:
         \_logic_net: (calc_cnt), line:67, parent:work@bsg_idiv_iterative_controller
           |vpiName:calc_cnt
           |vpiFullName:work@bsg_idiv_iterative_controller.calc_cnt
           |vpiNetType:36
           |vpiRange:
           \_range: , line:67
             |vpiLeftRange:
             \_constant: , line:67
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:67
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@bsg_idiv_iterative_controller (work@bsg_idiv_iterative_controller), file:<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_idiv_iterative_controller.v</a>, line:9
   |vpiNet:
   \_logic_net: (clk_i), line:10, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (reset_i), line:11, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (v_i), line:13, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (ready_o), line:14, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (zero_divisor_i), line:16, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (signed_div_r_i), line:17, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (adder_result_is_neg_i), line:18, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (opA_is_neg_i), line:19, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (opC_is_neg_i), line:20, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (opA_sel_o), line:22, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (opA_ld_o), line:23, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (opA_inv_o), line:24, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (opA_clr_l_o), line:25, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (opB_sel_o), line:27, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (opB_ld_o), line:28, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (opB_inv_o), line:29, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (opB_clr_l_o), line:30, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (opC_sel_o), line:32, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (opC_ld_o), line:33, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (latch_inputs_o), line:35, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (adder_cin_o), line:36, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (v_o), line:38, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (yumi_i), line:39, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (q_neg), line:42, parent:work@bsg_idiv_iterative_controller
     |vpiName:q_neg
     |vpiFullName:work@bsg_idiv_iterative_controller.q_neg
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (r_neg), line:43, parent:work@bsg_idiv_iterative_controller
     |vpiName:r_neg
     |vpiFullName:work@bsg_idiv_iterative_controller.r_neg
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (neg_ld), line:44, parent:work@bsg_idiv_iterative_controller
     |vpiName:neg_ld
     |vpiFullName:work@bsg_idiv_iterative_controller.neg_ld
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (add_neg_last), line:45, parent:work@bsg_idiv_iterative_controller
     |vpiName:add_neg_last
     |vpiFullName:work@bsg_idiv_iterative_controller.add_neg_last
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (calc_cnt), line:67, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (calc_up_li), line:68, parent:work@bsg_idiv_iterative_controller
   |vpiNet:
   \_logic_net: (calc_done), line:69, parent:work@bsg_idiv_iterative_controller
   |vpiVariables:
   \_enum_var: (state), line:52, parent:work@bsg_idiv_iterative_controller
     |vpiName:state
     |vpiFullName:work@bsg_idiv_iterative_controller.state
     |vpiTypespec:
     \_enum_typespec: (idiv_ctrl_stat), line:51
   |vpiVariables:
   \_enum_var: (next_state), line:52, parent:work@bsg_idiv_iterative_controller
     |vpiName:next_state
     |vpiFullName:work@bsg_idiv_iterative_controller.next_state
     |vpiTypespec:
     \_enum_typespec: (idiv_ctrl_stat), line:51
   |vpiParameter:
   \_parameter: (width_p), line:9
     |vpiName:width_p
     |INT:32
Object: \work_bsg_idiv_iterative_controller of type 3000
Object: \work_bsg_idiv_iterative_controller of type 32
Object: \clk_i of type 44
Object: \reset_i of type 44
Object: \v_i of type 44
Object: \ready_o of type 44
Object: \zero_divisor_i of type 44
Object: \signed_div_r_i of type 44
Object: \adder_result_is_neg_i of type 44
Object: \opA_is_neg_i of type 44
Object: \opC_is_neg_i of type 44
Object: \opA_sel_o of type 44
Object: \opA_ld_o of type 44
Object: \opA_inv_o of type 44
Object: \opA_clr_l_o of type 44
Object: \opB_sel_o of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \opB_ld_o of type 44
Object: \opB_inv_o of type 44
Object: \opB_clr_l_o of type 44
Object: \opC_sel_o of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \opC_ld_o of type 44
Object: \latch_inputs_o of type 44
Object: \adder_cin_o of type 44
Object: \v_o of type 44
Object: \yumi_i of type 44
Object: \calc_counter of type 32
Object: \clk_i of type 44
Object: \reset_i of type 44
Object: \clear_i of type 44
Object: \up_i of type 44
Object: \count_o of type 44
Object: \state of type 617
ERROR: Encountered unhandled object type: 617

</pre>
</body>