<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: Dacc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00100.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="a01826.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Dacc Struct Reference<div class="ingroups"><a class="el" href="a01282.html">Digital-to-Analog Converter Controller</a> &#124; <a class="el" href="a01402.html">Digital-to-Analog Converter Controller</a> &#124; <a class="el" href="a01491.html">Digital-to-Analog Converter Controller</a> &#124; <a class="el" href="a01611.html">Digital-to-Analog Converter Controller</a> &#124; <a class="el" href="a01690.html">Digital-to-Analog Converter Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> hardware registers.  
 <a href="a00100.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="a00510_source.html">component_dacc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ac5276244e42e9697e475113f3b9a9548"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5276244e42e9697e475113f3b9a9548"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#ac5276244e42e9697e475113f3b9a9548">DACC_CR</a></td></tr>
<tr class="memdesc:ac5276244e42e9697e475113f3b9a9548"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x00) Control Register <br /></td></tr>
<tr class="separator:ac5276244e42e9697e475113f3b9a9548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b4f5f81205131d6dd133a7863a278b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b4f5f81205131d6dd133a7863a278b4"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a4b4f5f81205131d6dd133a7863a278b4">DACC_MR</a></td></tr>
<tr class="memdesc:a4b4f5f81205131d6dd133a7863a278b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x04) Mode Register <br /></td></tr>
<tr class="separator:a4b4f5f81205131d6dd133a7863a278b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a097bc0df260b9cd8404b21cb298f66a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a097bc0df260b9cd8404b21cb298f66a8">DACC_CDR</a></td></tr>
<tr class="memdesc:a097bc0df260b9cd8404b21cb298f66a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x08) Conversion Data Register  <a href="#a097bc0df260b9cd8404b21cb298f66a8">More...</a><br /></td></tr>
<tr class="separator:a097bc0df260b9cd8404b21cb298f66a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d008547ca0325efbaf67e20ba854065"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a1d008547ca0325efbaf67e20ba854065">DACC_IER</a></td></tr>
<tr class="memdesc:a1d008547ca0325efbaf67e20ba854065"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x0C) Interrupt Enable Register  <a href="#a1d008547ca0325efbaf67e20ba854065">More...</a><br /></td></tr>
<tr class="separator:a1d008547ca0325efbaf67e20ba854065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64bddc21bb332218be48a60a25bf09f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a64bddc21bb332218be48a60a25bf09f4">DACC_IDR</a></td></tr>
<tr class="memdesc:a64bddc21bb332218be48a60a25bf09f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x10) Interrupt Disable Register  <a href="#a64bddc21bb332218be48a60a25bf09f4">More...</a><br /></td></tr>
<tr class="separator:a64bddc21bb332218be48a60a25bf09f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac537da3a84247254c2b547df781a893"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#aac537da3a84247254c2b547df781a893">DACC_IMR</a></td></tr>
<tr class="memdesc:aac537da3a84247254c2b547df781a893"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x14) Interrupt Mask Register  <a href="#aac537da3a84247254c2b547df781a893">More...</a><br /></td></tr>
<tr class="separator:aac537da3a84247254c2b547df781a893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41dcfdf9185ebd794e9bffd456805a2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a41dcfdf9185ebd794e9bffd456805a2a">DACC_ISR</a></td></tr>
<tr class="memdesc:a41dcfdf9185ebd794e9bffd456805a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x18) Interrupt Status Register  <a href="#a41dcfdf9185ebd794e9bffd456805a2a">More...</a><br /></td></tr>
<tr class="separator:a41dcfdf9185ebd794e9bffd456805a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42df01c6c8c977eccdabcf6f5d2190ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42df01c6c8c977eccdabcf6f5d2190ba"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [50]</td></tr>
<tr class="separator:a42df01c6c8c977eccdabcf6f5d2190ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad371d16c855843b1371ced90c3d648d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#ad371d16c855843b1371ced90c3d648d1">DACC_WPMR</a></td></tr>
<tr class="memdesc:ad371d16c855843b1371ced90c3d648d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0xE4) Write Protect Mode Register  <a href="#ad371d16c855843b1371ced90c3d648d1">More...</a><br /></td></tr>
<tr class="separator:ad371d16c855843b1371ced90c3d648d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5896bc3cb23fff7a2284cd08cd42a0b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a5896bc3cb23fff7a2284cd08cd42a0b3">DACC_WPSR</a></td></tr>
<tr class="memdesc:a5896bc3cb23fff7a2284cd08cd42a0b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0xE8) Write Protect Status Register  <a href="#a5896bc3cb23fff7a2284cd08cd42a0b3">More...</a><br /></td></tr>
<tr class="separator:a5896bc3cb23fff7a2284cd08cd42a0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93db5c88118b2d4e8daf273fdf2b114"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac93db5c88118b2d4e8daf273fdf2b114"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [7]</td></tr>
<tr class="separator:ac93db5c88118b2d4e8daf273fdf2b114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c0bbeaa0fc66d397a5911f47abf8e83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c0bbeaa0fc66d397a5911f47abf8e83"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a8c0bbeaa0fc66d397a5911f47abf8e83">DACC_TPR</a></td></tr>
<tr class="memdesc:a8c0bbeaa0fc66d397a5911f47abf8e83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x108) Transmit Pointer Register <br /></td></tr>
<tr class="separator:a8c0bbeaa0fc66d397a5911f47abf8e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0288e4568fd51bbf2acd556e8f47afb8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0288e4568fd51bbf2acd556e8f47afb8"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a0288e4568fd51bbf2acd556e8f47afb8">DACC_TCR</a></td></tr>
<tr class="memdesc:a0288e4568fd51bbf2acd556e8f47afb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x10C) Transmit Counter Register <br /></td></tr>
<tr class="separator:a0288e4568fd51bbf2acd556e8f47afb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4dd5d4287f54ddc5b5b9681709ab1f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4dd5d4287f54ddc5b5b9681709ab1f2"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [2]</td></tr>
<tr class="separator:af4dd5d4287f54ddc5b5b9681709ab1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae77796019008f20cc8d67e59d5258b2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae77796019008f20cc8d67e59d5258b2b"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#ae77796019008f20cc8d67e59d5258b2b">DACC_TNPR</a></td></tr>
<tr class="memdesc:ae77796019008f20cc8d67e59d5258b2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x118) Transmit Next Pointer Register <br /></td></tr>
<tr class="separator:ae77796019008f20cc8d67e59d5258b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d7ef8152e287ecda7bff9d0e2950ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31d7ef8152e287ecda7bff9d0e2950ad"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a31d7ef8152e287ecda7bff9d0e2950ad">DACC_TNCR</a></td></tr>
<tr class="memdesc:a31d7ef8152e287ecda7bff9d0e2950ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x11C) Transmit Next Counter Register <br /></td></tr>
<tr class="separator:a31d7ef8152e287ecda7bff9d0e2950ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81fb6316a0930038257977725ee48302"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81fb6316a0930038257977725ee48302"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a81fb6316a0930038257977725ee48302">DACC_PTCR</a></td></tr>
<tr class="memdesc:a81fb6316a0930038257977725ee48302"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x120) Transfer Control Register <br /></td></tr>
<tr class="separator:a81fb6316a0930038257977725ee48302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0387f268720c3d9fbf3ed2e010632c37"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0387f268720c3d9fbf3ed2e010632c37"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a0387f268720c3d9fbf3ed2e010632c37">DACC_PTSR</a></td></tr>
<tr class="memdesc:a0387f268720c3d9fbf3ed2e010632c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x124) Transfer Status Register <br /></td></tr>
<tr class="separator:a0387f268720c3d9fbf3ed2e010632c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40cfecda546bb9dbf62c6bc615c8bb2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40cfecda546bb9dbf62c6bc615c8bb2a"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a40cfecda546bb9dbf62c6bc615c8bb2a">DACC_CHER</a></td></tr>
<tr class="memdesc:a40cfecda546bb9dbf62c6bc615c8bb2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x10) Channel Enable Register <br /></td></tr>
<tr class="separator:a40cfecda546bb9dbf62c6bc615c8bb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024422202a78c10031d0df21fddc306e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a024422202a78c10031d0df21fddc306e"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a024422202a78c10031d0df21fddc306e">DACC_CHDR</a></td></tr>
<tr class="memdesc:a024422202a78c10031d0df21fddc306e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x14) Channel Disable Register <br /></td></tr>
<tr class="separator:a024422202a78c10031d0df21fddc306e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6ed9429fe65bc7b8bd6552df90a71a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a6ed9429fe65bc7b8bd6552df90a71a"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a4a6ed9429fe65bc7b8bd6552df90a71a">DACC_CHSR</a></td></tr>
<tr class="memdesc:a4a6ed9429fe65bc7b8bd6552df90a71a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x18) Channel Status Register <br /></td></tr>
<tr class="separator:a4a6ed9429fe65bc7b8bd6552df90a71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222ab9f7d63aa4dda23f289f7f79ca3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a222ab9f7d63aa4dda23f289f7f79ca3e"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00100.html#a222ab9f7d63aa4dda23f289f7f79ca3e">DACC_ACR</a></td></tr>
<tr class="memdesc:a222ab9f7d63aa4dda23f289f7f79ca3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x94) Analog Current Register <br /></td></tr>
<tr class="separator:a222ab9f7d63aa4dda23f289f7f79ca3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a856eb45f3c50aa7f3cf7ecb6e289294c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a856eb45f3c50aa7f3cf7ecb6e289294c"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [19]</td></tr>
<tr class="separator:a856eb45f3c50aa7f3cf7ecb6e289294c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f7e218f6c4a51d9ada9a6c2d414259"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5f7e218f6c4a51d9ada9a6c2d414259"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [7]</td></tr>
<tr class="separator:ae5f7e218f6c4a51d9ada9a6c2d414259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a8df5947b2166fae1edf14b93f7d1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8a8df5947b2166fae1edf14b93f7d1c"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [2]</td></tr>
<tr class="separator:af8a8df5947b2166fae1edf14b93f7d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a097bc0df260b9cd8404b21cb298f66a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> Dacc::DACC_CDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x08) Conversion Data Register </p>
<p>(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x20) Conversion Data Register </p>

</div>
</div>
<a class="anchor" id="a64bddc21bb332218be48a60a25bf09f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> Dacc::DACC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x10) Interrupt Disable Register </p>
<p>(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x28) Interrupt Disable Register </p>

</div>
</div>
<a class="anchor" id="a1d008547ca0325efbaf67e20ba854065"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> Dacc::DACC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x0C) Interrupt Enable Register </p>
<p>(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x24) Interrupt Enable Register </p>

</div>
</div>
<a class="anchor" id="aac537da3a84247254c2b547df781a893"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Dacc::DACC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x14) Interrupt Mask Register </p>
<p>(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x2C) Interrupt Mask Register </p>

</div>
</div>
<a class="anchor" id="a41dcfdf9185ebd794e9bffd456805a2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Dacc::DACC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x18) Interrupt Status Register </p>
<p>(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0x30) Interrupt Status Register </p>

</div>
</div>
<a class="anchor" id="ad371d16c855843b1371ced90c3d648d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> Dacc::DACC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0xE4) Write Protect Mode Register </p>
<p>(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0xE4) Write Protect Mode register </p>

</div>
</div>
<a class="anchor" id="a5896bc3cb23fff7a2284cd08cd42a0b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Dacc::DACC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0xE8) Write Protect Status Register </p>
<p>(<a class="el" href="a00100.html" title="Dacc hardware registers. ">Dacc</a> Offset: 0xE8) Write Protect Status register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/CMSIS/Device/ATMEL/sam3n/include/component/<a class="el" href="a00510_source.html">component_dacc.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="a00100.html">Dacc</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
