#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 20 22:28:17 2024
# Process ID: 27272
# Current directory: C:/DSD_Streamline _try
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10296 C:\DSD_Streamline _try\dsd_mlp.xpr
# Log file: C:/DSD_Streamline _try/vivado.log
# Journal file: C:/DSD_Streamline _try\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/DSD_Streamline _try/dsd_mlp.xpr}
INFO: [Project 1-313] Project file moved from 'C:/DSD_Streamline' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/DSD_Streamline _try/tb_pu_behav.wcfg', nor could it be found using path 'C:/DSD_Streamline/tb_pu_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 827.656 ; gain = 222.883
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'mac' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v:1]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'design_1_wrapper'...
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mlp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac
INFO: [VRFC 10-311] analyzing module clk_map_imp_1NMB928
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_CVVFJV
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1C3JDRS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_1FAO4F6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_smartconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_top_mlp_0_0/sim/design_1_top_mlp_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_mlp_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_2/sim/design_1_axi_bram_ctrl_0_bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_48ac_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_bram_ctrl_0_0'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 950.195 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'dsp_output_o' on this module [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v:34]
ERROR: [VRFC 10-3180] cannot find port 'mac_clear' on this module [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v:31]
ERROR: [VRFC 10-2865] module 'single_port_bram(WIDTH=8,DEPTH=7840,INIT_FILE="C:/try2/imgrom10out.txt")' ignored due to previous errors [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v:18]
ERROR: [VRFC 10-2865] module 'pu_2_default' ignored due to previous errors [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v:3]
ERROR: [VRFC 10-2865] module 'pu_3_default' ignored due to previous errors [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v:3]
ERROR: [VRFC 10-2865] interface 'axi_vip_axi4pc(WDATA_WIDTH=32,RDATA_WIDTH=32,PROTOCOL=1,RID_WIDTH=12,WID_WIDTH=12,MAXRBURSTS=64,MAXWBURSTS=64)' ignored due to previous errors [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv:559]
ERROR: [VRFC 10-2865] module 'sc_exit_v1_0_8_splitter(C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_ID_WIDTH=1,C_ADDR_WIDTH=13,C_M_LIMIT_READ_LENGTH=16,C_M_LIMIT_WRITE_LENGTH=16,C_READ_ACCEPTANCE=16,C_WRITE_ACCEPTANCE=16)' ignored due to previous errors [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/sc_exit_v1_0/hdl/sc_exit_v1_0_vl_rfs.sv:1]
ERROR: [VRFC 10-2865] module 'sc_util_v1_0_4_axi2vector(C_ADDR_WIDTH=13)' ignored due to previous errors [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/sc_util_v1_0/hdl/sc_util_v1_0_vl_rfs.sv:1]
ERROR: [VRFC 10-2865] module 'sc_node_v1_0_10_si_handler(C_NUM_SI=1,C_MAX_OUTSTANDING_REQ=3,C_ARBITER_MODE=1,C_FIFO_SIZE=5,C_CHANNEL=2,C_NUM_OUTSTANDING=16,C_FAMILY="zynq")' ignored due to previous errors [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 950.195 ; gain = 11.457
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open {C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v} w ]
add_files {{C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'design_1_wrapper'...
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mlp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_one_0
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'done_o' on this module [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:54]
ERROR: [VRFC 10-3180] cannot find port 'mac_valid' on this module [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v:36]
ERROR: [VRFC 10-3180] cannot find port 'mac_valid' on this module [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:38]
ERROR: [VRFC 10-3180] cannot find port 'done_o' on this module [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1039.086 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'design_1_wrapper'...
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mlp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_one_0
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'mac_valid' on this module [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v:36]
ERROR: [VRFC 10-3180] cannot find port 'mac_valid' on this module [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:38]
ERROR: [VRFC 10-3180] cannot find port 'done_o' on this module [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1039.086 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'design_1_wrapper'...
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mlp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_one_0
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'mac_valid' on this module [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1039.086 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'design_1_wrapper'...
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mlp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_one_0
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'IRQ_F2P' [C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v:575]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top_mlp.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dsp_output_o' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_1.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_1.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_bram_2
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ge...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ge...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_fm...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ss...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_in...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_sp...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_dd...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_oc...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_oc...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_re...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_in...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7(C_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.bd_48ac_one_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_48ac_psr_aclk_0_arch of entity xil_defaultlib.bd_48ac_psr_aclk_0 [bd_48ac_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1NMB928
Compiling module xil_defaultlib.bd_48ac_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_CVVFJV
Compiling module xil_defaultlib.bd_48ac_m00s2a_0
Compiling module xil_defaultlib.bd_48ac_s00a2s_0
Compiling module xil_defaultlib.bd_48ac_s00mmu_0
Compiling module xil_defaultlib.bd_48ac_s00sic_0
Compiling module xil_defaultlib.bd_48ac_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1C3JDRS
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=49...
Compiling module xil_defaultlib.bd_48ac_sarn_0
Compiling module xil_defaultlib.bd_48ac_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=73...
Compiling module xil_defaultlib.bd_48ac_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_48ac_srn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_48ac_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_1FAO4F6
Compiling module xil_defaultlib.bd_48ac
Compiling module xil_defaultlib.design_1_smartconnect_0_0
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.top_mlp(X_BUF_DATA_WIDTH=8,X_BUF...
Compiling module xil_defaultlib.design_1_top_mlp_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/DSD_Streamline -notrace
couldn't read file "C:/DSD_Streamline": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 21 02:07:16 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1039.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/DSD_Streamline _try/tb_pu_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/DSD_Streamline _try/tb_pu_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/bd_48ac.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//processing_system7_0/M_AXI_GP0
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//smartconnect_0/S00_AXI
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
                   0 else checking line ......x
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1090.699 ; gain = 1.676
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1090.699 ; gain = 51.613
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 1090.699 ; gain = 51.613
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'design_1_wrapper'...
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mlp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_one_0
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xlconstant_v1_1_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'IRQ_F2P' [C:/DSD_Streamline _try/dsd_mlp.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v:575]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2019.1_0524_1430/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_7_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top_mlp.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dsp_output_o' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_1.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_1.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_bram_2
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ge...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ge...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_fm...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ar...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ss...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_in...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_sp...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_dd...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_oc...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_oc...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_re...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_in...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_5.axi_vip_v1_1_5_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7_ax...
Compiling module processing_system7_vip_v1_0_7.processing_system7_vip_v1_0_7(C_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.bd_48ac_one_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_48ac_psr_aclk_0_arch of entity xil_defaultlib.bd_48ac_psr_aclk_0 [bd_48ac_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1NMB928
Compiling module xil_defaultlib.bd_48ac_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_CVVFJV
Compiling module xil_defaultlib.bd_48ac_m00s2a_0
Compiling module xil_defaultlib.bd_48ac_s00a2s_0
Compiling module xil_defaultlib.bd_48ac_s00mmu_0
Compiling module xil_defaultlib.bd_48ac_s00sic_0
Compiling module xil_defaultlib.bd_48ac_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1C3JDRS
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=49...
Compiling module xil_defaultlib.bd_48ac_sarn_0
Compiling module xil_defaultlib.bd_48ac_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=73...
Compiling module xil_defaultlib.bd_48ac_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_48ac_srn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_48ac_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_1FAO4F6
Compiling module xil_defaultlib.bd_48ac
Compiling module xil_defaultlib.design_1_smartconnect_0_0
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.top_mlp(X_BUF_DATA_WIDTH=8,X_BUF...
Compiling module xil_defaultlib.design_1_top_mlp_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1095.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/DSD_Streamline _try/tb_pu_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/DSD_Streamline _try/tb_pu_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/bd_48ac.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//processing_system7_0/M_AXI_GP0
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//smartconnect_0/S00_AXI
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
                   0 else checking line ......x
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.625 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 1095.625 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v} w ]
add_files -fileset sim_1 {{C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v}}
update_compile_order -fileset sim_1
set_property top tb_top_mlp [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove:           : "C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove:           : "C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dsp_output_o' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/DSD_Streamline -notrace
couldn't read file "C:/DSD_Streamline": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 21 02:14:37 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i/smartconnect_0/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//processing_system7_0/M_AXI_GP0
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//smartconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//smartconnect_0/S00_AXI
Time resolution is 1 ps
Block Memory Generator module design_1_wrapper.design_1_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
                   0 else checking line ......x
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.625 ; gain = 0.000
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dsp_output_o' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/DSD_Streamline _try/tb_pu_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/DSD_Streamline _try/tb_pu_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_mlp_behav -key {Behavioral:sim_1:Functional:tb_top_mlp} -tclbatch {tb_top_mlp.tcl} -protoinst "protoinst_files/bd_48ac.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source tb_top_mlp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_mlp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1099.344 ; gain = 3.719
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dsp_output_o' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1111.277 ; gain = 5.996
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dsp_output_o' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1147.699 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dsp_output_o' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1147.699 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dsp_output_o' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.750 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dsp_output_o' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1295.008 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dsp_output_o' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1295.008 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dsp_output_o' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1306.805 ; gain = 0.078
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1341.312 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dsp_output_o' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1341.312 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'dsp_output_o' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.512 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1396.246 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1396.246 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1444.891 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.539 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1448.539 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:358]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1478.422 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:358]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.188 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:358]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.348 ; gain = 0.039
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:358]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1533.441 ; gain = 0.000
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:358]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.934 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1608.492 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:358]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1608.492 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:358]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1710.801 ; gain = 0.133
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:358]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1710.801 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1710.801 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:358]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu_2_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0110100001)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu_2(COEFF=17'b0101011111,MAC_CN...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1710.801 ; gain = 0.000
run 10 us
run 10 us
run 10 us
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/DSD_Streamline _try/dsd_mlp.runs/synth_1

update_module_reference design_1_top_mlp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:module_ref:top_mlp:1.0 - top_mlp_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <design_1> from BD file <C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_mlp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_mlp_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <C:\DSD_Streamline _try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1894.488 ; gain = 95.844
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1894.488 ; gain = 95.844
launch_runs synth_1 -jobs 6
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-927] Following properties on pin /top_mlp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\DSD_Streamline _try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(6) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(6) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_mlp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Jun 21 03:49:59 2024] Launched synth_1...
Run output will be captured here: C:/DSD_Streamline _try/dsd_mlp.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2126.387 ; gain = 231.898
update_module_reference design_1_top_mlp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_mlp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_mlp_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <C:\DSD_Streamline _try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
open_bd_design {C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
update_module_reference design_1_top_mlp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_mlp_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'y_buf_addr' width 9 differs from original width 6
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_top_mlp_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_mlp_0_upgraded_ipi/done_intr_o(undef)
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_top_mlp_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\DSD_Streamline _try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/DSD_Streamline _try/dsd_mlp.runs/synth_1

launch_runs synth_1 -jobs 6
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-927] Following properties on pin /top_mlp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\DSD_Streamline _try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_mlp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Jun 21 03:53:05 2024] Launched synth_1...
Run output will be captured here: C:/DSD_Streamline _try/dsd_mlp.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2278.773 ; gain = 89.727
launch_runs impl_2 -jobs 6
[Fri Jun 21 04:00:09 2024] Launched impl_2...
Run output will be captured here: C:/DSD_Streamline _try/dsd_mlp.runs/impl_2/runme.log
update_compile_order -fileset sources_1
save_wave_config {C:/DSD_Streamline _try/tb_top_mlp_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/DSD_Streamline _try/tb_top_mlp_behav.wcfg}}
set_property xsim.view {{C:/DSD_Streamline _try/tb_pu_behav.wcfg} {C:/DSD_Streamline _try/tb_top_mlp_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top_mlp'...
Generating merged BMM file for the design top 'tb_top_mlp'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_mlp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj tb_top_mlp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/mac2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_bram_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_mlp_behav xil_defaultlib.tb_top_mlp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer3.v:73]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/layer5.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'temp_buf_addr' [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/top.v:226]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v:358]
WARNING: [VRFC 10-3705] select index 3 into 'temp_delay' is out of bounds [C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v:358]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.local_ctrl_layer1
Compiling module xil_defaultlib.mac(COEFF=17'b0100110)
Compiling module xil_defaultlib.pu(COEFF=17'b0100110)
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,DEPTH=7...
Compiling module xil_defaultlib.single_port_bram(WIDTH=1024,DEPT...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.local_ctrl_layer2
Compiling module xil_defaultlib.mac(COEFF=17'b011011100)
Compiling module xil_defaultlib.pu(MAC_CNT=32)
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer2
Compiling module xil_defaultlib.temp_bram_half_default
Compiling module xil_defaultlib.local_ctrl_layer3
Compiling module xil_defaultlib.mac(COEFF=17'b0110100001)
Compiling module xil_defaultlib.pu(COEFF=17'b0110100001,MAC_CNT=...
Compiling module xil_defaultlib.single_port_bram(WIDTH=256,DEPTH...
Compiling module xil_defaultlib.layer3
Compiling module xil_defaultlib.local_ctrl_layer4
Compiling module xil_defaultlib.mac(COEFF=17'b0101011111)
Compiling module xil_defaultlib.pu(COEFF=17'b0101011111,MAC_CNT=...
Compiling module xil_defaultlib.single_port_bram(WIDTH=128,DEPTH...
Compiling module xil_defaultlib.layer4
Compiling module xil_defaultlib.temp_bram_half(MAC_CNT=16)
Compiling module xil_defaultlib.local_ctrl_layer5
Compiling module xil_defaultlib.mac2
Compiling module xil_defaultlib.pu_3_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.layer5
Compiling module xil_defaultlib.temp_buf
Compiling module xil_defaultlib.glbl_ctrl
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top_mlp
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_mlp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/DSD_Streamline _try/tb_pu_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/DSD_Streamline _try/tb_pu_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DSD_Streamline _try/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_mlp_behav -key {Behavioral:sim_1:Functional:tb_top_mlp} -tclbatch {tb_top_mlp.tcl} -protoinst "protoinst_files/bd_48ac.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {{C:/DSD_Streamline _try/tb_top_mlp_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_48ac.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_48ac.protoinst for the following reason(s):
There are no instances of module "bd_48ac" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config {C:/DSD_Streamline _try/tb_top_mlp_behav.wcfg}
WARNING: Simulation object /tb_top_mlp/dut/layer1_inst/PU_1/\mac_gen[127].MAC_layer1 /control_delay was not found in the design.
source tb_top_mlp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2739.711 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_mlp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2739.711 ; gain = 0.000
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/DSD_Streamline _try/dsd_mlp.runs/synth_1

update_module_reference design_1_top_mlp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.INT_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_mlp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_mlp_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <C:\DSD_Streamline _try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs synth_1 -jobs 6
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-927] Following properties on pin /top_mlp_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\DSD_Streamline _try\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addrb'(32) to net 'top_mlp_0_y_buf_addr'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_mlp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Jun 21 04:16:00 2024] Launched synth_1...
Run output will be captured here: C:/DSD_Streamline _try/dsd_mlp.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2739.711 ; gain = 0.000
report_ip_status -name ip_status 
report_ip_status -name ip_status 
regenerate_bd_layout
save_bd_design
Wrote  : <C:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_2 -jobs 6
[Fri Jun 21 04:22:53 2024] Launched impl_2...
Run output will be captured here: C:/DSD_Streamline _try/dsd_mlp.runs/impl_2/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 8923 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/DSD_Streamline _try/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/DSD_Streamline _try/dsd_mlp.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/DSD_Streamline _try/dsd_mlp.srcs/constrs_1/new/top.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3060.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 80 instances

open_run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 3775.121 ; gain = 1035.410
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 21 05:04:57 2024...
