{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716934685961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716934685961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 17:18:05 2024 " "Processing started: Tue May 28 17:18:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716934685961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716934685961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory_test -c Memory_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory_test -c Memory_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716934685961 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1716934686401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1dec_bcd/dec_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1dec_bcd/dec_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec_BCD-arch_Dec_BCD " "Found design unit 1: Dec_BCD-arch_Dec_BCD" {  } { { "../../../../../altera/13.1Dec_BCD/Dec_BCD.vhd" "" { Text "C:/altera/13.1Dec_BCD/Dec_BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716934686999 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec_BCD " "Found entity 1: Dec_BCD" {  } { { "../../../../../altera/13.1Dec_BCD/Dec_BCD.vhd" "" { Text "C:/altera/13.1Dec_BCD/Dec_BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716934686999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716934686999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/downloads/13.1output_ports/13.1output_ports/output_ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/downloads/13.1output_ports/13.1output_ports/output_ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_ports-Output_ports_arch " "Found design unit 1: Output_ports-Output_ports_arch" {  } { { "../../13.1Output_ports/13.1Output_ports/Output_ports.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1Output_ports/13.1Output_ports/Output_ports.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716934686999 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_ports " "Found entity 1: Output_ports" {  } { { "../../13.1Output_ports/13.1Output_ports/Output_ports.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1Output_ports/13.1Output_ports/Output_ports.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716934686999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716934686999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/downloads/13.1rw_96x8_sync/13.1rw_96x8_sync/rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/downloads/13.1rw_96x8_sync/13.1rw_96x8_sync/rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-arch_rw_96x8_sync " "Found design unit 1: rw_96x8_sync-arch_rw_96x8_sync" {  } { { "../../13.1rw_96x8_sync/13.1rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1rw_96x8_sync/13.1rw_96x8_sync/rw_96x8_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716934686999 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "../../13.1rw_96x8_sync/13.1rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1rw_96x8_sync/13.1rw_96x8_sync/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716934686999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716934686999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/downloads/13.1rom_128x8_sync/13.1rom_128x8_sync/rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/downloads/13.1rom_128x8_sync/13.1rom_128x8_sync/rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-arch_rom_128x8_sync " "Found design unit 1: rom_128x8_sync-arch_rom_128x8_sync" {  } { { "../../13.1rom_128x8_sync/13.1rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1rom_128x8_sync/13.1rom_128x8_sync/rom_128x8_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716934687015 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "../../13.1rom_128x8_sync/13.1rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1rom_128x8_sync/13.1rom_128x8_sync/rom_128x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716934687015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716934687015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/downloads/13.1memory/13.1memory/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/usuario/downloads/13.1memory/13.1memory/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-arch_memory " "Found design unit 1: memory-arch_memory" {  } { { "../../13.1memory/13.1memory/memory.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1memory/13.1memory/memory.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716934687015 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../13.1memory/13.1memory/memory.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1memory/13.1memory/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716934687015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716934687015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_test-Memory_test_arch " "Found design unit 1: Memory_test-Memory_test_arch" {  } { { "Memory_test.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1Memory_test/13.1Memory_test/Memory_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716934687015 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_test " "Found entity 1: Memory_test" {  } { { "Memory_test.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1Memory_test/13.1Memory_test/Memory_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716934687015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716934687015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Memory_test " "Elaborating entity \"Memory_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716934687062 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_00_sig Memory_test.vhd(48) " "Verilog HDL or VHDL warning at Memory_test.vhd(48): object \"port_out_00_sig\" assigned a value but never read" {  } { { "Memory_test.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1Memory_test/13.1Memory_test/Memory_test.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1716934687078 "|Memory_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_01_sig Memory_test.vhd(49) " "Verilog HDL or VHDL warning at Memory_test.vhd(49): object \"port_out_01_sig\" assigned a value but never read" {  } { { "Memory_test.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1Memory_test/13.1Memory_test/Memory_test.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1716934687078 "|Memory_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:U1 " "Elaborating entity \"memory\" for hierarchy \"memory:U1\"" {  } { { "Memory_test.vhd" "U1" { Text "C:/Users/USUARIO/Downloads/13.1Memory_test/13.1Memory_test/Memory_test.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716934687094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync memory:U1\|rom_128x8_sync:rom_inst " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"memory:U1\|rom_128x8_sync:rom_inst\"" {  } { { "../../13.1memory/13.1memory/memory.vhd" "rom_inst" { Text "C:/Users/USUARIO/Downloads/13.1memory/13.1memory/memory.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716934687110 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN rom_128x8_sync.vhd(56) " "VHDL Process Statement warning at rom_128x8_sync.vhd(56): inferring latch(es) for signal or variable \"EN\", which holds its previous value in one or more paths through the process" {  } { { "../../13.1rom_128x8_sync/13.1rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1rom_128x8_sync/13.1rom_128x8_sync/rom_128x8_sync.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1716934687110 "|Memory_test|memory:U1|rom_128x8_sync:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN rom_128x8_sync.vhd(56) " "Inferred latch for \"EN\" at rom_128x8_sync.vhd(56)" {  } { { "../../13.1rom_128x8_sync/13.1rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1rom_128x8_sync/13.1rom_128x8_sync/rom_128x8_sync.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1716934687110 "|Memory_test|memory:U1|rom_128x8_sync:rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync memory:U1\|rw_96x8_sync:rw_inst " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"memory:U1\|rw_96x8_sync:rw_inst\"" {  } { { "../../13.1memory/13.1memory/memory.vhd" "rw_inst" { Text "C:/Users/USUARIO/Downloads/13.1memory/13.1memory/memory.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716934687110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_ports memory:U1\|Output_ports:output_inst " "Elaborating entity \"Output_ports\" for hierarchy \"memory:U1\|Output_ports:output_inst\"" {  } { { "../../13.1memory/13.1memory/memory.vhd" "output_inst" { Text "C:/Users/USUARIO/Downloads/13.1memory/13.1memory/memory.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716934687110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec_BCD Dec_BCD:U2 " "Elaborating entity \"Dec_BCD\" for hierarchy \"Dec_BCD:U2\"" {  } { { "Memory_test.vhd" "U2" { Text "C:/Users/USUARIO/Downloads/13.1Memory_test/13.1Memory_test/Memory_test.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716934687126 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:U1\|rw_96x8_sync:rw_inst\|RW " "RAM logic \"memory:U1\|rw_96x8_sync:rw_inst\|RW\" is uninferred due to asynchronous read logic" {  } { { "../../13.1rw_96x8_sync/13.1rw_96x8_sync/rw_96x8_sync.vhd" "RW" { Text "C:/Users/USUARIO/Downloads/13.1rw_96x8_sync/13.1rw_96x8_sync/rw_96x8_sync.vhd" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1716934687408 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1716934687408 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1716934689517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716934695265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716934695265 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Memory_test.vhd" "" { Text "C:/Users/USUARIO/Downloads/13.1Memory_test/13.1Memory_test/Memory_test.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716934695722 "|Memory_test|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1716934695722 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3821 " "Implemented 3821 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716934695722 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716934695722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3758 " "Implemented 3758 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716934695722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716934695722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716934695738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 17:18:15 2024 " "Processing ended: Tue May 28 17:18:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716934695738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716934695738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716934695738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716934695738 ""}
