
PROJECT_TYPE := verilator-sim

PROJECT_SRCS := hdl/testdisplay.sv hdl/display/display.sv hdl/display/display_timing.sv

PROJECT_VOPTS := -CFLAGS -DVGA
