1,in_use,,,Opcode,Extended Name,Specific,variant,comments,31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0,Binary,,//		Opcode                                                          	BINARY    	OPCODE    	comments,//		BINARY    	Opcode    	Opcode	comments
2,,UNALLOCATED,,,,,,,,,,0,0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,/* UNALLOCATED */,/* UNALLOCATED */
3,,,,BAD,,,,invalid operation,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0x00000000,,"		ARM64Op_bad,                                                    	/* 0x00000000	BAD       	invalid operation */","		0x00000000,	/* BAD       	ARM64Op_bad	invalid operation */"
4,,"Branch,exception generation and system Instruction",,,,,,,,,,1,0,1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"/* Branch,exception generation and system Instruction */","/* Branch,exception generation and system Instruction */"
5,,,Compare _ Branch (immediate),,,,,,-,0,1,1,0,1,0,-,imm19,,,,,,,,,,,,,,,,,,,Rt,,,,,,,	/* Compare _ Branch (immediate) */,	/* Compare _ Branch (immediate) */
6,,,,CBZ,32_bit,,32_bit,,0,0,1,1,0,1,0,0,imm19,,,,,,,,,,,,,,,,,,,Rt,,,,,0x34000000,,"		ARM64Op_cbz_32_bit,                                             	/* 0x34000000	CBZ       	 */","		0x34000000,	/* CBZ       	ARM64Op_cbz_32_bit	 */"
7,,,,CBNZ,32_bit,,32_bit,,0,0,1,1,0,1,0,1,imm19,,,,,,,,,,,,,,,,,,,Rt,,,,,0x35000000,,"		ARM64Op_cbnz_32_bit,                                            	/* 0x35000000	CBNZ      	 */","		0x35000000,	/* CBNZ      	ARM64Op_cbnz_32_bit	 */"
8,,,,CBZ,64_bit,,64_bit,,1,0,1,1,0,1,0,0,imm19,,,,,,,,,,,,,,,,,,,Rt,,,,,0xB4000000,,"		ARM64Op_cbz_64_bit,                                             	/* 0xB4000000	CBZ       	 */","		0xB4000000,	/* CBZ       	ARM64Op_cbz_64_bit	 */"
9,,,,CBNZ,64_bit,,64_bit,,1,0,1,1,0,1,0,1,imm19,,,,,,,,,,,,,,,,,,,Rt,,,,,0xB5000000,,"		ARM64Op_cbnz_64_bit,                                            	/* 0xB5000000	CBNZ      	 */","		0xB5000000,	/* CBNZ      	ARM64Op_cbnz_64_bit	 */"
10,,,Test & branch (immediate),,,,,,b5,0,1,1,0,1,1,-,b40,,,,,imm14,,,,,,,,,,,,,,Rt,,,,,,,	/* Test & branch (immediate) */,	/* Test & branch (immediate) */
11,,,,TBZ,,,,,b5,0,1,1,0,1,1,0,b40,,,,,imm14,,,,,,,,,,,,,,Rt,,,,,0x36000000,,"		ARM64Op_tbz,                                                    	/* 0x36000000	TBZ       	 */","		0x36000000,	/* TBZ       	ARM64Op_tbz	 */"
12,,,,TBNZ,,,,,b5,0,1,1,0,1,1,1,b40,,,,,imm14,,,,,,,,,,,,,,Rt,,,,,0x37000000,,"		ARM64Op_tbnz,                                                   	/* 0x37000000	TBNZ      	 */","		0x37000000,	/* TBNZ      	ARM64Op_tbnz	 */"
13,,,Conditional branch (immediate),,,,,,0,1,0,1,0,1,0,-,imm19,,,,,,,,,,,,,,,,,,,-,cond,,,,,,	/* Conditional branch (immediate) */,	/* Conditional branch (immediate) */
14,,,,B_cond,,,,,0,1,0,1,0,1,0,0,imm19,,,,,,,,,,,,,,,,,,,0,cond,,,,0x54000000,,"		ARM64Op_b_cond,                                                 	/* 0x54000000	B_cond    	 */","		0x54000000,	/* B_cond    	ARM64Op_b_cond	 */"
15,,,Exception generation,,,,,,1,1,0,1,0,1,0,0,-,-,-,imm16,,,,,,,,,,,,,,,,-,-,-,-,-,,,	/* Exception generation */,	/* Exception generation */
16,,,,SVC,,,,,1,1,0,1,0,1,0,0,0,0,0,imm16,,,,,,,,,,,,,,,,0,0,0,0,1,0xD4000001,,"		ARM64Op_svc,                                                    	/* 0xD4000001	SVC       	 */","		0xD4000001,	/* SVC       	ARM64Op_svc	 */"
17,,,,HVC,,,,,1,1,0,1,0,1,0,0,0,0,0,imm16,,,,,,,,,,,,,,,,0,0,0,1,0,0xD4000002,,"		ARM64Op_hvc,                                                    	/* 0xD4000002	HVC       	 */","		0xD4000002,	/* HVC       	ARM64Op_hvc	 */"
18,,,,SMC,,,,,1,1,0,1,0,1,0,0,0,0,0,imm16,,,,,,,,,,,,,,,,0,0,0,1,1,0xD4000003,,"		ARM64Op_smc,                                                    	/* 0xD4000003	SMC       	 */","		0xD4000003,	/* SMC       	ARM64Op_smc	 */"
19,,,,BRK,,,,,1,1,0,1,0,1,0,0,0,0,1,imm16,,,,,,,,,,,,,,,,0,0,0,0,0,0xD4200000,,"		ARM64Op_brk,                                                    	/* 0xD4200000	BRK       	 */","		0xD4200000,	/* BRK       	ARM64Op_brk	 */"
20,,,,HLT,,,,,1,1,0,1,0,1,0,0,0,1,0,imm16,,,,,,,,,,,,,,,,0,0,0,0,0,0xD4400000,,"		ARM64Op_hlt,                                                    	/* 0xD4400000	HLT       	 */","		0xD4400000,	/* HLT       	ARM64Op_hlt	 */"
21,,,,DCPS1,,,,,1,1,0,1,0,1,0,0,1,0,1,imm16,,,,,,,,,,,,,,,,0,0,0,0,1,0xD4A00001,,"		ARM64Op_dcps1,                                                  	/* 0xD4A00001	DCPS1     	 */","		0xD4A00001,	/* DCPS1     	ARM64Op_dcps1	 */"
22,,,,DCPS2,,,,,1,1,0,1,0,1,0,0,1,0,1,imm16,,,,,,,,,,,,,,,,0,0,0,1,0,0xD4A00002,,"		ARM64Op_dcps2,                                                  	/* 0xD4A00002	DCPS2     	 */","		0xD4A00002,	/* DCPS2     	ARM64Op_dcps2	 */"
23,,,,DCPS3,,,,,1,1,0,1,0,1,0,0,1,0,1,imm16,,,,,,,,,,,,,,,,0,0,0,1,1,0xD4A00003,,"		ARM64Op_dcps3,                                                  	/* 0xD4A00003	DCPS3     	 */","		0xD4A00003,	/* DCPS3     	ARM64Op_dcps3	 */"
24,,,System,,,,,,1,1,0,1,0,1,0,1,0,0,-,-,-,op1,,,CRn,,,,CRm,,,,op2,,,Rt,,,,,,,	/* System */,	/* System */
25,,,,MSR,immediate,immediate,,,1,1,0,1,0,1,0,1,0,0,0,0,0,op1,,,0,1,0,0,CR_m,,,,op2,,,1,1,1,1,1,0xD500401F,,"		ARM64Op_msr_immediate,                                          	/* 0xD500401F	MSR       	 */","		0xD500401F,	/* MSR       	ARM64Op_msr_immediate	 */"
26,,,,HINT,,,,,1,1,0,1,0,1,0,1,0,0,0,0,0,0,1,1,0,0,1,0,CR_m,,,,op2,,,1,1,1,1,1,0xD503201F,,"		ARM64Op_hint,                                                   	/* 0xD503201F	HINT      	 */","		0xD503201F,	/* HINT      	ARM64Op_hint	 */"
27,,,,CLREX,,,,,1,1,0,1,0,1,0,1,0,0,0,0,0,0,1,1,0,0,1,1,CR_m,,,,0,1,0,1,1,1,1,1,0xD503305F,,"		ARM64Op_clrex,                                                  	/* 0xD503305F	CLREX     	 */","		0xD503305F,	/* CLREX     	ARM64Op_clrex	 */"
28,,,,DSB,,,,,1,1,0,1,0,1,0,1,0,0,0,0,0,0,1,1,0,0,1,1,CR_m,,,,1,0,0,1,1,1,1,1,0xD503309F,,"		ARM64Op_dsb,                                                    	/* 0xD503309F	DSB       	 */","		0xD503309F,	/* DSB       	ARM64Op_dsb	 */"
29,,,,DMB,,,,,1,1,0,1,0,1,0,1,0,0,0,0,0,0,1,1,0,0,1,1,CR_m,,,,1,0,1,1,1,1,1,1,0xD50330BF,,"		ARM64Op_dmb,                                                    	/* 0xD50330BF	DMB       	 */","		0xD50330BF,	/* DMB       	ARM64Op_dmb	 */"
30,,,,ISB,,,,,1,1,0,1,0,1,0,1,0,0,0,0,0,0,1,1,0,0,1,1,CR_m,,,,1,1,0,1,1,1,1,1,0xD50330DF,,"		ARM64Op_isb,                                                    	/* 0xD50330DF	ISB       	 */","		0xD50330DF,	/* ISB       	ARM64Op_isb	 */"
31,,,,SYS,,,,,1,1,0,1,0,1,0,1,0,0,0,0,1,op1,,,CR_n,,,,CR_m,,,,op2,,,Rt,,,,,0xD5080000,,"		ARM64Op_sys,                                                    	/* 0xD5080000	SYS       	 */","		0xD5080000,	/* SYS       	ARM64Op_sys	 */"
32,,,,MSR,register,register,,,1,1,0,1,0,1,0,1,0,0,0,1,-,op1,,,CR_n,,,,CR_m,,,,op2,,,Rt,,,,,0xD5100000,,"		ARM64Op_msr_register,                                           	/* 0xD5100000	MSR       	 */","		0xD5100000,	/* MSR       	ARM64Op_msr_register	 */"
33,,,,SYSL,,,,,1,1,0,1,0,1,0,1,0,0,1,0,1,op1,,,CR_n,,,,CR_m,,,,op2,,,Rt,,,,,0xD5280000,,"		ARM64Op_sysl,                                                   	/* 0xD5280000	SYSL      	 */","		0xD5280000,	/* SYSL      	ARM64Op_sysl	 */"
34,,,,MRS,,,,,1,1,0,1,0,1,0,1,0,0,1,1,-,op1,,,CR_n,,,,CR_m,,,,op2,,,Rt,,,,,0xD5300000,,"		ARM64Op_mrs,                                                    	/* 0xD5300000	MRS       	 */","		0xD5300000,	/* MRS       	ARM64Op_mrs	 */"
35,,,Unconditional branch (register),,,,,,1,1,0,1,0,1,1,opc,,,,op2,,,,,op3,,,,,,Rn,,,,,op4,,,,,,,	/* Unconditional branch (register) */,	/* Unconditional branch (register) */
36,,,,BR,,,,,1,1,0,1,0,1,1,0,0,0,0,1,1,1,1,1,0,0,0,0,0,0,Rn,,,,,0,0,0,0,0,0xD61F0000,,"		ARM64Op_br,                                                     	/* 0xD61F0000	BR        	 */","		0xD61F0000,	/* BR        	ARM64Op_br	 */"
37,,,,BLR,,,,,1,1,0,1,0,1,1,0,0,0,1,1,1,1,1,1,0,0,0,0,0,0,Rn,,,,,0,0,0,0,0,0xD63F0000,,"		ARM64Op_blr,                                                    	/* 0xD63F0000	BLR       	 */","		0xD63F0000,	/* BLR       	ARM64Op_blr	 */"
38,,,,RET,,,,,1,1,0,1,0,1,1,0,0,1,0,1,1,1,1,1,0,0,0,0,0,0,Rn,,,,,0,0,0,0,0,0xD65F0000,,"		ARM64Op_ret,                                                    	/* 0xD65F0000	RET       	 */","		0xD65F0000,	/* RET       	ARM64Op_ret	 */"
39,,,,ERET,,,,,1,1,0,1,0,1,1,0,1,0,0,1,1,1,1,1,0,0,0,0,0,0,1,1,1,1,1,0,0,0,0,0,0xD69F03E0,,"		ARM64Op_eret,                                                   	/* 0xD69F03E0	ERET      	 */","		0xD69F03E0,	/* ERET      	ARM64Op_eret	 */"
40,,,,DRPS,,,,,1,1,0,1,0,1,1,0,1,0,1,1,1,1,1,1,0,0,0,0,0,0,1,1,1,1,1,0,0,0,0,0,0xD6BF03E0,,"		ARM64Op_drps,                                                   	/* 0xD6BF03E0	DRPS      	 */","		0xD6BF03E0,	/* DRPS      	ARM64Op_drps	 */"
41,,,Unconditional branch (immediate),,,,,,-,0,0,1,0,1,imm26,,,,,,,,,,,,,,,,,,,,,,,,,,,,	/* Unconditional branch (immediate) */,	/* Unconditional branch (immediate) */
42,,,,B,,,,,0,0,0,1,0,1,imm26,,,,,,,,,,,,,,,,,,,,,,,,,,0x14000000,,"		ARM64Op_b,                                                      	/* 0x14000000	B         	 */","		0x14000000,	/* B         	ARM64Op_b	 */"
43,,,,BL,,,,,1,0,0,1,0,1,imm26,,,,,,,,,,,,,,,,,,,,,,,,,,0x94000000,,"		ARM64Op_bl,                                                     	/* 0x94000000	BL        	 */","		0x94000000,	/* BL        	ARM64Op_bl	 */"
44,,Loads and stores,,,,,,,,,,,1,,0,,,,,,,,,,,,,,,,,,,,,,,,,,,,/* Loads and stores */,/* Loads and stores */
45,,,Load/store exclusive,,,,,,-,-,0,0,1,0,0,0,-,-,-,Rs,,,,,-,Rt2,,,,,Rn,,,,,Rt,,,,,,,	/* Load/store exclusive */,	/* Load/store exclusive */
46,,,,STXRB,,,,,0,0,0,0,1,0,0,0,0,0,0,Rs,,,,,0,Rt2,,,,,Rn,,,,,Rt,,,,,0x08000000,,"		ARM64Op_stxrb,                                                  	/* 0x08000000	STXRB     	 */","		0x08000000,	/* STXRB     	ARM64Op_stxrb	 */"
47,,,,STLXRB,,,,,0,0,0,0,1,0,0,0,0,0,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0x08008000,,"		ARM64Op_stlxrb,                                                 	/* 0x08008000	STLXRB    	 */","		0x08008000,	/* STLXRB    	ARM64Op_stlxrb	 */"
48,,,,LDXRB,,,,,0,0,0,0,1,0,0,0,0,1,0,Rs,,,,,0,Rt2,,,,,Rn,,,,,Rt,,,,,0x08400000,,"		ARM64Op_ldxrb,                                                  	/* 0x08400000	LDXRB     	 */","		0x08400000,	/* LDXRB     	ARM64Op_ldxrb	 */"
49,,,,LDAXRB,,,,,0,0,0,0,1,0,0,0,0,1,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0x08408000,,"		ARM64Op_ldaxrb,                                                 	/* 0x08408000	LDAXRB    	 */","		0x08408000,	/* LDAXRB    	ARM64Op_ldaxrb	 */"
50,,,,STLRB,,,,,0,0,0,0,1,0,0,0,1,0,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0x08808000,,"		ARM64Op_stlrb,                                                  	/* 0x08808000	STLRB     	 */","		0x08808000,	/* STLRB     	ARM64Op_stlrb	 */"
51,,,,LDARB,,,,,0,0,0,0,1,0,0,0,1,1,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0x08C08000,,"		ARM64Op_ldarb,                                                  	/* 0x08C08000	LDARB     	 */","		0x08C08000,	/* LDARB     	ARM64Op_ldarb	 */"
52,,,,STXRH,,,,,0,1,0,0,1,0,0,0,0,0,0,Rs,,,,,0,Rt2,,,,,Rn,,,,,Rt,,,,,0x48000000,,"		ARM64Op_stxrh,                                                  	/* 0x48000000	STXRH     	 */","		0x48000000,	/* STXRH     	ARM64Op_stxrh	 */"
53,,,,STLXRH,,,,,0,1,0,0,1,0,0,0,0,0,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0x48008000,,"		ARM64Op_stlxrh,                                                 	/* 0x48008000	STLXRH    	 */","		0x48008000,	/* STLXRH    	ARM64Op_stlxrh	 */"
54,,,,LDXRH,,,,,0,1,0,0,1,0,0,0,0,1,0,Rs,,,,,0,Rt2,,,,,Rn,,,,,Rt,,,,,0x48400000,,"		ARM64Op_ldxrh,                                                  	/* 0x48400000	LDXRH     	 */","		0x48400000,	/* LDXRH     	ARM64Op_ldxrh	 */"
55,,,,LDAXRH,,,,,0,1,0,0,1,0,0,0,0,1,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0x48408000,,"		ARM64Op_ldaxrh,                                                 	/* 0x48408000	LDAXRH    	 */","		0x48408000,	/* LDAXRH    	ARM64Op_ldaxrh	 */"
56,,,,STLRH,,,,,0,1,0,0,1,0,0,0,1,0,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0x48808000,,"		ARM64Op_stlrh,                                                  	/* 0x48808000	STLRH     	 */","		0x48808000,	/* STLRH     	ARM64Op_stlrh	 */"
57,,,,LDARH,,,,,0,1,0,0,1,0,0,0,1,1,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0x48C08000,,"		ARM64Op_ldarh,                                                  	/* 0x48C08000	LDARH     	 */","		0x48C08000,	/* LDARH     	ARM64Op_ldarh	 */"
58,,,,STXR,32_bit,,32_bit,,1,0,0,0,1,0,0,0,0,0,0,Rs,,,,,0,Rt2,,,,,Rn,,,,,Rt,,,,,0x88000000,,"		ARM64Op_stxr_32_bit,                                            	/* 0x88000000	STXR      	 */","		0x88000000,	/* STXR      	ARM64Op_stxr_32_bit	 */"
59,,,,STLXR,32_bit,,32_bit,,1,0,0,0,1,0,0,0,0,0,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0x88008000,,"		ARM64Op_stlxr_32_bit,                                           	/* 0x88008000	STLXR     	 */","		0x88008000,	/* STLXR     	ARM64Op_stlxr_32_bit	 */"
60,,,,STXP,32_bit,,32_bit,,1,0,0,0,1,0,0,0,0,0,1,Rs,,,,,0,Rt2,,,,,Rn,,,,,Rt,,,,,0x88200000,,"		ARM64Op_stxp_32_bit,                                            	/* 0x88200000	STXP      	 */","		0x88200000,	/* STXP      	ARM64Op_stxp_32_bit	 */"
61,,,,STLXP,32_bit,,32_bit,,1,0,0,0,1,0,0,0,0,0,1,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0x88208000,,"		ARM64Op_stlxp_32_bit,                                           	/* 0x88208000	STLXP     	 */","		0x88208000,	/* STLXP     	ARM64Op_stlxp_32_bit	 */"
62,,,,LDXR,32_bit,,32_bit,,1,0,0,0,1,0,0,0,0,1,0,Rs,,,,,0,Rt2,,,,,Rn,,,,,Rt,,,,,0x88400000,,"		ARM64Op_ldxr_32_bit,                                            	/* 0x88400000	LDXR      	 */","		0x88400000,	/* LDXR      	ARM64Op_ldxr_32_bit	 */"
63,,,,LDAXR,32_bit,,32_bit,,1,0,0,0,1,0,0,0,0,1,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0x88408000,,"		ARM64Op_ldaxr_32_bit,                                           	/* 0x88408000	LDAXR     	 */","		0x88408000,	/* LDAXR     	ARM64Op_ldaxr_32_bit	 */"
64,,,,LDXP,32_bit,,32_bit,,1,0,0,0,1,0,0,0,0,1,1,Rs,,,,,0,Rt2,,,,,Rn,,,,,Rt,,,,,0x88600000,,"		ARM64Op_ldxp_32_bit,                                            	/* 0x88600000	LDXP      	 */","		0x88600000,	/* LDXP      	ARM64Op_ldxp_32_bit	 */"
65,,,,LDAXP,32_bit,,32_bit,,1,0,0,0,1,0,0,0,0,1,1,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0x88608000,,"		ARM64Op_ldaxp_32_bit,                                           	/* 0x88608000	LDAXP     	 */","		0x88608000,	/* LDAXP     	ARM64Op_ldaxp_32_bit	 */"
66,,,,STLR,32_bit,,32_bit,,1,0,0,0,1,0,0,0,1,0,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0x88808000,,"		ARM64Op_stlr_32_bit,                                            	/* 0x88808000	STLR      	 */","		0x88808000,	/* STLR      	ARM64Op_stlr_32_bit	 */"
67,,,,LDAR,32_bit,,32_bit,,1,0,0,0,1,0,0,0,1,1,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0x88C08000,,"		ARM64Op_ldar_32_bit,                                            	/* 0x88C08000	LDAR      	 */","		0x88C08000,	/* LDAR      	ARM64Op_ldar_32_bit	 */"
68,,,,STXR,64_bit,,64_bit,,1,1,0,0,1,0,0,0,0,0,0,Rs,,,,,0,Rt2,,,,,Rn,,,,,Rt,,,,,0xC8000000,,"		ARM64Op_stxr_64_bit,                                            	/* 0xC8000000	STXR      	 */","		0xC8000000,	/* STXR      	ARM64Op_stxr_64_bit	 */"
69,,,,STLXR,64_bit,,64_bit,,1,1,0,0,1,0,0,0,0,0,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0xC8008000,,"		ARM64Op_stlxr_64_bit,                                           	/* 0xC8008000	STLXR     	 */","		0xC8008000,	/* STLXR     	ARM64Op_stlxr_64_bit	 */"
70,,,,STXP,64_bit,,64_bit,,1,1,0,0,1,0,0,0,0,0,1,Rs,,,,,0,Rt2,,,,,Rn,,,,,Rt,,,,,0xC8200000,,"		ARM64Op_stxp_64_bit,                                            	/* 0xC8200000	STXP      	 */","		0xC8200000,	/* STXP      	ARM64Op_stxp_64_bit	 */"
71,,,,STLXP,64_bit,,64_bit,,1,1,0,0,1,0,0,0,0,0,1,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0xC8208000,,"		ARM64Op_stlxp_64_bit,                                           	/* 0xC8208000	STLXP     	 */","		0xC8208000,	/* STLXP     	ARM64Op_stlxp_64_bit	 */"
72,,,,LDXR,64_bit,,64_bit,,1,1,0,0,1,0,0,0,0,1,0,Rs,,,,,0,Rt2,,,,,Rn,,,,,Rt,,,,,0xC8400000,,"		ARM64Op_ldxr_64_bit,                                            	/* 0xC8400000	LDXR      	 */","		0xC8400000,	/* LDXR      	ARM64Op_ldxr_64_bit	 */"
73,,,,LDAXR,64_bit,,64_bit,,1,1,0,0,1,0,0,0,0,1,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0xC8408000,,"		ARM64Op_ldaxr_64_bit,                                           	/* 0xC8408000	LDAXR     	 */","		0xC8408000,	/* LDAXR     	ARM64Op_ldaxr_64_bit	 */"
74,,,,LDXP,64_bit,,64_bit,,1,1,0,0,1,0,0,0,0,1,1,Rs,,,,,0,Rt2,,,,,Rn,,,,,Rt,,,,,0xC8600000,,"		ARM64Op_ldxp_64_bit,                                            	/* 0xC8600000	LDXP      	 */","		0xC8600000,	/* LDXP      	ARM64Op_ldxp_64_bit	 */"
75,,,,LDAXP,64_bit,,64_bit,,1,1,0,0,1,0,0,0,0,1,1,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0xC8608000,,"		ARM64Op_ldaxp_64_bit,                                           	/* 0xC8608000	LDAXP     	 */","		0xC8608000,	/* LDAXP     	ARM64Op_ldaxp_64_bit	 */"
76,,,,STLR,64_bit,,64_bit,,1,1,0,0,1,0,0,0,1,0,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0xC8808000,,"		ARM64Op_stlr_64_bit,                                            	/* 0xC8808000	STLR      	 */","		0xC8808000,	/* STLR      	ARM64Op_stlr_64_bit	 */"
77,,,,LDAR,64_bit,,64_bit,,1,1,0,0,1,0,0,0,1,1,0,Rs,,,,,1,Rt2,,,,,Rn,,,,,Rt,,,,,0xC8C08000,,"		ARM64Op_ldar_64_bit,                                            	/* 0xC8C08000	LDAR      	 */","		0xC8C08000,	/* LDAR      	ARM64Op_ldar_64_bit	 */"
78,,,Load register (literal),,,,,,-,-,0,1,1,-,0,0,imm19,,,,,,,,,,,,,,,,,,,Rt,,,,,,,	/* Load register (literal) */,	/* Load register (literal) */
79,,,,LDR,literal_32_bit,literal,32_bit,,0,0,0,1,1,0,0,0,imm19,,,,,,,,,,,,,,,,,,,Rt,,,,,0x18000000,,"		ARM64Op_ldr_literal_32_bit,                                     	/* 0x18000000	LDR       	 */","		0x18000000,	/* LDR       	ARM64Op_ldr_literal_32_bit	 */"
80,,,,LDR,literal_SIMD_FP_32_bit,literal_SIMD_FP,32_bit,,0,0,0,1,1,1,0,0,imm19,,,,,,,,,,,,,,,,,,,Rt,,,,,0x1C000000,,"		ARM64Op_ldr_literal_SIMD_FP_32_bit,                             	/* 0x1C000000	LDR       	 */","		0x1C000000,	/* LDR       	ARM64Op_ldr_literal_SIMD_FP_32_bit	 */"
81,,,,LDR,literal_64_bit,literal,64_bit,,0,1,0,1,1,0,0,0,imm19,,,,,,,,,,,,,,,,,,,Rt,,,,,0x58000000,,"		ARM64Op_ldr_literal_64_bit,                                     	/* 0x58000000	LDR       	 */","		0x58000000,	/* LDR       	ARM64Op_ldr_literal_64_bit	 */"
82,,,,LDR,literal_SIMD_FP_64_bit,literal_SIMD_FP,64_bit,,0,1,0,1,1,1,0,0,imm19,,,,,,,,,,,,,,,,,,,Rt,,,,,0x5C000000,,"		ARM64Op_ldr_literal_SIMD_FP_64_bit,                             	/* 0x5C000000	LDR       	 */","		0x5C000000,	/* LDR       	ARM64Op_ldr_literal_SIMD_FP_64_bit	 */"
83,,,,LDRSW,literal,literal,,,1,0,0,1,1,0,0,0,imm19,,,,,,,,,,,,,,,,,,,Rt,,,,,0x98000000,,"		ARM64Op_ldrsw_literal,                                          	/* 0x98000000	LDRSW     	 */","		0x98000000,	/* LDRSW     	ARM64Op_ldrsw_literal	 */"
84,,,,LDR,literal_SIMD_FP_128_bit,literal_SIMD_FP,128_bit,,1,0,0,1,1,1,0,0,imm19,,,,,,,,,,,,,,,,,,,Rt,,,,,0x9C000000,,"		ARM64Op_ldr_literal_SIMD_FP_128_bit,                            	/* 0x9C000000	LDR       	 */","		0x9C000000,	/* LDR       	ARM64Op_ldr_literal_SIMD_FP_128_bit	 */"
85,,,,PRFM,literal,literal,,,1,1,0,1,1,0,0,0,imm19,,,,,,,,,,,,,,,,,,,Rt,,,,,0xD8000000,,"		ARM64Op_prfm_literal,                                           	/* 0xD8000000	PRFM      	 */","		0xD8000000,	/* PRFM      	ARM64Op_prfm_literal	 */"
86,,,Load/store no-allocate pair (offset),,,,,,-,-,1,0,1,-,0,0,0,-,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,,,	/* Load/store no-allocate pair (offset) */,	/* Load/store no-allocate pair (offset) */
87,,,,STNP,32_bit,,32_bit,,0,0,1,0,1,0,0,0,0,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x28000000,,"		ARM64Op_stnp_32_bit,                                            	/* 0x28000000	STNP      	 */","		0x28000000,	/* STNP      	ARM64Op_stnp_32_bit	 */"
88,,,,LDNP,32_bit,,32_bit,,0,0,1,0,1,0,0,0,0,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x28400000,,"		ARM64Op_ldnp_32_bit,                                            	/* 0x28400000	LDNP      	 */","		0x28400000,	/* LDNP      	ARM64Op_ldnp_32_bit	 */"
89,,,,STNP,SIMD_FP_32_bit,SIMD_FP,32_bit,,0,0,1,0,1,1,0,0,0,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x2C000000,,"		ARM64Op_stnp_SIMD_FP_32_bit,                                    	/* 0x2C000000	STNP      	 */","		0x2C000000,	/* STNP      	ARM64Op_stnp_SIMD_FP_32_bit	 */"
90,,,,LDNP,SIMD_FP_32_bit,SIMD_FP,32_bit,,0,0,1,0,1,1,0,0,0,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x2C400000,,"		ARM64Op_ldnp_SIMD_FP_32_bit,                                    	/* 0x2C400000	LDNP      	 */","		0x2C400000,	/* LDNP      	ARM64Op_ldnp_SIMD_FP_32_bit	 */"
91,,,,STNP,SIMD_FP_64_bit,SIMD_FP,64_bit,,0,1,1,0,1,1,0,0,0,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x6C000000,,"		ARM64Op_stnp_SIMD_FP_64_bit,                                    	/* 0x6C000000	STNP      	 */","		0x6C000000,	/* STNP      	ARM64Op_stnp_SIMD_FP_64_bit	 */"
92,,,,LDNP,SIMD_FP_64_bit,SIMD_FP,64_bit,,0,1,1,0,1,1,0,0,0,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x6C400000,,"		ARM64Op_ldnp_SIMD_FP_64_bit,                                    	/* 0x6C400000	LDNP      	 */","		0x6C400000,	/* LDNP      	ARM64Op_ldnp_SIMD_FP_64_bit	 */"
93,,,,STNP,64_bit,,64_bit,,1,0,1,0,1,0,0,0,0,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xA8000000,,"		ARM64Op_stnp_64_bit,                                            	/* 0xA8000000	STNP      	 */","		0xA8000000,	/* STNP      	ARM64Op_stnp_64_bit	 */"
94,,,,LDNP,64_bit,,64_bit,,1,0,1,0,1,0,0,0,0,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xA8400000,,"		ARM64Op_ldnp_64_bit,                                            	/* 0xA8400000	LDNP      	 */","		0xA8400000,	/* LDNP      	ARM64Op_ldnp_64_bit	 */"
95,,,,STNP,SIMD_FP_128_bit,SIMD_FP,128_bit,,1,0,1,0,1,1,0,0,0,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xAC000000,,"		ARM64Op_stnp_SIMD_FP_128_bit,                                   	/* 0xAC000000	STNP      	 */","		0xAC000000,	/* STNP      	ARM64Op_stnp_SIMD_FP_128_bit	 */"
96,,,,LDNP,SIMD_FP_128_bit,SIMD_FP,128_bit,,1,0,1,0,1,1,0,0,0,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xAC400000,,"		ARM64Op_ldnp_SIMD_FP_128_bit,                                   	/* 0xAC400000	LDNP      	 */","		0xAC400000,	/* LDNP      	ARM64Op_ldnp_SIMD_FP_128_bit	 */"
97,,,Load/store register pair (post-indexed),,,,,,-,-,1,0,1,-,0,0,1,-,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,,,	/* Load/store register pair (post-indexed) */,	/* Load/store register pair (post-indexed) */
98,,,,STP,1_32_bit,1,32_bit,,0,0,1,0,1,0,0,0,1,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x28800000,,"		ARM64Op_stp_1_32_bit,                                           	/* 0x28800000	STP       	 */","		0x28800000,	/* STP       	ARM64Op_stp_1_32_bit	 */"
99,,,,LDP,1_32_bit,1,32_bit,,0,0,1,0,1,0,0,0,1,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x28C00000,,"		ARM64Op_ldp_1_32_bit,                                           	/* 0x28C00000	LDP       	 */","		0x28C00000,	/* LDP       	ARM64Op_ldp_1_32_bit	 */"
100,,,,STP,SIMD_FP_1_32_bit,SIMD_FP_1,32_bit,,0,0,1,0,1,1,0,0,1,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x2C800000,,"		ARM64Op_stp_SIMD_FP_1_32_bit,                                   	/* 0x2C800000	STP       	 */","		0x2C800000,	/* STP       	ARM64Op_stp_SIMD_FP_1_32_bit	 */"
101,,,,LDP,SIMD_FP_1_32_bit,SIMD_FP_1,32_bit,,0,0,1,0,1,1,0,0,1,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x2CC00000,,"		ARM64Op_ldp_SIMD_FP_1_32_bit,                                   	/* 0x2CC00000	LDP       	 */","		0x2CC00000,	/* LDP       	ARM64Op_ldp_SIMD_FP_1_32_bit	 */"
102,,,,LDPSW,Post_index,,Post_index,,0,1,1,0,1,0,0,0,1,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x68C00000,,"		ARM64Op_ldpsw_Post_index,                                       	/* 0x68C00000	LDPSW     	 */","		0x68C00000,	/* LDPSW     	ARM64Op_ldpsw_Post_index	 */"
103,,,,STP,SIMD_FP_1_64_bit,SIMD_FP_1,64_bit,,0,1,1,0,1,1,0,0,1,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x6C800000,,"		ARM64Op_stp_SIMD_FP_1_64_bit,                                   	/* 0x6C800000	STP       	 */","		0x6C800000,	/* STP       	ARM64Op_stp_SIMD_FP_1_64_bit	 */"
104,,,,LDP,SIMD_FP_1_64_bit,SIMD_FP_1,64_bit,,0,1,1,0,1,1,0,0,1,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x6CC00000,,"		ARM64Op_ldp_SIMD_FP_1_64_bit,                                   	/* 0x6CC00000	LDP       	 */","		0x6CC00000,	/* LDP       	ARM64Op_ldp_SIMD_FP_1_64_bit	 */"
105,,,,STP,1_64_bit,1,64_bit,,1,0,1,0,1,0,0,0,1,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xA8800000,,"		ARM64Op_stp_1_64_bit,                                           	/* 0xA8800000	STP       	 */","		0xA8800000,	/* STP       	ARM64Op_stp_1_64_bit	 */"
106,,,,LDP,1_64_bit,1,64_bit,,1,0,1,0,1,0,0,0,1,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xA8C00000,,"		ARM64Op_ldp_1_64_bit,                                           	/* 0xA8C00000	LDP       	 */","		0xA8C00000,	/* LDP       	ARM64Op_ldp_1_64_bit	 */"
107,,,,STP,SIMD_FP_1_128_bit,SIMD_FP_1,128_bit,,1,0,1,0,1,1,0,0,1,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xAC800000,,"		ARM64Op_stp_SIMD_FP_1_128_bit,                                  	/* 0xAC800000	STP       	 */","		0xAC800000,	/* STP       	ARM64Op_stp_SIMD_FP_1_128_bit	 */"
108,,,,LDP,SIMD_FP_1_128_bit,SIMD_FP_1,128_bit,,1,0,1,0,1,1,0,0,1,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xACC00000,,"		ARM64Op_ldp_SIMD_FP_1_128_bit,                                  	/* 0xACC00000	LDP       	 */","		0xACC00000,	/* LDP       	ARM64Op_ldp_SIMD_FP_1_128_bit	 */"
109,,,Load/store register pair (offset),,,,,,opc,,1,0,1,V,0,1,0,L,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,,,	/* Load/store register pair (offset) */,	/* Load/store register pair (offset) */
110,,,,STP,2_32_bit,2,32_bit,,0,0,1,0,1,0,0,1,0,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x29000000,,"		ARM64Op_stp_2_32_bit,                                           	/* 0x29000000	STP       	 */","		0x29000000,	/* STP       	ARM64Op_stp_2_32_bit	 */"
111,,,,LDP,2_32_bit,2,32_bit,,0,0,1,0,1,0,0,1,0,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x29400000,,"		ARM64Op_ldp_2_32_bit,                                           	/* 0x29400000	LDP       	 */","		0x29400000,	/* LDP       	ARM64Op_ldp_2_32_bit	 */"
112,,,,STP,SIMD_FP_2_32_bit,SIMD_FP_2,32_bit,,0,0,1,0,1,1,0,1,0,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x2D000000,,"		ARM64Op_stp_SIMD_FP_2_32_bit,                                   	/* 0x2D000000	STP       	 */","		0x2D000000,	/* STP       	ARM64Op_stp_SIMD_FP_2_32_bit	 */"
113,,,,LDP,SIMD_FP_2_32_bit,SIMD_FP_2,32_bit,,0,0,1,0,1,1,0,1,0,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x2D400000,,"		ARM64Op_ldp_SIMD_FP_2_32_bit,                                   	/* 0x2D400000	LDP       	 */","		0x2D400000,	/* LDP       	ARM64Op_ldp_SIMD_FP_2_32_bit	 */"
114,,,,LDPSW,Signed_offset,,Signed_offset,,0,1,1,0,1,0,0,1,0,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x69400000,,"		ARM64Op_ldpsw_Signed_offset,                                    	/* 0x69400000	LDPSW     	 */","		0x69400000,	/* LDPSW     	ARM64Op_ldpsw_Signed_offset	 */"
115,,,,STP,SIMD_FP_2_64_bit,SIMD_FP_2,64_bit,,0,1,1,0,1,1,0,1,0,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x6D000000,,"		ARM64Op_stp_SIMD_FP_2_64_bit,                                   	/* 0x6D000000	STP       	 */","		0x6D000000,	/* STP       	ARM64Op_stp_SIMD_FP_2_64_bit	 */"
116,,,,LDP,SIMD_FP_2_64_bit,SIMD_FP_2,64_bit,,0,1,1,0,1,1,0,1,0,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x6D400000,,"		ARM64Op_ldp_SIMD_FP_2_64_bit,                                   	/* 0x6D400000	LDP       	 */","		0x6D400000,	/* LDP       	ARM64Op_ldp_SIMD_FP_2_64_bit	 */"
117,,,,STP,2_64_bit,2,64_bit,,1,0,1,0,1,0,0,1,0,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xA9000000,,"		ARM64Op_stp_2_64_bit,                                           	/* 0xA9000000	STP       	 */","		0xA9000000,	/* STP       	ARM64Op_stp_2_64_bit	 */"
118,,,,LDP,2_64_bit,2,64_bit,,1,0,1,0,1,0,0,1,0,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xA9400000,,"		ARM64Op_ldp_2_64_bit,                                           	/* 0xA9400000	LDP       	 */","		0xA9400000,	/* LDP       	ARM64Op_ldp_2_64_bit	 */"
119,,,,STP,SIMD_FP_2_128_bit,SIMD_FP_2,128_bit,,1,0,1,0,1,1,0,1,0,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xAD000000,,"		ARM64Op_stp_SIMD_FP_2_128_bit,                                  	/* 0xAD000000	STP       	 */","		0xAD000000,	/* STP       	ARM64Op_stp_SIMD_FP_2_128_bit	 */"
120,,,,LDP,SIMD_FP_2_128_bit,SIMD_FP_2,128_bit,,1,0,1,0,1,1,0,1,0,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xAD400000,,"		ARM64Op_ldp_SIMD_FP_2_128_bit,                                  	/* 0xAD400000	LDP       	 */","		0xAD400000,	/* LDP       	ARM64Op_ldp_SIMD_FP_2_128_bit	 */"
121,,,Load/store register pair (pre-indexed),,,,,,opc,,1,0,1,V,0,1,1,L,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,,,	/* Load/store register pair (pre-indexed) */,	/* Load/store register pair (pre-indexed) */
122,,,,STP,3_32_bit,3,32_bit,,0,0,1,0,1,0,0,1,1,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x29800000,,"		ARM64Op_stp_3_32_bit,                                           	/* 0x29800000	STP       	 */","		0x29800000,	/* STP       	ARM64Op_stp_3_32_bit	 */"
123,,,,LDP,3_32_bit,3,32_bit,,0,0,1,0,1,0,0,1,1,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x29C00000,,"		ARM64Op_ldp_3_32_bit,                                           	/* 0x29C00000	LDP       	 */","		0x29C00000,	/* LDP       	ARM64Op_ldp_3_32_bit	 */"
124,,,,STP,SIMD_FP_3_32_bit,SIMD_FP_3,32_bit,,0,0,1,0,1,1,0,1,1,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x2D800000,,"		ARM64Op_stp_SIMD_FP_3_32_bit,                                   	/* 0x2D800000	STP       	 */","		0x2D800000,	/* STP       	ARM64Op_stp_SIMD_FP_3_32_bit	 */"
125,,,,LDP,SIMD_FP_3_32_bit,SIMD_FP_3,32_bit,,0,0,1,0,1,1,0,1,1,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x2DC00000,,"		ARM64Op_ldp_SIMD_FP_3_32_bit,                                   	/* 0x2DC00000	LDP       	 */","		0x2DC00000,	/* LDP       	ARM64Op_ldp_SIMD_FP_3_32_bit	 */"
126,,,,LDPSW,Pre_index,,Pre_index,,0,1,1,0,1,0,0,1,1,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x69C00000,,"		ARM64Op_ldpsw_Pre_index,                                        	/* 0x69C00000	LDPSW     	 */","		0x69C00000,	/* LDPSW     	ARM64Op_ldpsw_Pre_index	 */"
127,,,,STP,SIMD_FP_3_64_bit,SIMD_FP_3,64_bit,,0,1,1,0,1,1,0,1,1,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x6D800000,,"		ARM64Op_stp_SIMD_FP_3_64_bit,                                   	/* 0x6D800000	STP       	 */","		0x6D800000,	/* STP       	ARM64Op_stp_SIMD_FP_3_64_bit	 */"
128,,,,LDP,SIMD_FP_3_64_bit,SIMD_FP_3,64_bit,,0,1,1,0,1,1,0,1,1,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0x6DC00000,,"		ARM64Op_ldp_SIMD_FP_3_64_bit,                                   	/* 0x6DC00000	LDP       	 */","		0x6DC00000,	/* LDP       	ARM64Op_ldp_SIMD_FP_3_64_bit	 */"
129,,,,STP,3_64_bit,3,64_bit,,1,0,1,0,1,0,0,1,1,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xA9800000,,"		ARM64Op_stp_3_64_bit,                                           	/* 0xA9800000	STP       	 */","		0xA9800000,	/* STP       	ARM64Op_stp_3_64_bit	 */"
130,,,,LDP,3_64_bit,3,64_bit,,1,0,1,0,1,0,0,1,1,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xA9C00000,,"		ARM64Op_ldp_3_64_bit,                                           	/* 0xA9C00000	LDP       	 */","		0xA9C00000,	/* LDP       	ARM64Op_ldp_3_64_bit	 */"
131,,,,STP,SIMD_FP_3_128_bit,SIMD_FP_3,128_bit,,1,0,1,0,1,1,0,1,1,0,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xAD800000,,"		ARM64Op_stp_SIMD_FP_3_128_bit,                                  	/* 0xAD800000	STP       	 */","		0xAD800000,	/* STP       	ARM64Op_stp_SIMD_FP_3_128_bit	 */"
132,,,,LDP,SIMD_FP_3_128_bit,SIMD_FP_3,128_bit,,1,0,1,0,1,1,0,1,1,1,imm7,,,,,,,Rt2,,,,,Rn,,,,,Rt,,,,,0xADC00000,,"		ARM64Op_ldp_SIMD_FP_3_128_bit,                                  	/* 0xADC00000	LDP       	 */","		0xADC00000,	/* LDP       	ARM64Op_ldp_SIMD_FP_3_128_bit	 */"
133,,,Load/store register (unscaled immediate),,,,,,size,,1,1,1,V,0,0,opc,,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,,,	/* Load/store register (unscaled immediate) */,	/* Load/store register (unscaled immediate) */
134,,,,STURB,,,,,0,0,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0x38000000,,"		ARM64Op_sturb,                                                  	/* 0x38000000	STURB     	 */","		0x38000000,	/* STURB     	ARM64Op_sturb	 */"
135,,,,LDURB,,,,,0,0,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0x38400000,,"		ARM64Op_ldurb,                                                  	/* 0x38400000	LDURB     	 */","		0x38400000,	/* LDURB     	ARM64Op_ldurb	 */"
136,,,,LDURSB,64_bit,,64_bit,,0,0,1,1,1,0,0,0,1,0,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0x38800000,,"		ARM64Op_ldursb_64_bit,                                          	/* 0x38800000	LDURSB    	 */","		0x38800000,	/* LDURSB    	ARM64Op_ldursb_64_bit	 */"
137,,,,LDURSB,32_bit,,32_bit,,0,0,1,1,1,0,0,0,1,1,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0x38C00000,,"		ARM64Op_ldursb_32_bit,                                          	/* 0x38C00000	LDURSB    	 */","		0x38C00000,	/* LDURSB    	ARM64Op_ldursb_32_bit	 */"
138,,,,STUR,SIMD_FP_8_bit,SIMD_FP,8_bit,,0,0,1,1,1,1,0,0,0,0,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0x3C000000,,"		ARM64Op_stur_SIMD_FP_8_bit,                                     	/* 0x3C000000	STUR      	 */","		0x3C000000,	/* STUR      	ARM64Op_stur_SIMD_FP_8_bit	 */"
139,,,,LDUR,SIMD_FP_8_bit,SIMD_FP,8_bit,,0,0,1,1,1,1,0,0,0,1,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0x3C400000,,"		ARM64Op_ldur_SIMD_FP_8_bit,                                     	/* 0x3C400000	LDUR      	 */","		0x3C400000,	/* LDUR      	ARM64Op_ldur_SIMD_FP_8_bit	 */"
140,,,,STUR,SIMD_FP_128_bit,SIMD_FP,128_bit,,0,0,1,1,1,1,0,0,1,0,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0x3C800000,,"		ARM64Op_stur_SIMD_FP_128_bit,                                   	/* 0x3C800000	STUR      	 */","		0x3C800000,	/* STUR      	ARM64Op_stur_SIMD_FP_128_bit	 */"
141,,,,LDUR,SIMD_FP_128_bit,SIMD_FP,128_bit,,0,0,1,1,1,1,0,0,1,1,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0x3CC00000,,"		ARM64Op_ldur_SIMD_FP_128_bit,                                   	/* 0x3CC00000	LDUR      	 */","		0x3CC00000,	/* LDUR      	ARM64Op_ldur_SIMD_FP_128_bit	 */"
142,,,,STURH,,,,,0,1,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0x78000000,,"		ARM64Op_sturh,                                                  	/* 0x78000000	STURH     	 */","		0x78000000,	/* STURH     	ARM64Op_sturh	 */"
143,,,,LDURH,,,,,0,1,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0x78400000,,"		ARM64Op_ldurh,                                                  	/* 0x78400000	LDURH     	 */","		0x78400000,	/* LDURH     	ARM64Op_ldurh	 */"
144,,,,LDURSH,64_bit,,64_bit,,0,1,1,1,1,0,0,0,1,0,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0x78800000,,"		ARM64Op_ldursh_64_bit,                                          	/* 0x78800000	LDURSH    	 */","		0x78800000,	/* LDURSH    	ARM64Op_ldursh_64_bit	 */"
145,,,,LDURSH,32_bit,,32_bit,,0,1,1,1,1,0,0,0,1,1,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0x78C00000,,"		ARM64Op_ldursh_32_bit,                                          	/* 0x78C00000	LDURSH    	 */","		0x78C00000,	/* LDURSH    	ARM64Op_ldursh_32_bit	 */"
146,,,,STUR,SIMD_FP_16_bit,SIMD_FP,16_bit,,0,1,1,1,1,1,0,0,0,0,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0x7C000000,,"		ARM64Op_stur_SIMD_FP_16_bit,                                    	/* 0x7C000000	STUR      	 */","		0x7C000000,	/* STUR      	ARM64Op_stur_SIMD_FP_16_bit	 */"
147,,,,LDUR,SIMD_FP_16_bit,SIMD_FP,16_bit,,0,1,1,1,1,1,0,0,0,1,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0x7C400000,,"		ARM64Op_ldur_SIMD_FP_16_bit,                                    	/* 0x7C400000	LDUR      	 */","		0x7C400000,	/* LDUR      	ARM64Op_ldur_SIMD_FP_16_bit	 */"
148,,,,STUR,32_bit,,32_bit,,1,0,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0xB8000000,,"		ARM64Op_stur_32_bit,                                            	/* 0xB8000000	STUR      	 */","		0xB8000000,	/* STUR      	ARM64Op_stur_32_bit	 */"
149,,,,LDUR,32_bit,,32_bit,,1,0,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0xB8400000,,"		ARM64Op_ldur_32_bit,                                            	/* 0xB8400000	LDUR      	 */","		0xB8400000,	/* LDUR      	ARM64Op_ldur_32_bit	 */"
150,,,,LDURSW,,,,,1,0,1,1,1,0,0,0,1,0,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0xB8800000,,"		ARM64Op_ldursw,                                                 	/* 0xB8800000	LDURSW    	 */","		0xB8800000,	/* LDURSW    	ARM64Op_ldursw	 */"
151,,,,STUR,SIMD_FP_32_bit,SIMD_FP,32_bit,,1,0,1,1,1,1,0,0,0,0,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0xBC000000,,"		ARM64Op_stur_SIMD_FP_32_bit,                                    	/* 0xBC000000	STUR      	 */","		0xBC000000,	/* STUR      	ARM64Op_stur_SIMD_FP_32_bit	 */"
152,,,,LDUR,SIMD_FP_32_bit,SIMD_FP,32_bit,,1,0,1,1,1,1,0,0,0,1,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0xBC400000,,"		ARM64Op_ldur_SIMD_FP_32_bit,                                    	/* 0xBC400000	LDUR      	 */","		0xBC400000,	/* LDUR      	ARM64Op_ldur_SIMD_FP_32_bit	 */"
153,,,,STUR,64_bit,,64_bit,,1,1,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0xF8000000,,"		ARM64Op_stur_64_bit,                                            	/* 0xF8000000	STUR      	 */","		0xF8000000,	/* STUR      	ARM64Op_stur_64_bit	 */"
154,,,,LDUR,64_bit,,64_bit,,1,1,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0xF8400000,,"		ARM64Op_ldur_64_bit,                                            	/* 0xF8400000	LDUR      	 */","		0xF8400000,	/* LDUR      	ARM64Op_ldur_64_bit	 */"
155,,,,PRFUM,,,,,1,1,1,1,1,0,0,0,1,0,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0xF8800000,,"		ARM64Op_prfum,                                                  	/* 0xF8800000	PRFUM     	 */","		0xF8800000,	/* PRFUM     	ARM64Op_prfum	 */"
156,,,,STUR,SIMD_FP_64_bit,SIMD_FP,64_bit,,1,1,1,1,1,1,0,0,0,0,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0xFC000000,,"		ARM64Op_stur_SIMD_FP_64_bit,                                    	/* 0xFC000000	STUR      	 */","		0xFC000000,	/* STUR      	ARM64Op_stur_SIMD_FP_64_bit	 */"
157,,,,LDUR,SIMD_FP_64_bit,SIMD_FP,64_bit,,1,1,1,1,1,1,0,0,0,1,0,imm9,,,,,,,,,0,0,Rn,,,,,Rt,,,,,0xFC400000,,"		ARM64Op_ldur_SIMD_FP_64_bit,                                    	/* 0xFC400000	LDUR      	 */","		0xFC400000,	/* LDUR      	ARM64Op_ldur_SIMD_FP_64_bit	 */"
158,,,Load/store register (immediate post-indexed),,,,,,size,,1,1,1,V,0,0,opc,,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,,,	/* Load/store register (immediate post-indexed) */,	/* Load/store register (immediate post-indexed) */
159,,,,STRB,immediate_Post_index,immediate,Post_index,,0,0,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0x38000400,,"		ARM64Op_strb_immediate_Post_index,                              	/* 0x38000400	STRB      	 */","		0x38000400,	/* STRB      	ARM64Op_strb_immediate_Post_index	 */"
160,,,,LDRB,immediate_Post_index,immediate,Post_index,,0,0,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0x38400400,,"		ARM64Op_ldrb_immediate_Post_index,                              	/* 0x38400400	LDRB      	 */","		0x38400400,	/* LDRB      	ARM64Op_ldrb_immediate_Post_index	 */"
161,,,,LDRSB,immediate_1_64_bit,immediate_1,64_bit,,0,0,1,1,1,0,0,0,1,0,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0x38800400,,"		ARM64Op_ldrsb_immediate_1_64_bit,                               	/* 0x38800400	LDRSB     	 */","		0x38800400,	/* LDRSB     	ARM64Op_ldrsb_immediate_1_64_bit	 */"
162,,,,LDRSB,immediate_1_32_bit,immediate_1,32_bit,,0,0,1,1,1,0,0,0,1,1,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0x38C00400,,"		ARM64Op_ldrsb_immediate_1_32_bit,                               	/* 0x38C00400	LDRSB     	 */","		0x38C00400,	/* LDRSB     	ARM64Op_ldrsb_immediate_1_32_bit	 */"
163,,,,STR,immediate_SIMD_FP_1_8_bit,immediate_SIMD_FP_1,8_bit,,0,0,1,1,1,1,0,0,0,0,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0x3C000400,,"		ARM64Op_str_immediate_SIMD_FP_1_8_bit,                          	/* 0x3C000400	STR       	 */","		0x3C000400,	/* STR       	ARM64Op_str_immediate_SIMD_FP_1_8_bit	 */"
164,,,,LDR,immediate_SIMD_FP_1_8_bit,immediate_SIMD_FP_1,8_bit,,0,0,1,1,1,1,0,0,0,1,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0x3C400400,,"		ARM64Op_ldr_immediate_SIMD_FP_1_8_bit,                          	/* 0x3C400400	LDR       	 */","		0x3C400400,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_1_8_bit	 */"
165,,,,STR,immediate_SIMD_FP_1_128_bit,immediate_SIMD_FP_1,128_bit,,0,0,1,1,1,1,0,0,1,0,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0x3C800400,,"		ARM64Op_str_immediate_SIMD_FP_1_128_bit,                        	/* 0x3C800400	STR       	 */","		0x3C800400,	/* STR       	ARM64Op_str_immediate_SIMD_FP_1_128_bit	 */"
166,,,,LDR,immediate_SIMD_FP_1_128_bit,immediate_SIMD_FP_1,128_bit,,0,0,1,1,1,1,0,0,1,1,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0x3CC00400,,"		ARM64Op_ldr_immediate_SIMD_FP_1_128_bit,                        	/* 0x3CC00400	LDR       	 */","		0x3CC00400,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_1_128_bit	 */"
167,,,,STRH,immediate_Post_index,immediate,Post_index,,0,1,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0x78000400,,"		ARM64Op_strh_immediate_Post_index,                              	/* 0x78000400	STRH      	 */","		0x78000400,	/* STRH      	ARM64Op_strh_immediate_Post_index	 */"
168,,,,LDRH,immediate_Post_index,immediate,Post_index,,0,1,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0x78400400,,"		ARM64Op_ldrh_immediate_Post_index,                              	/* 0x78400400	LDRH      	 */","		0x78400400,	/* LDRH      	ARM64Op_ldrh_immediate_Post_index	 */"
169,,,,LDRSH,immediate_1_64_bit,immediate_1,64_bit,,0,1,1,1,1,0,0,0,1,0,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0x78800400,,"		ARM64Op_ldrsh_immediate_1_64_bit,                               	/* 0x78800400	LDRSH     	 */","		0x78800400,	/* LDRSH     	ARM64Op_ldrsh_immediate_1_64_bit	 */"
170,,,,LDRSH,immediate_1_32_bit,immediate_1,32_bit,,0,1,1,1,1,0,0,0,1,1,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0x78C00400,,"		ARM64Op_ldrsh_immediate_1_32_bit,                               	/* 0x78C00400	LDRSH     	 */","		0x78C00400,	/* LDRSH     	ARM64Op_ldrsh_immediate_1_32_bit	 */"
171,,,,STR,immediate_SIMD_FP_1_16_bit,immediate_SIMD_FP_1,16_bit,,0,1,1,1,1,1,0,0,0,0,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0x7C000400,,"		ARM64Op_str_immediate_SIMD_FP_1_16_bit,                         	/* 0x7C000400	STR       	 */","		0x7C000400,	/* STR       	ARM64Op_str_immediate_SIMD_FP_1_16_bit	 */"
172,,,,LDR,immediate_SIMD_FP_1_16_bit,immediate_SIMD_FP_1,16_bit,,0,1,1,1,1,1,0,0,0,1,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0x7C400400,,"		ARM64Op_ldr_immediate_SIMD_FP_1_16_bit,                         	/* 0x7C400400	LDR       	 */","		0x7C400400,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_1_16_bit	 */"
173,,,,STR,immediate_1_32_bit,immediate_1,32_bit,,1,0,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0xB8000400,,"		ARM64Op_str_immediate_1_32_bit,                                 	/* 0xB8000400	STR       	 */","		0xB8000400,	/* STR       	ARM64Op_str_immediate_1_32_bit	 */"
174,,,,LDR,immediate_1_32_bit,immediate_1,32_bit,,1,0,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0xB8400400,,"		ARM64Op_ldr_immediate_1_32_bit,                                 	/* 0xB8400400	LDR       	 */","		0xB8400400,	/* LDR       	ARM64Op_ldr_immediate_1_32_bit	 */"
175,,,,LDRSW,immediate_Post_index,immediate,Post_index,,1,0,1,1,1,0,0,0,1,0,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0xB8800400,,"		ARM64Op_ldrsw_immediate_Post_index,                             	/* 0xB8800400	LDRSW     	 */","		0xB8800400,	/* LDRSW     	ARM64Op_ldrsw_immediate_Post_index	 */"
176,,,,STR,immediate_SIMD_FP_1_32_bit,immediate_SIMD_FP_1,32_bit,,1,0,1,1,1,1,0,0,0,0,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0xBC000400,,"		ARM64Op_str_immediate_SIMD_FP_1_32_bit,                         	/* 0xBC000400	STR       	 */","		0xBC000400,	/* STR       	ARM64Op_str_immediate_SIMD_FP_1_32_bit	 */"
177,,,,LDR,immediate_SIMD_FP_1_32_bit,immediate_SIMD_FP_1,32_bit,,1,0,1,1,1,1,0,0,0,1,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0xBC400400,,"		ARM64Op_ldr_immediate_SIMD_FP_1_32_bit,                         	/* 0xBC400400	LDR       	 */","		0xBC400400,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_1_32_bit	 */"
178,,,,STR,immediate_1_64_bit,immediate_1,64_bit,,1,1,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0xF8000400,,"		ARM64Op_str_immediate_1_64_bit,                                 	/* 0xF8000400	STR       	 */","		0xF8000400,	/* STR       	ARM64Op_str_immediate_1_64_bit	 */"
179,,,,LDR,immediate_1_64_bit,immediate_1,64_bit,,1,1,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0xF8400400,,"		ARM64Op_ldr_immediate_1_64_bit,                                 	/* 0xF8400400	LDR       	 */","		0xF8400400,	/* LDR       	ARM64Op_ldr_immediate_1_64_bit	 */"
180,,,,STR,immediate_SIMD_FP_1_64_bit,immediate_SIMD_FP_1,64_bit,,1,1,1,1,1,1,0,0,0,0,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0xFC000400,,"		ARM64Op_str_immediate_SIMD_FP_1_64_bit,                         	/* 0xFC000400	STR       	 */","		0xFC000400,	/* STR       	ARM64Op_str_immediate_SIMD_FP_1_64_bit	 */"
181,,,,LDR,immediate_SIMD_FP_1_64_bit,immediate_SIMD_FP_1,64_bit,,1,1,1,1,1,1,0,0,0,1,0,imm9,,,,,,,,,0,1,Rn,,,,,Rt,,,,,0xFC400400,,"		ARM64Op_ldr_immediate_SIMD_FP_1_64_bit,                         	/* 0xFC400400	LDR       	 */","		0xFC400400,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_1_64_bit	 */"
182,,,Load/store register (unprivileged),,,,,,size,,1,1,1,V,0,0,opc,,0,imm9,,,,,,,,,1,0,Rn,,,,,Rt,,,,,,,	/* Load/store register (unprivileged) */,	/* Load/store register (unprivileged) */
183,,,,STTRB,,,,,0,0,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,1,0,Rn,,,,,Rt,,,,,0x38000800,,"		ARM64Op_sttrb,                                                  	/* 0x38000800	STTRB     	 */","		0x38000800,	/* STTRB     	ARM64Op_sttrb	 */"
184,,,,LDTRB,,,,,0,0,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,1,0,Rn,,,,,Rt,,,,,0x38400800,,"		ARM64Op_ldtrb,                                                  	/* 0x38400800	LDTRB     	 */","		0x38400800,	/* LDTRB     	ARM64Op_ldtrb	 */"
185,,,,LDTRSB,64_bit,,64_bit,,0,0,1,1,1,0,0,0,1,0,0,imm9,,,,,,,,,1,0,Rn,,,,,Rt,,,,,0x38800800,,"		ARM64Op_ldtrsb_64_bit,                                          	/* 0x38800800	LDTRSB    	 */","		0x38800800,	/* LDTRSB    	ARM64Op_ldtrsb_64_bit	 */"
186,,,,LDTRSB,32_bit,,32_bit,,0,0,1,1,1,0,0,0,1,1,0,imm9,,,,,,,,,1,0,Rn,,,,,Rt,,,,,0x38C00800,,"		ARM64Op_ldtrsb_32_bit,                                          	/* 0x38C00800	LDTRSB    	 */","		0x38C00800,	/* LDTRSB    	ARM64Op_ldtrsb_32_bit	 */"
187,,,,STTRH,,,,,0,1,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,1,0,Rn,,,,,Rt,,,,,0x78000800,,"		ARM64Op_sttrh,                                                  	/* 0x78000800	STTRH     	 */","		0x78000800,	/* STTRH     	ARM64Op_sttrh	 */"
188,,,,LDTRH,,,,,0,1,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,1,0,Rn,,,,,Rt,,,,,0x78400800,,"		ARM64Op_ldtrh,                                                  	/* 0x78400800	LDTRH     	 */","		0x78400800,	/* LDTRH     	ARM64Op_ldtrh	 */"
189,,,,LDTRSH,64_bit,,64_bit,,0,1,1,1,1,0,0,0,1,0,0,imm9,,,,,,,,,1,0,Rn,,,,,Rt,,,,,0x78800800,,"		ARM64Op_ldtrsh_64_bit,                                          	/* 0x78800800	LDTRSH    	 */","		0x78800800,	/* LDTRSH    	ARM64Op_ldtrsh_64_bit	 */"
190,,,,LDTRSH,32_bit,,32_bit,,0,1,1,1,1,0,0,0,1,1,0,imm9,,,,,,,,,1,0,Rn,,,,,Rt,,,,,0x78C00800,,"		ARM64Op_ldtrsh_32_bit,                                          	/* 0x78C00800	LDTRSH    	 */","		0x78C00800,	/* LDTRSH    	ARM64Op_ldtrsh_32_bit	 */"
191,,,,STTR,32_bit,,32_bit,,1,0,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,1,0,Rn,,,,,Rt,,,,,0xB8000800,,"		ARM64Op_sttr_32_bit,                                            	/* 0xB8000800	STTR      	 */","		0xB8000800,	/* STTR      	ARM64Op_sttr_32_bit	 */"
192,,,,LDTR,32_bit,,32_bit,,1,0,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,1,0,Rn,,,,,Rt,,,,,0xB8400800,,"		ARM64Op_ldtr_32_bit,                                            	/* 0xB8400800	LDTR      	 */","		0xB8400800,	/* LDTR      	ARM64Op_ldtr_32_bit	 */"
193,,,,LDTRSW,,,,,1,0,1,1,1,0,0,0,1,0,0,imm9,,,,,,,,,1,0,Rn,,,,,Rt,,,,,0xB8800800,,"		ARM64Op_ldtrsw,                                                 	/* 0xB8800800	LDTRSW    	 */","		0xB8800800,	/* LDTRSW    	ARM64Op_ldtrsw	 */"
194,,,,STTR,64_bit,,64_bit,,1,1,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,1,0,Rn,,,,,Rt,,,,,0xF8000800,,"		ARM64Op_sttr_64_bit,                                            	/* 0xF8000800	STTR      	 */","		0xF8000800,	/* STTR      	ARM64Op_sttr_64_bit	 */"
195,,,,LDTR,64_bit,,64_bit,,1,1,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,1,0,Rn,,,,,Rt,,,,,0xF8400800,,"		ARM64Op_ldtr_64_bit,                                            	/* 0xF8400800	LDTR      	 */","		0xF8400800,	/* LDTR      	ARM64Op_ldtr_64_bit	 */"
196,,,Load/store register (immediate pre-indexed),,,,,,size,,1,1,1,V,0,0,opc,,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,,,	/* Load/store register (immediate pre-indexed) */,	/* Load/store register (immediate pre-indexed) */
197,,,,STRB,immediate_Pre_index,immediate,Pre_index,,0,0,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0x38000C00,,"		ARM64Op_strb_immediate_Pre_index,                               	/* 0x38000C00	STRB      	 */","		0x38000C00,	/* STRB      	ARM64Op_strb_immediate_Pre_index	 */"
198,,,,LDRB,immediate_Pre_index,immediate,Pre_index,,0,0,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0x38400C00,,"		ARM64Op_ldrb_immediate_Pre_index,                               	/* 0x38400C00	LDRB      	 */","		0x38400C00,	/* LDRB      	ARM64Op_ldrb_immediate_Pre_index	 */"
199,,,,LDRSB,immediate_2_64_bit,immediate_2,64_bit,,0,0,1,1,1,0,0,0,1,0,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0x38800C00,,"		ARM64Op_ldrsb_immediate_2_64_bit,                               	/* 0x38800C00	LDRSB     	 */","		0x38800C00,	/* LDRSB     	ARM64Op_ldrsb_immediate_2_64_bit	 */"
200,,,,LDRSB,immediate_2_32_bit,immediate_2,32_bit,,0,0,1,1,1,0,0,0,1,1,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0x38C00C00,,"		ARM64Op_ldrsb_immediate_2_32_bit,                               	/* 0x38C00C00	LDRSB     	 */","		0x38C00C00,	/* LDRSB     	ARM64Op_ldrsb_immediate_2_32_bit	 */"
201,,,,STR,immediate_SIMD_FP_2_8_bit,immediate_SIMD_FP_2,8_bit,,0,0,1,1,1,1,0,0,0,0,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0x3C000C00,,"		ARM64Op_str_immediate_SIMD_FP_2_8_bit,                          	/* 0x3C000C00	STR       	 */","		0x3C000C00,	/* STR       	ARM64Op_str_immediate_SIMD_FP_2_8_bit	 */"
202,,,,LDR,immediate_SIMD_FP_2_8_bit,immediate_SIMD_FP_2,8_bit,,0,0,1,1,1,1,0,0,0,1,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0x3C400C00,,"		ARM64Op_ldr_immediate_SIMD_FP_2_8_bit,                          	/* 0x3C400C00	LDR       	 */","		0x3C400C00,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_2_8_bit	 */"
203,,,,STR,immediate_SIMD_FP_2_128_bit,immediate_SIMD_FP_2,128_bit,,0,0,1,1,1,1,0,0,1,0,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0x3C800C00,,"		ARM64Op_str_immediate_SIMD_FP_2_128_bit,                        	/* 0x3C800C00	STR       	 */","		0x3C800C00,	/* STR       	ARM64Op_str_immediate_SIMD_FP_2_128_bit	 */"
204,,,,LDR,immediate_SIMD_FP_2_128_bit,immediate_SIMD_FP_2,128_bit,,0,0,1,1,1,1,0,0,1,1,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0x3CC00C00,,"		ARM64Op_ldr_immediate_SIMD_FP_2_128_bit,                        	/* 0x3CC00C00	LDR       	 */","		0x3CC00C00,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_2_128_bit	 */"
205,,,,STRH,immediate_Pre_index,immediate,Pre_index,,0,1,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0x78000C00,,"		ARM64Op_strh_immediate_Pre_index,                               	/* 0x78000C00	STRH      	 */","		0x78000C00,	/* STRH      	ARM64Op_strh_immediate_Pre_index	 */"
206,,,,LDRH,immediate_Pre_index,immediate,Pre_index,,0,1,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0x78400C00,,"		ARM64Op_ldrh_immediate_Pre_index,                               	/* 0x78400C00	LDRH      	 */","		0x78400C00,	/* LDRH      	ARM64Op_ldrh_immediate_Pre_index	 */"
207,,,,LDRSH,immediate_2_64_bit,immediate_2,64_bit,,0,1,1,1,1,0,0,0,1,0,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0x78800C00,,"		ARM64Op_ldrsh_immediate_2_64_bit,                               	/* 0x78800C00	LDRSH     	 */","		0x78800C00,	/* LDRSH     	ARM64Op_ldrsh_immediate_2_64_bit	 */"
208,,,,LDRSH,immediate_2_32_bit,immediate_2,32_bit,,0,1,1,1,1,0,0,0,1,1,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0x78C00C00,,"		ARM64Op_ldrsh_immediate_2_32_bit,                               	/* 0x78C00C00	LDRSH     	 */","		0x78C00C00,	/* LDRSH     	ARM64Op_ldrsh_immediate_2_32_bit	 */"
209,,,,STR,immediate_SIMD_FP_2_16_bit,immediate_SIMD_FP_2,16_bit,,0,1,1,1,1,1,0,0,0,0,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0x7C000C00,,"		ARM64Op_str_immediate_SIMD_FP_2_16_bit,                         	/* 0x7C000C00	STR       	 */","		0x7C000C00,	/* STR       	ARM64Op_str_immediate_SIMD_FP_2_16_bit	 */"
210,,,,LDR,immediate_SIMD_FP_2_16_bit,immediate_SIMD_FP_2,16_bit,,0,1,1,1,1,1,0,0,0,1,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0x7C400C00,,"		ARM64Op_ldr_immediate_SIMD_FP_2_16_bit,                         	/* 0x7C400C00	LDR       	 */","		0x7C400C00,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_2_16_bit	 */"
211,,,,STR,immediate_2_32_bit,immediate_2,32_bit,,1,0,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0xB8000C00,,"		ARM64Op_str_immediate_2_32_bit,                                 	/* 0xB8000C00	STR       	 */","		0xB8000C00,	/* STR       	ARM64Op_str_immediate_2_32_bit	 */"
212,,,,LDR,immediate_2_32_bit,immediate_2,32_bit,,1,0,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0xB8400C00,,"		ARM64Op_ldr_immediate_2_32_bit,                                 	/* 0xB8400C00	LDR       	 */","		0xB8400C00,	/* LDR       	ARM64Op_ldr_immediate_2_32_bit	 */"
213,,,,LDRSW,immediate_Pre_index,immediate,Pre_index,,1,0,1,1,1,0,0,0,1,0,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0xB8800C00,,"		ARM64Op_ldrsw_immediate_Pre_index,                              	/* 0xB8800C00	LDRSW     	 */","		0xB8800C00,	/* LDRSW     	ARM64Op_ldrsw_immediate_Pre_index	 */"
214,,,,STR,immediate_SIMD_FP_2_32_bit,immediate_SIMD_FP_2,32_bit,,1,0,1,1,1,1,0,0,0,0,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0xBC000C00,,"		ARM64Op_str_immediate_SIMD_FP_2_32_bit,                         	/* 0xBC000C00	STR       	 */","		0xBC000C00,	/* STR       	ARM64Op_str_immediate_SIMD_FP_2_32_bit	 */"
215,,,,LDR,immediate_SIMD_FP_2_32_bit,immediate_SIMD_FP_2,32_bit,,1,0,1,1,1,1,0,0,0,1,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0xBC400C00,,"		ARM64Op_ldr_immediate_SIMD_FP_2_32_bit,                         	/* 0xBC400C00	LDR       	 */","		0xBC400C00,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_2_32_bit	 */"
216,,,,STR,immediate_2_64_bit,immediate_2,64_bit,,1,1,1,1,1,0,0,0,0,0,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0xF8000C00,,"		ARM64Op_str_immediate_2_64_bit,                                 	/* 0xF8000C00	STR       	 */","		0xF8000C00,	/* STR       	ARM64Op_str_immediate_2_64_bit	 */"
217,,,,LDR,immediate_2_64_bit,immediate_2,64_bit,,1,1,1,1,1,0,0,0,0,1,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0xF8400C00,,"		ARM64Op_ldr_immediate_2_64_bit,                                 	/* 0xF8400C00	LDR       	 */","		0xF8400C00,	/* LDR       	ARM64Op_ldr_immediate_2_64_bit	 */"
218,,,,STR,immediate_SIMD_FP_2_64_bit,immediate_SIMD_FP_2,64_bit,,1,1,1,1,1,1,0,0,0,0,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0xFC000C00,,"		ARM64Op_str_immediate_SIMD_FP_2_64_bit,                         	/* 0xFC000C00	STR       	 */","		0xFC000C00,	/* STR       	ARM64Op_str_immediate_SIMD_FP_2_64_bit	 */"
219,,,,LDR,immediate_SIMD_FP_2_64_bit,immediate_SIMD_FP_2,64_bit,,1,1,1,1,1,1,0,0,0,1,0,imm9,,,,,,,,,1,1,Rn,,,,,Rt,,,,,0xFC400C00,,"		ARM64Op_ldr_immediate_SIMD_FP_2_64_bit,                         	/* 0xFC400C00	LDR       	 */","		0xFC400C00,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_2_64_bit	 */"
220,,,Load/store register (register offset),,,,,,size,,1,1,1,v,0,0,opc,,1,Rm,,,,,option,,,S,1,0,Rn,,,,,Rt,,,,,,,	/* Load/store register (register offset) */,	/* Load/store register (register offset) */
221,,,,STRB,register,register,,,0,0,1,1,1,0,0,0,0,0,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0x38200800,,"		ARM64Op_strb_register,                                          	/* 0x38200800	STRB      	 */","		0x38200800,	/* STRB      	ARM64Op_strb_register	 */"
222,,,,LDRB,register,register,,,0,0,1,1,1,0,0,0,0,1,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0x38600800,,"		ARM64Op_ldrb_register,                                          	/* 0x38600800	LDRB      	 */","		0x38600800,	/* LDRB      	ARM64Op_ldrb_register	 */"
223,,,,LDRSB,register_64_bit,register,64_bit,,0,0,1,1,1,0,0,0,1,0,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0x38A00800,,"		ARM64Op_ldrsb_register_64_bit,                                  	/* 0x38A00800	LDRSB     	 */","		0x38A00800,	/* LDRSB     	ARM64Op_ldrsb_register_64_bit	 */"
224,,,,LDRSB,register_32_bit,register,32_bit,,0,0,1,1,1,0,0,0,1,1,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0x38E00800,,"		ARM64Op_ldrsb_register_32_bit,                                  	/* 0x38E00800	LDRSB     	 */","		0x38E00800,	/* LDRSB     	ARM64Op_ldrsb_register_32_bit	 */"
225,,,,STR,register_SIMD_FP_8_bit,register_SIMD_FP,8_bit,,0,0,1,1,1,1,0,0,0,0,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0x3C200800,,"		ARM64Op_str_register_SIMD_FP_8_bit,                             	/* 0x3C200800	STR       	 */","		0x3C200800,	/* STR       	ARM64Op_str_register_SIMD_FP_8_bit	 */"
226,,,,LDR,register_SIMD_FP_8_bit,register_SIMD_FP,8_bit,,0,0,1,1,1,1,0,0,0,1,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0x3C600800,,"		ARM64Op_ldr_register_SIMD_FP_8_bit,                             	/* 0x3C600800	LDR       	 */","		0x3C600800,	/* LDR       	ARM64Op_ldr_register_SIMD_FP_8_bit	 */"
227,,,,STR,register_SIMD_FP_128_bit,register_SIMD_FP,128_bit,,0,0,1,1,1,1,0,0,1,0,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0x3CA00800,,"		ARM64Op_str_register_SIMD_FP_128_bit,                           	/* 0x3CA00800	STR       	 */","		0x3CA00800,	/* STR       	ARM64Op_str_register_SIMD_FP_128_bit	 */"
228,,,,LDR,register_SIMD_FP_128_bit,register_SIMD_FP,128_bit,,0,0,1,1,1,1,0,0,1,1,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0x3CE00800,,"		ARM64Op_ldr_register_SIMD_FP_128_bit,                           	/* 0x3CE00800	LDR       	 */","		0x3CE00800,	/* LDR       	ARM64Op_ldr_register_SIMD_FP_128_bit	 */"
229,,,,STRH,register,register,,,0,1,1,1,1,0,0,0,0,0,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0x78200800,,"		ARM64Op_strh_register,                                          	/* 0x78200800	STRH      	 */","		0x78200800,	/* STRH      	ARM64Op_strh_register	 */"
230,,,,LDRH,register,register,,,0,1,1,1,1,0,0,0,0,1,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0x78600800,,"		ARM64Op_ldrh_register,                                          	/* 0x78600800	LDRH      	 */","		0x78600800,	/* LDRH      	ARM64Op_ldrh_register	 */"
231,,,,LDRSH,register_64_bit,register,64_bit,,0,1,1,1,1,0,0,0,1,0,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0x78A00800,,"		ARM64Op_ldrsh_register_64_bit,                                  	/* 0x78A00800	LDRSH     	 */","		0x78A00800,	/* LDRSH     	ARM64Op_ldrsh_register_64_bit	 */"
232,,,,LDRSH,register_32_bit,register,32_bit,,0,1,1,1,1,0,0,0,1,1,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0x78E00800,,"		ARM64Op_ldrsh_register_32_bit,                                  	/* 0x78E00800	LDRSH     	 */","		0x78E00800,	/* LDRSH     	ARM64Op_ldrsh_register_32_bit	 */"
233,,,,STR,register_SIMD_FP_16_bit,register_SIMD_FP,16_bit,,0,1,1,1,1,1,0,0,0,0,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0x7C200800,,"		ARM64Op_str_register_SIMD_FP_16_bit,                            	/* 0x7C200800	STR       	 */","		0x7C200800,	/* STR       	ARM64Op_str_register_SIMD_FP_16_bit	 */"
234,,,,LDR,register_SIMD_FP_16_bit,register_SIMD_FP,16_bit,,0,1,1,1,1,1,0,0,0,1,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0x7C600800,,"		ARM64Op_ldr_register_SIMD_FP_16_bit,                            	/* 0x7C600800	LDR       	 */","		0x7C600800,	/* LDR       	ARM64Op_ldr_register_SIMD_FP_16_bit	 */"
235,,,,STR,register_32_bit,register,32_bit,,1,0,1,1,1,0,0,0,0,0,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0xB8200800,,"		ARM64Op_str_register_32_bit,                                    	/* 0xB8200800	STR       	 */","		0xB8200800,	/* STR       	ARM64Op_str_register_32_bit	 */"
236,,,,LDR,register_32_bit,register,32_bit,,1,0,1,1,1,0,0,0,0,1,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0xB8600800,,"		ARM64Op_ldr_register_32_bit,                                    	/* 0xB8600800	LDR       	 */","		0xB8600800,	/* LDR       	ARM64Op_ldr_register_32_bit	 */"
237,,,,LDRSW,register,register,,,1,0,1,1,1,0,0,0,1,0,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0xB8A00800,,"		ARM64Op_ldrsw_register,                                         	/* 0xB8A00800	LDRSW     	 */","		0xB8A00800,	/* LDRSW     	ARM64Op_ldrsw_register	 */"
238,,,,STR,register_SIMD_FP_32_bit,register_SIMD_FP,32_bit,,1,0,1,1,1,1,0,0,0,0,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0xBC200800,,"		ARM64Op_str_register_SIMD_FP_32_bit,                            	/* 0xBC200800	STR       	 */","		0xBC200800,	/* STR       	ARM64Op_str_register_SIMD_FP_32_bit	 */"
239,,,,LDR,register_SIMD_FP_32_bit,register_SIMD_FP,32_bit,,1,0,1,1,1,1,0,0,0,1,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0xBC600800,,"		ARM64Op_ldr_register_SIMD_FP_32_bit,                            	/* 0xBC600800	LDR       	 */","		0xBC600800,	/* LDR       	ARM64Op_ldr_register_SIMD_FP_32_bit	 */"
240,,,,STR,register_64_bit,register,64_bit,,1,1,1,1,1,0,0,0,0,0,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0xF8200800,,"		ARM64Op_str_register_64_bit,                                    	/* 0xF8200800	STR       	 */","		0xF8200800,	/* STR       	ARM64Op_str_register_64_bit	 */"
241,,,,LDR,register_64_bit,register,64_bit,,1,1,1,1,1,0,0,0,0,1,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0xF8600800,,"		ARM64Op_ldr_register_64_bit,                                    	/* 0xF8600800	LDR       	 */","		0xF8600800,	/* LDR       	ARM64Op_ldr_register_64_bit	 */"
242,,,,PRFM,register,register,,,1,1,1,1,1,0,0,0,1,0,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0xF8A00800,,"		ARM64Op_prfm_register,                                          	/* 0xF8A00800	PRFM      	 */","		0xF8A00800,	/* PRFM      	ARM64Op_prfm_register	 */"
243,,,,STR,register_SIMD_FP_64_bit,register_SIMD_FP,64_bit,,1,1,1,1,1,1,0,0,0,0,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0xFC200800,,"		ARM64Op_str_register_SIMD_FP_64_bit,                            	/* 0xFC200800	STR       	 */","		0xFC200800,	/* STR       	ARM64Op_str_register_SIMD_FP_64_bit	 */"
244,,,,LDR,register_SIMD_FP_64_bit,register_SIMD_FP,64_bit,,1,1,1,1,1,1,0,0,0,1,1,Rm,,,,,-,-,-,S,1,0,Rn,,,,,Rt,,,,,0xFC600800,,"		ARM64Op_ldr_register_SIMD_FP_64_bit,                            	/* 0xFC600800	LDR       	 */","		0xFC600800,	/* LDR       	ARM64Op_ldr_register_SIMD_FP_64_bit	 */"
245,,,Load/store register (unsigned immediate),,,,,,size,,1,1,1,v,0,1,opc,,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,,,	/* Load/store register (unsigned immediate) */,	/* Load/store register (unsigned immediate) */
246,,,,STRB,immediate_Unsigned_offset,immediate,Unsigned_offset,,0,0,1,1,1,0,0,1,0,0,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0x39000000,,"		ARM64Op_strb_immediate_Unsigned_offset,                         	/* 0x39000000	STRB      	 */","		0x39000000,	/* STRB      	ARM64Op_strb_immediate_Unsigned_offset	 */"
247,,,,LDRB,immediate_Unsigned_offset,immediate,Unsigned_offset,,0,0,1,1,1,0,0,1,0,1,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0x39400000,,"		ARM64Op_ldrb_immediate_Unsigned_offset,                         	/* 0x39400000	LDRB      	 */","		0x39400000,	/* LDRB      	ARM64Op_ldrb_immediate_Unsigned_offset	 */"
248,,,,LDRSB,immediate_3_64_bit,immediate_3,64_bit,,0,0,1,1,1,0,0,1,1,0,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0x39800000,,"		ARM64Op_ldrsb_immediate_3_64_bit,                               	/* 0x39800000	LDRSB     	 */","		0x39800000,	/* LDRSB     	ARM64Op_ldrsb_immediate_3_64_bit	 */"
249,,,,LDRSB,immediate_3_32_bit,immediate_3,32_bit,,0,0,1,1,1,0,0,1,1,1,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0x39C00000,,"		ARM64Op_ldrsb_immediate_3_32_bit,                               	/* 0x39C00000	LDRSB     	 */","		0x39C00000,	/* LDRSB     	ARM64Op_ldrsb_immediate_3_32_bit	 */"
250,,,,STR,immediate_SIMD_FP_8_bit,immediate_SIMD_FP,8_bit,,0,0,1,1,1,1,0,1,0,0,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0x3D000000,,"		ARM64Op_str_immediate_SIMD_FP_8_bit,                            	/* 0x3D000000	STR       	 */","		0x3D000000,	/* STR       	ARM64Op_str_immediate_SIMD_FP_8_bit	 */"
251,,,,LDR,immediate_SIMD_FP_8_bit,immediate_SIMD_FP,8_bit,,0,0,1,1,1,1,0,1,0,1,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0x3D400000,,"		ARM64Op_ldr_immediate_SIMD_FP_8_bit,                            	/* 0x3D400000	LDR       	 */","		0x3D400000,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_8_bit	 */"
252,,,,STR,immediate_SIMD_FP_128_bit,immediate_SIMD_FP,128_bit,,0,0,1,1,1,1,0,1,1,0,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0x3D800000,,"		ARM64Op_str_immediate_SIMD_FP_128_bit,                          	/* 0x3D800000	STR       	 */","		0x3D800000,	/* STR       	ARM64Op_str_immediate_SIMD_FP_128_bit	 */"
253,,,,LDR,immediate_SIMD_FP_128_bit,immediate_SIMD_FP,128_bit,,0,0,1,1,1,1,0,1,1,1,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0x3DC00000,,"		ARM64Op_ldr_immediate_SIMD_FP_128_bit,                          	/* 0x3DC00000	LDR       	 */","		0x3DC00000,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_128_bit	 */"
254,,,,STRH,immediate_Unsigned_offset,immediate,Unsigned_offset,,0,1,1,1,1,0,0,1,0,0,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0x79000000,,"		ARM64Op_strh_immediate_Unsigned_offset,                         	/* 0x79000000	STRH      	 */","		0x79000000,	/* STRH      	ARM64Op_strh_immediate_Unsigned_offset	 */"
255,,,,LDRH,immediate_Unsigned_offset,immediate,Unsigned_offset,,0,1,1,1,1,0,0,1,0,1,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0x79400000,,"		ARM64Op_ldrh_immediate_Unsigned_offset,                         	/* 0x79400000	LDRH      	 */","		0x79400000,	/* LDRH      	ARM64Op_ldrh_immediate_Unsigned_offset	 */"
256,,,,LDRSH,immediate_3_64_bit,immediate_3,64_bit,,0,1,1,1,1,0,0,1,1,0,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0x79800000,,"		ARM64Op_ldrsh_immediate_3_64_bit,                               	/* 0x79800000	LDRSH     	 */","		0x79800000,	/* LDRSH     	ARM64Op_ldrsh_immediate_3_64_bit	 */"
257,,,,LDRSH,immediate_3_32_bit,immediate_3,32_bit,,0,1,1,1,1,0,0,1,1,1,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0x79C00000,,"		ARM64Op_ldrsh_immediate_3_32_bit,                               	/* 0x79C00000	LDRSH     	 */","		0x79C00000,	/* LDRSH     	ARM64Op_ldrsh_immediate_3_32_bit	 */"
258,,,,STR,immediate_SIMD_FP_16_bit,immediate_SIMD_FP,16_bit,,0,1,1,1,1,1,0,1,0,0,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0x7D000000,,"		ARM64Op_str_immediate_SIMD_FP_16_bit,                           	/* 0x7D000000	STR       	 */","		0x7D000000,	/* STR       	ARM64Op_str_immediate_SIMD_FP_16_bit	 */"
259,,,,LDR,immediate_SIMD_FP_16_bit,immediate_SIMD_FP,16_bit,,0,1,1,1,1,1,0,1,0,1,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0x7D400000,,"		ARM64Op_ldr_immediate_SIMD_FP_16_bit,                           	/* 0x7D400000	LDR       	 */","		0x7D400000,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_16_bit	 */"
260,,,,STR,immediate_3_32_bit,immediate_3,32_bit,,1,0,1,1,1,0,0,1,0,0,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0xB9000000,,"		ARM64Op_str_immediate_3_32_bit,                                 	/* 0xB9000000	STR       	 */","		0xB9000000,	/* STR       	ARM64Op_str_immediate_3_32_bit	 */"
261,,,,LDR,immediate_3_32_bit,immediate_3,32_bit,,1,0,1,1,1,0,0,1,0,1,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0xB9400000,,"		ARM64Op_ldr_immediate_3_32_bit,                                 	/* 0xB9400000	LDR       	 */","		0xB9400000,	/* LDR       	ARM64Op_ldr_immediate_3_32_bit	 */"
262,,,,LDRSW,immediate_Unsigned_offset,immediate,Unsigned_offset,,1,0,1,1,1,0,0,1,1,0,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0xB9800000,,"		ARM64Op_ldrsw_immediate_Unsigned_offset,                        	/* 0xB9800000	LDRSW     	 */","		0xB9800000,	/* LDRSW     	ARM64Op_ldrsw_immediate_Unsigned_offset	 */"
263,,,,STR,immediate_SIMD_FP_32_bit,immediate_SIMD_FP,32_bit,,1,0,1,1,1,1,0,1,0,0,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0xBD000000,,"		ARM64Op_str_immediate_SIMD_FP_32_bit,                           	/* 0xBD000000	STR       	 */","		0xBD000000,	/* STR       	ARM64Op_str_immediate_SIMD_FP_32_bit	 */"
264,,,,LDR,immediate_SIMD_FP_32_bit,immediate_SIMD_FP,32_bit,,1,0,1,1,1,1,0,1,0,1,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0xBD400000,,"		ARM64Op_ldr_immediate_SIMD_FP_32_bit,                           	/* 0xBD400000	LDR       	 */","		0xBD400000,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_32_bit	 */"
265,,,,STR,immediate_3_64_bit,immediate_3,64_bit,,1,1,1,1,1,0,0,1,0,0,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0xF9000000,,"		ARM64Op_str_immediate_3_64_bit,                                 	/* 0xF9000000	STR       	 */","		0xF9000000,	/* STR       	ARM64Op_str_immediate_3_64_bit	 */"
266,,,,LDR,immediate_3_64_bit,immediate_3,64_bit,,1,1,1,1,1,0,0,1,0,1,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0xF9400000,,"		ARM64Op_ldr_immediate_3_64_bit,                                 	/* 0xF9400000	LDR       	 */","		0xF9400000,	/* LDR       	ARM64Op_ldr_immediate_3_64_bit	 */"
267,,,,PRFM,immediate,immediate,,,1,1,1,1,1,0,0,1,1,0,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0xF9800000,,"		ARM64Op_prfm_immediate,                                         	/* 0xF9800000	PRFM      	 */","		0xF9800000,	/* PRFM      	ARM64Op_prfm_immediate	 */"
268,,,,STR,immediate_SIMD_FP_64_bit,immediate_SIMD_FP,64_bit,,1,1,1,1,1,1,0,1,0,0,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0xFD000000,,"		ARM64Op_str_immediate_SIMD_FP_64_bit,                           	/* 0xFD000000	STR       	 */","		0xFD000000,	/* STR       	ARM64Op_str_immediate_SIMD_FP_64_bit	 */"
269,,,,LDR,immediate_SIMD_FP_64_bit,immediate_SIMD_FP,64_bit,,1,1,1,1,1,1,0,1,0,1,imm12,,,,,,,,,,,,Rn,,,,,Rt,,,,,0xFD400000,,"		ARM64Op_ldr_immediate_SIMD_FP_64_bit,                           	/* 0xFD400000	LDR       	 */","		0xFD400000,	/* LDR       	ARM64Op_ldr_immediate_SIMD_FP_64_bit	 */"
270,,Data processing  Immediate,,,,,,,,,,1,0,0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,/* Data processing  Immediate */,/* Data processing  Immediate */
271,,,PC-rel. addressing,,,,,,op,immlo,,1,0,0,0,0,immhi,,,,,,,,,,,,,,,,,,,Rd,,,,,,,	/* PC-rel. addressing */,	/* PC-rel. addressing */
272,,,,ADR,,,,,0,immlo,,1,0,0,0,0,immhi,,,,,,,,,,,,,,,,,,,Rd,,,,,0x10000000,,"		ARM64Op_adr,                                                    	/* 0x10000000	ADR       	 */","		0x10000000,	/* ADR       	ARM64Op_adr	 */"
273,,,,ADRP,,,,,1,immlo,,1,0,0,0,0,immhi,,,,,,,,,,,,,,,,,,,Rd,,,,,0x90000000,,"		ARM64Op_adrp,                                                   	/* 0x90000000	ADRP      	 */","		0x90000000,	/* ADRP      	ARM64Op_adrp	 */"
274,,,Add/subtract (immediate),,,,,,sf,op,S,1,0,0,0,1,shift,,imm12,,,,,,,,,,,,Rn,,,,,Rd,,,,,,,	/* Add/subtract (immediate) */,	/* Add/subtract (immediate) */
275,,,,ADD,immediate_32_bit,immediate,32_bit,,0,0,0,1,0,0,0,1,-,-,imm12,,,,,,,,,,,,Rn,,,,,Rd,,,,,0x11000000,,"		ARM64Op_add_immediate_32_bit,                                   	/* 0x11000000	ADD       	 */","		0x11000000,	/* ADD       	ARM64Op_add_immediate_32_bit	 */"
276,,,,ADDS,immediate_32_bit,immediate,32_bit,,0,0,1,1,0,0,0,1,-,-,imm12,,,,,,,,,,,,Rn,,,,,Rd,,,,,0x31000000,,"		ARM64Op_adds_immediate_32_bit,                                  	/* 0x31000000	ADDS      	 */","		0x31000000,	/* ADDS      	ARM64Op_adds_immediate_32_bit	 */"
277,,,,SUB,immediate_32_bit,immediate,32_bit,,0,1,0,1,0,0,0,1,-,-,imm12,,,,,,,,,,,,Rn,,,,,Rd,,,,,0x51000000,,"		ARM64Op_sub_immediate_32_bit,                                   	/* 0x51000000	SUB       	 */","		0x51000000,	/* SUB       	ARM64Op_sub_immediate_32_bit	 */"
278,,,,SUBS,immediate_32_bit,immediate,32_bit,,0,1,1,1,0,0,0,1,-,-,imm12,,,,,,,,,,,,Rn,,,,,Rd,,,,,0x71000000,,"		ARM64Op_subs_immediate_32_bit,                                  	/* 0x71000000	SUBS      	 */","		0x71000000,	/* SUBS      	ARM64Op_subs_immediate_32_bit	 */"
279,,,,ADD,immediate_64_bit,immediate,64_bit,,1,0,0,1,0,0,0,1,-,-,imm12,,,,,,,,,,,,Rn,,,,,Rd,,,,,0x91000000,,"		ARM64Op_add_immediate_64_bit,                                   	/* 0x91000000	ADD       	 */","		0x91000000,	/* ADD       	ARM64Op_add_immediate_64_bit	 */"
280,,,,ADDS,immediate_64_bit,immediate,64_bit,,1,0,1,1,0,0,0,1,-,-,imm12,,,,,,,,,,,,Rn,,,,,Rd,,,,,0xB1000000,,"		ARM64Op_adds_immediate_64_bit,                                  	/* 0xB1000000	ADDS      	 */","		0xB1000000,	/* ADDS      	ARM64Op_adds_immediate_64_bit	 */"
281,,,,SUB,immediate_64_bit,immediate,64_bit,,1,1,0,1,0,0,0,1,-,-,imm12,,,,,,,,,,,,Rn,,,,,Rd,,,,,0xD1000000,,"		ARM64Op_sub_immediate_64_bit,                                   	/* 0xD1000000	SUB       	 */","		0xD1000000,	/* SUB       	ARM64Op_sub_immediate_64_bit	 */"
282,,,,SUBS,immediate_64_bit,immediate,64_bit,,1,1,1,1,0,0,0,1,-,-,imm12,,,,,,,,,,,,Rn,,,,,Rd,,,,,0xF1000000,,"		ARM64Op_subs_immediate_64_bit,                                  	/* 0xF1000000	SUBS      	 */","		0xF1000000,	/* SUBS      	ARM64Op_subs_immediate_64_bit	 */"
283,,,Logical (immediate),,,,,,sf,opc,,1,0,0,1,0,0,N,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,,,	/* Logical (immediate) */,	/* Logical (immediate) */
284,,,,AND,immediate_32_bit,immediate,32_bit,,0,0,0,1,0,0,1,0,0,0,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,0x12000000,,"		ARM64Op_and_immediate_32_bit,                                   	/* 0x12000000	AND       	 */","		0x12000000,	/* AND       	ARM64Op_and_immediate_32_bit	 */"
285,,,,ORR,immediate_32_bit,immediate,32_bit,,0,0,1,1,0,0,1,0,0,0,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,0x32000000,,"		ARM64Op_orr_immediate_32_bit,                                   	/* 0x32000000	ORR       	 */","		0x32000000,	/* ORR       	ARM64Op_orr_immediate_32_bit	 */"
286,,,,EOR,immediate_32_bit,immediate,32_bit,,0,1,0,1,0,0,1,0,0,0,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,0x52000000,,"		ARM64Op_eor_immediate_32_bit,                                   	/* 0x52000000	EOR       	 */","		0x52000000,	/* EOR       	ARM64Op_eor_immediate_32_bit	 */"
287,,,,ANDS,immediate_32_bit,immediate,32_bit,,0,1,1,1,0,0,1,0,0,0,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,0x72000000,,"		ARM64Op_ands_immediate_32_bit,                                  	/* 0x72000000	ANDS      	 */","		0x72000000,	/* ANDS      	ARM64Op_ands_immediate_32_bit	 */"
288,,,,AND,immediate_64_bit,immediate,64_bit,,1,0,0,1,0,0,1,0,0,-,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,0x92000000,,"		ARM64Op_and_immediate_64_bit,                                   	/* 0x92000000	AND       	 */","		0x92000000,	/* AND       	ARM64Op_and_immediate_64_bit	 */"
289,,,,ORR,immediate_64_bit,immediate,64_bit,,1,0,1,1,0,0,1,0,0,-,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,0xB2000000,,"		ARM64Op_orr_immediate_64_bit,                                   	/* 0xB2000000	ORR       	 */","		0xB2000000,	/* ORR       	ARM64Op_orr_immediate_64_bit	 */"
290,,,,EOR,immediate_64_bit,immediate,64_bit,,1,1,0,1,0,0,1,0,0,-,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,0xD2000000,,"		ARM64Op_eor_immediate_64_bit,                                   	/* 0xD2000000	EOR       	 */","		0xD2000000,	/* EOR       	ARM64Op_eor_immediate_64_bit	 */"
291,,,,ANDS,immediate_64_bit,immediate,64_bit,,1,1,1,1,0,0,1,0,0,-,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,0xF2000000,,"		ARM64Op_ands_immediate_64_bit,                                  	/* 0xF2000000	ANDS      	 */","		0xF2000000,	/* ANDS      	ARM64Op_ands_immediate_64_bit	 */"
292,,,Move wide (immediate),,,,,,sf,opc,,1,0,0,1,0,1,hw,,imm16,,,,,,,,,,,,,,,,Rd,,,,,,,	/* Move wide (immediate) */,	/* Move wide (immediate) */
293,,,,MOVN,32_bit,,32_bit,,0,0,0,1,0,0,1,0,1,-,-,imm16,,,,,,,,,,,,,,,,Rd,,,,,0x12800000,,"		ARM64Op_movn_32_bit,                                            	/* 0x12800000	MOVN      	 */","		0x12800000,	/* MOVN      	ARM64Op_movn_32_bit	 */"
294,,,,MOVZ,32_bit,,32_bit,,0,1,0,1,0,0,1,0,1,-,-,imm16,,,,,,,,,,,,,,,,Rd,,,,,0x52800000,,"		ARM64Op_movz_32_bit,                                            	/* 0x52800000	MOVZ      	 */","		0x52800000,	/* MOVZ      	ARM64Op_movz_32_bit	 */"
295,,,,MOVK,32_bit,,32_bit,,0,1,1,1,0,0,1,0,1,-,-,imm16,,,,,,,,,,,,,,,,Rd,,,,,0x72800000,,"		ARM64Op_movk_32_bit,                                            	/* 0x72800000	MOVK      	 */","		0x72800000,	/* MOVK      	ARM64Op_movk_32_bit	 */"
296,,,,MOVN,64_bit,,64_bit,,1,0,0,1,0,0,1,0,1,-,-,imm16,,,,,,,,,,,,,,,,Rd,,,,,0x92800000,,"		ARM64Op_movn_64_bit,                                            	/* 0x92800000	MOVN      	 */","		0x92800000,	/* MOVN      	ARM64Op_movn_64_bit	 */"
297,,,,MOVZ,64_bit,,64_bit,,1,1,0,1,0,0,1,0,1,-,-,imm16,,,,,,,,,,,,,,,,Rd,,,,,0xD2800000,,"		ARM64Op_movz_64_bit,                                            	/* 0xD2800000	MOVZ      	 */","		0xD2800000,	/* MOVZ      	ARM64Op_movz_64_bit	 */"
298,,,,MOVK,64_bit,,64_bit,,1,1,1,1,0,0,1,0,1,-,-,imm16,,,,,,,,,,,,,,,,Rd,,,,,0xF2800000,,"		ARM64Op_movk_64_bit,                                            	/* 0xF2800000	MOVK      	 */","		0xF2800000,	/* MOVK      	ARM64Op_movk_64_bit	 */"
299,,,Bitfield,,,,,,sf,opc,,1,0,0,1,1,0,N,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,,,	/* Bitfield */,	/* Bitfield */
300,,,,SBFM,32_bit,,32_bit,,0,0,0,1,0,0,1,1,0,0,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,0x13000000,,"		ARM64Op_sbfm_32_bit,                                            	/* 0x13000000	SBFM      	 */","		0x13000000,	/* SBFM      	ARM64Op_sbfm_32_bit	 */"
301,,,,BFM,32_bit,,32_bit,,0,0,1,1,0,0,1,1,0,0,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,0x33000000,,"		ARM64Op_bfm_32_bit,                                             	/* 0x33000000	BFM       	 */","		0x33000000,	/* BFM       	ARM64Op_bfm_32_bit	 */"
302,,,,UBFM,32_bit,,32_bit,,0,1,0,1,0,0,1,1,0,0,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,0x53000000,,"		ARM64Op_ubfm_32_bit,                                            	/* 0x53000000	UBFM      	 */","		0x53000000,	/* UBFM      	ARM64Op_ubfm_32_bit	 */"
303,,,,SBFM,64_bit,,64_bit,,1,0,0,1,0,0,1,1,0,1,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,0x93400000,,"		ARM64Op_sbfm_64_bit,                                            	/* 0x93400000	SBFM      	 */","		0x93400000,	/* SBFM      	ARM64Op_sbfm_64_bit	 */"
304,,,,BFM,64_bit,,64_bit,,1,0,1,1,0,0,1,1,0,1,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,0xB3400000,,"		ARM64Op_bfm_64_bit,                                             	/* 0xB3400000	BFM       	 */","		0xB3400000,	/* BFM       	ARM64Op_bfm_64_bit	 */"
305,,,,UBFM,64_bit,,64_bit,,1,1,0,1,0,0,1,1,0,1,immr,,,,,,imms,,,,,,Rn,,,,,Rd,,,,,0xD3400000,,"		ARM64Op_ubfm_64_bit,                                            	/* 0xD3400000	UBFM      	 */","		0xD3400000,	/* UBFM      	ARM64Op_ubfm_64_bit	 */"
306,,,Extract,,,,,,sf,op21,,1,0,0,1,1,1,N,o0,Rm,,,,,imms,,,,,,Rn,,,,,Rd,,,,,,,	/* Extract */,	/* Extract */
307,,,,EXTR,32_bit,,32_bit,,0,0,0,1,0,0,1,1,1,0,0,Rm,,,,,0,x,x,x,x,x,Rn,,,,,Rd,,,,,0x13800000,,"		ARM64Op_extr_32_bit,                                            	/* 0x13800000	EXTR      	 */","		0x13800000,	/* EXTR      	ARM64Op_extr_32_bit	 */"
308,,,,EXTR,64_bit,,64_bit,,1,0,0,1,0,0,1,1,1,1,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x93C00000,,"		ARM64Op_extr_64_bit,                                            	/* 0x93C00000	EXTR      	 */","		0x93C00000,	/* EXTR      	ARM64Op_extr_64_bit	 */"
309,,Data Processing  register,,,,,,,,,,,1,0,1,,,,,,,,,,,,,,,,,,,,,,,,,,,,/* Data Processing  register */,/* Data Processing  register */
310,,,Logical (shifted register),,,,,,sf,opc,,0,1,0,1,0,shift,,N,Rm,,,,,imm6,,,,,,Rn,,,,,Rd,,,,,,,	/* Logical (shifted register) */,	/* Logical (shifted register) */
311,,,,AND,shifted_register_32_bit,shifted_register,32_bit,,0,0,0,0,1,0,1,0,shift,,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x0A000000,,"		ARM64Op_and_shifted_register_32_bit,                            	/* 0x0A000000	AND       	 */","		0x0A000000,	/* AND       	ARM64Op_and_shifted_register_32_bit	 */"
312,,,,BIC,shifted_register_32_bit,shifted_register,32_bit,,0,0,0,0,1,0,1,0,shift,,1,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x0A200000,,"		ARM64Op_bic_shifted_register_32_bit,                            	/* 0x0A200000	BIC       	 */","		0x0A200000,	/* BIC       	ARM64Op_bic_shifted_register_32_bit	 */"
313,,,,ORR,shifted_register_32_bit,shifted_register,32_bit,,0,0,1,0,1,0,1,0,shift,,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x2A000000,,"		ARM64Op_orr_shifted_register_32_bit,                            	/* 0x2A000000	ORR       	 */","		0x2A000000,	/* ORR       	ARM64Op_orr_shifted_register_32_bit	 */"
314,,,,ORN,shifted_register_32_bit,shifted_register,32_bit,,0,0,1,0,1,0,1,0,shift,,1,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x2A200000,,"		ARM64Op_orn_shifted_register_32_bit,                            	/* 0x2A200000	ORN       	 */","		0x2A200000,	/* ORN       	ARM64Op_orn_shifted_register_32_bit	 */"
315,,,,EOR,shifted_register_32_bit,shifted_register,32_bit,,0,1,0,0,1,0,1,0,shift,,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x4A000000,,"		ARM64Op_eor_shifted_register_32_bit,                            	/* 0x4A000000	EOR       	 */","		0x4A000000,	/* EOR       	ARM64Op_eor_shifted_register_32_bit	 */"
316,,,,EON,shifted_register_32_bit,shifted_register,32_bit,,0,1,0,0,1,0,1,0,shift,,1,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x4A200000,,"		ARM64Op_eon_shifted_register_32_bit,                            	/* 0x4A200000	EON       	 */","		0x4A200000,	/* EON       	ARM64Op_eon_shifted_register_32_bit	 */"
317,,,,ANDS,shifted_register_32_bit,shifted_register,32_bit,,0,1,1,0,1,0,1,0,shift,,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x6A000000,,"		ARM64Op_ands_shifted_register_32_bit,                           	/* 0x6A000000	ANDS      	 */","		0x6A000000,	/* ANDS      	ARM64Op_ands_shifted_register_32_bit	 */"
318,,,,BICS,shifted_register_32_bit,shifted_register,32_bit,,0,1,1,0,1,0,1,0,shift,,1,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x6A200000,,"		ARM64Op_bics_shifted_register_32_bit,                           	/* 0x6A200000	BICS      	 */","		0x6A200000,	/* BICS      	ARM64Op_bics_shifted_register_32_bit	 */"
319,,,,AND,shifted_register_64_bit,shifted_register,64_bit,,1,0,0,0,1,0,1,0,shift,,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x8A000000,,"		ARM64Op_and_shifted_register_64_bit,                            	/* 0x8A000000	AND       	 */","		0x8A000000,	/* AND       	ARM64Op_and_shifted_register_64_bit	 */"
320,,,,BIC,shifted_register_64_bit,shifted_register,64_bit,,1,0,0,0,1,0,1,0,shift,,1,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x8A200000,,"		ARM64Op_bic_shifted_register_64_bit,                            	/* 0x8A200000	BIC       	 */","		0x8A200000,	/* BIC       	ARM64Op_bic_shifted_register_64_bit	 */"
321,,,,ORR,shifted_register_64_bit,shifted_register,64_bit,,1,0,1,0,1,0,1,0,shift,,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0xAA000000,,"		ARM64Op_orr_shifted_register_64_bit,                            	/* 0xAA000000	ORR       	 */","		0xAA000000,	/* ORR       	ARM64Op_orr_shifted_register_64_bit	 */"
322,,,,ORN,shifted_register_64_bit,shifted_register,64_bit,,1,0,1,0,1,0,1,0,shift,,1,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0xAA200000,,"		ARM64Op_orn_shifted_register_64_bit,                            	/* 0xAA200000	ORN       	 */","		0xAA200000,	/* ORN       	ARM64Op_orn_shifted_register_64_bit	 */"
323,,,,EOR,shifted_register_64_bit,shifted_register,64_bit,,1,1,0,0,1,0,1,0,shift,,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0xCA000000,,"		ARM64Op_eor_shifted_register_64_bit,                            	/* 0xCA000000	EOR       	 */","		0xCA000000,	/* EOR       	ARM64Op_eor_shifted_register_64_bit	 */"
324,,,,EON,shifted_register_64_bit,shifted_register,64_bit,,1,1,0,0,1,0,1,0,shift,,1,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0xCA200000,,"		ARM64Op_eon_shifted_register_64_bit,                            	/* 0xCA200000	EON       	 */","		0xCA200000,	/* EON       	ARM64Op_eon_shifted_register_64_bit	 */"
325,,,,ANDS,shifted_register_64_bit,shifted_register,64_bit,,1,1,1,0,1,0,1,0,shift,,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0xEA000000,,"		ARM64Op_ands_shifted_register_64_bit,                           	/* 0xEA000000	ANDS      	 */","		0xEA000000,	/* ANDS      	ARM64Op_ands_shifted_register_64_bit	 */"
326,,,,BICS,shifted_register_64_bit,shifted_register,64_bit,,1,1,1,0,1,0,1,0,shift,,1,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0xEA200000,,"		ARM64Op_bics_shifted_register_64_bit,                           	/* 0xEA200000	BICS      	 */","		0xEA200000,	/* BICS      	ARM64Op_bics_shifted_register_64_bit	 */"
327,,,Add/subtract (shifted register),,,,,,sf,op,S,0,1,0,1,1,shift,,0,Rm,,,,,imm6,,,,,,Rn,,,,,Rd,,,,,,,	/* Add/subtract (shifted register) */,	/* Add/subtract (shifted register) */
328,,,,ADD,shifted_register_32_bit,shifted_register,32_bit,,0,0,0,0,1,0,1,1,-,-,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x0B000000,,"		ARM64Op_add_shifted_register_32_bit,                            	/* 0x0B000000	ADD       	 */","		0x0B000000,	/* ADD       	ARM64Op_add_shifted_register_32_bit	 */"
329,,,,ADDS,shifted_register_32_bit,shifted_register,32_bit,,0,0,1,0,1,0,1,1,-,-,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x2B000000,,"		ARM64Op_adds_shifted_register_32_bit,                           	/* 0x2B000000	ADDS      	 */","		0x2B000000,	/* ADDS      	ARM64Op_adds_shifted_register_32_bit	 */"
330,,,,SUB,shifted_register_32_bit,shifted_register,32_bit,,0,1,0,0,1,0,1,1,-,-,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x4B000000,,"		ARM64Op_sub_shifted_register_32_bit,                            	/* 0x4B000000	SUB       	 */","		0x4B000000,	/* SUB       	ARM64Op_sub_shifted_register_32_bit	 */"
331,,,,SUBS,shifted_register_32_bit,shifted_register,32_bit,,0,1,1,0,1,0,1,1,-,-,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x6B000000,,"		ARM64Op_subs_shifted_register_32_bit,                           	/* 0x6B000000	SUBS      	 */","		0x6B000000,	/* SUBS      	ARM64Op_subs_shifted_register_32_bit	 */"
332,,,,ADD,shifted_register_64_bit,shifted_register,64_bit,,1,0,0,0,1,0,1,1,-,-,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x8B000000,,"		ARM64Op_add_shifted_register_64_bit,                            	/* 0x8B000000	ADD       	 */","		0x8B000000,	/* ADD       	ARM64Op_add_shifted_register_64_bit	 */"
333,,,,ADDS,shifted_register_64_bit,shifted_register,64_bit,,1,0,1,0,1,0,1,1,-,-,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0xAB000000,,"		ARM64Op_adds_shifted_register_64_bit,                           	/* 0xAB000000	ADDS      	 */","		0xAB000000,	/* ADDS      	ARM64Op_adds_shifted_register_64_bit	 */"
334,,,,SUB,shifted_register_64_bit,shifted_register,64_bit,,1,1,0,0,1,0,1,1,-,-,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0xCB000000,,"		ARM64Op_sub_shifted_register_64_bit,                            	/* 0xCB000000	SUB       	 */","		0xCB000000,	/* SUB       	ARM64Op_sub_shifted_register_64_bit	 */"
335,,,,SUBS,shifted_register_64_bit,shifted_register,64_bit,,1,1,1,0,1,0,1,1,-,-,0,Rm,,,,,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0xEB000000,,"		ARM64Op_subs_shifted_register_64_bit,                           	/* 0xEB000000	SUBS      	 */","		0xEB000000,	/* SUBS      	ARM64Op_subs_shifted_register_64_bit	 */"
336,,,Add/subtract (extended register),,,,,,sf,op,S,0,1,0,1,1,opt,,1,Rm,,,,,option,,,imm3,,,Rn,,,,,Rd,,,,,,,	/* Add/subtract (extended register) */,	/* Add/subtract (extended register) */
337,,,,ADD,extended_register_32_bit,extended_register,32_bit,,0,0,0,0,1,0,1,1,0,0,1,Rm,,,,,option,,,-,-,-,Rn,,,,,Rd,,,,,0x0B200000,,"		ARM64Op_add_extended_register_32_bit,                           	/* 0x0B200000	ADD       	 */","		0x0B200000,	/* ADD       	ARM64Op_add_extended_register_32_bit	 */"
338,,,,ADDS,extended_register_32_bit,extended_register,32_bit,,0,0,1,0,1,0,1,1,0,0,1,Rm,,,,,option,,,-,-,-,Rn,,,,,Rd,,,,,0x2B200000,,"		ARM64Op_adds_extended_register_32_bit,                          	/* 0x2B200000	ADDS      	 */","		0x2B200000,	/* ADDS      	ARM64Op_adds_extended_register_32_bit	 */"
339,,,,SUB,extended_register_32_bit,extended_register,32_bit,,0,1,0,0,1,0,1,1,0,0,1,Rm,,,,,option,,,-,-,-,Rn,,,,,Rd,,,,,0x4B200000,,"		ARM64Op_sub_extended_register_32_bit,                           	/* 0x4B200000	SUB       	 */","		0x4B200000,	/* SUB       	ARM64Op_sub_extended_register_32_bit	 */"
340,,,,SUBS,extended_register_32_bit,extended_register,32_bit,,0,1,1,0,1,0,1,1,0,0,1,Rm,,,,,option,,,-,-,-,Rn,,,,,Rd,,,,,0x6B200000,,"		ARM64Op_subs_extended_register_32_bit,                          	/* 0x6B200000	SUBS      	 */","		0x6B200000,	/* SUBS      	ARM64Op_subs_extended_register_32_bit	 */"
341,,,,ADD,extended_register_64_bit,extended_register,64_bit,,1,0,0,0,1,0,1,1,0,0,1,Rm,,,,,option,,,-,-,-,Rn,,,,,Rd,,,,,0x8B200000,,"		ARM64Op_add_extended_register_64_bit,                           	/* 0x8B200000	ADD       	 */","		0x8B200000,	/* ADD       	ARM64Op_add_extended_register_64_bit	 */"
342,,,,ADDS,extended_register_64_bit,extended_register,64_bit,,1,0,1,0,1,0,1,1,0,0,1,Rm,,,,,option,,,-,-,-,Rn,,,,,Rd,,,,,0xAB200000,,"		ARM64Op_adds_extended_register_64_bit,                          	/* 0xAB200000	ADDS      	 */","		0xAB200000,	/* ADDS      	ARM64Op_adds_extended_register_64_bit	 */"
343,,,,SUB,extended_register_64_bit,extended_register,64_bit,,1,1,0,0,1,0,1,1,0,0,1,Rm,,,,,option,,,-,-,-,Rn,,,,,Rd,,,,,0xCB200000,,"		ARM64Op_sub_extended_register_64_bit,                           	/* 0xCB200000	SUB       	 */","		0xCB200000,	/* SUB       	ARM64Op_sub_extended_register_64_bit	 */"
344,,,,SUBS,extended_register_64_bit,extended_register,64_bit,,1,1,1,0,1,0,1,1,0,0,1,Rm,,,,,option,,,-,-,-,Rn,,,,,Rd,,,,,0xEB200000,,"		ARM64Op_subs_extended_register_64_bit,                          	/* 0xEB200000	SUBS      	 */","		0xEB200000,	/* SUBS      	ARM64Op_subs_extended_register_64_bit	 */"
345,,,Add/subtract (with carry),,,,,,sf,op,S,1,1,0,1,0,0,0,0,Rm,,,,,opcode2,,,,,,Rn,,,,,Rd,,,,,,,	/* Add/subtract (with carry) */,	/* Add/subtract (with carry) */
346,,,,ADC,32_bit,,32_bit,,0,0,0,1,1,0,1,0,0,0,0,Rm,,,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1A000000,,"		ARM64Op_adc_32_bit,                                             	/* 0x1A000000	ADC       	 */","		0x1A000000,	/* ADC       	ARM64Op_adc_32_bit	 */"
347,,,,ADCS,32_bit,,32_bit,,0,0,1,1,1,0,1,0,0,0,0,Rm,,,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x3A000000,,"		ARM64Op_adcs_32_bit,                                            	/* 0x3A000000	ADCS      	 */","		0x3A000000,	/* ADCS      	ARM64Op_adcs_32_bit	 */"
348,,,,SBC,32_bit,,32_bit,,0,1,0,1,1,0,1,0,0,0,0,Rm,,,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x5A000000,,"		ARM64Op_sbc_32_bit,                                             	/* 0x5A000000	SBC       	 */","		0x5A000000,	/* SBC       	ARM64Op_sbc_32_bit	 */"
349,,,,SBCS,32_bit,,32_bit,,0,1,1,1,1,0,1,0,0,0,0,Rm,,,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x7A000000,,"		ARM64Op_sbcs_32_bit,                                            	/* 0x7A000000	SBCS      	 */","		0x7A000000,	/* SBCS      	ARM64Op_sbcs_32_bit	 */"
350,,,,ADC,64_bit,,64_bit,,1,0,0,1,1,0,1,0,0,0,0,Rm,,,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9A000000,,"		ARM64Op_adc_64_bit,                                             	/* 0x9A000000	ADC       	 */","		0x9A000000,	/* ADC       	ARM64Op_adc_64_bit	 */"
351,,,,ADCS,64_bit,,64_bit,,1,0,1,1,1,0,1,0,0,0,0,Rm,,,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0xBA000000,,"		ARM64Op_adcs_64_bit,                                            	/* 0xBA000000	ADCS      	 */","		0xBA000000,	/* ADCS      	ARM64Op_adcs_64_bit	 */"
352,,,,SBC,64_bit,,64_bit,,1,1,0,1,1,0,1,0,0,0,0,Rm,,,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0xDA000000,,"		ARM64Op_sbc_64_bit,                                             	/* 0xDA000000	SBC       	 */","		0xDA000000,	/* SBC       	ARM64Op_sbc_64_bit	 */"
353,,,,SBCS,64_bit,,64_bit,,1,1,1,1,1,0,1,0,0,0,0,Rm,,,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0xFA000000,,"		ARM64Op_sbcs_64_bit,                                            	/* 0xFA000000	SBCS      	 */","		0xFA000000,	/* SBCS      	ARM64Op_sbcs_64_bit	 */"
354,,,Conditional compare (register),,,,,,sf,op,S,1,1,0,1,0,0,1,0,imm5,,,,,cond,,,,0,o2,Rn,,,,,o3,nzcv,,,,,,	/* Conditional compare (register) */,	/* Conditional compare (register) */
355,,,,CCMN,register_32_bit,register,32_bit,,0,0,1,1,1,0,1,0,0,1,0,imm5,,,,,cond,,,,0,0,Rn,,,,,0,nzcv,,,,0x3A400000,,"		ARM64Op_ccmn_register_32_bit,                                   	/* 0x3A400000	CCMN      	 */","		0x3A400000,	/* CCMN      	ARM64Op_ccmn_register_32_bit	 */"
356,,,,CCMN,register_64_bit,register,64_bit,,1,0,1,1,1,0,1,0,0,1,0,imm5,,,,,cond,,,,0,0,Rn,,,,,0,nzcv,,,,0xBA400000,,"		ARM64Op_ccmn_register_64_bit,                                   	/* 0xBA400000	CCMN      	 */","		0xBA400000,	/* CCMN      	ARM64Op_ccmn_register_64_bit	 */"
357,,,,CCMP,register_32_bit,register,32_bit,,0,1,1,1,1,0,1,0,0,1,0,imm5,,,,,cond,,,,0,0,Rn,,,,,0,nzcv,,,,0x7A400000,,"		ARM64Op_ccmp_register_32_bit,                                   	/* 0x7A400000	CCMP      	 */","		0x7A400000,	/* CCMP      	ARM64Op_ccmp_register_32_bit	 */"
358,,,,CCMP,register_64_bit,register,64_bit,,1,1,1,1,1,0,1,0,0,1,0,imm5,,,,,cond,,,,0,0,Rn,,,,,0,nzcv,,,,0xFA400000,,"		ARM64Op_ccmp_register_64_bit,                                   	/* 0xFA400000	CCMP      	 */","		0xFA400000,	/* CCMP      	ARM64Op_ccmp_register_64_bit	 */"
359,,,Conditional compare (immediate),,,,,,sf,op,S,1,1,0,1,0,0,1,0,imm5,,,,,cond,,,,1,o2,Rn,,,,,o3,nzcv,,,,,,	/* Conditional compare (immediate) */,	/* Conditional compare (immediate) */
360,,,,CCMN,immediate_32_bit,immediate,32_bit,,0,0,1,1,1,0,1,0,0,1,0,imm5,,,,,cond,,,,1,0,Rn,,,,,0,nzcv,,,,0x3A400800,,"		ARM64Op_ccmn_immediate_32_bit,                                  	/* 0x3A400800	CCMN      	 */","		0x3A400800,	/* CCMN      	ARM64Op_ccmn_immediate_32_bit	 */"
361,,,,CCMN,immediate_64_bit,immediate,64_bit,,1,0,1,1,1,0,1,0,0,1,0,imm5,,,,,cond,,,,1,0,Rn,,,,,0,nzcv,,,,0xBA400800,,"		ARM64Op_ccmn_immediate_64_bit,                                  	/* 0xBA400800	CCMN      	 */","		0xBA400800,	/* CCMN      	ARM64Op_ccmn_immediate_64_bit	 */"
362,,,,CCMP,immediate_32_bit,immediate,32_bit,,0,1,1,1,1,0,1,0,0,1,0,imm5,,,,,cond,,,,1,0,Rn,,,,,0,nzcv,,,,0x7A400800,,"		ARM64Op_ccmp_immediate_32_bit,                                  	/* 0x7A400800	CCMP      	 */","		0x7A400800,	/* CCMP      	ARM64Op_ccmp_immediate_32_bit	 */"
363,,,,CCMP,immediate_64_bit,immediate,64_bit,,1,1,1,1,1,0,1,0,0,1,0,imm5,,,,,cond,,,,1,0,Rn,,,,,0,nzcv,,,,0xFA400800,,"		ARM64Op_ccmp_immediate_64_bit,                                  	/* 0xFA400800	CCMP      	 */","		0xFA400800,	/* CCMP      	ARM64Op_ccmp_immediate_64_bit	 */"
364,,,Conditional select,,,,,,sf,op,S,1,1,0,1,0,1,0,0,Rm,,,,,cond,,,,op2,,Rn,,,,,Rd,,,,,,,	/* Conditional select */,	/* Conditional select */
365,,,,CSEL,32_bit,,32_bit,,0,0,0,1,1,0,1,0,1,0,0,Rm,,,,,cond,,,,0,0,Rn,,,,,Rd,,,,,0x1A800000,,"		ARM64Op_csel_32_bit,                                            	/* 0x1A800000	CSEL      	 */","		0x1A800000,	/* CSEL      	ARM64Op_csel_32_bit	 */"
366,,,,CSINC,32_bit,,32_bit,,0,0,0,1,1,0,1,0,1,0,0,Rm,,,,,cond,,,,0,1,Rn,,,,,Rd,,,,,0x1A800400,,"		ARM64Op_csinc_32_bit,                                           	/* 0x1A800400	CSINC     	 */","		0x1A800400,	/* CSINC     	ARM64Op_csinc_32_bit	 */"
367,,,,CSINV,32_bit,,32_bit,,0,1,0,1,1,0,1,0,1,0,0,Rm,,,,,cond,,,,0,0,Rn,,,,,Rd,,,,,0x5A800000,,"		ARM64Op_csinv_32_bit,                                           	/* 0x5A800000	CSINV     	 */","		0x5A800000,	/* CSINV     	ARM64Op_csinv_32_bit	 */"
368,,,,CSNEG,32_bit,,32_bit,,0,1,0,1,1,0,1,0,1,0,0,Rm,,,,,cond,,,,0,1,Rn,,,,,Rd,,,,,0x5A800400,,"		ARM64Op_csneg_32_bit,                                           	/* 0x5A800400	CSNEG     	 */","		0x5A800400,	/* CSNEG     	ARM64Op_csneg_32_bit	 */"
369,,,,CSEL,64_bit,,64_bit,,1,0,0,1,1,0,1,0,1,0,0,Rm,,,,,cond,,,,0,0,Rn,,,,,Rd,,,,,0x9A800000,,"		ARM64Op_csel_64_bit,                                            	/* 0x9A800000	CSEL      	 */","		0x9A800000,	/* CSEL      	ARM64Op_csel_64_bit	 */"
370,,,,CSINC,64_bit,,64_bit,,1,0,0,1,1,0,1,0,1,0,0,Rm,,,,,cond,,,,0,1,Rn,,,,,Rd,,,,,0x9A800400,,"		ARM64Op_csinc_64_bit,                                           	/* 0x9A800400	CSINC     	 */","		0x9A800400,	/* CSINC     	ARM64Op_csinc_64_bit	 */"
371,,,,CSINV,64_bit,,64_bit,,1,1,0,1,1,0,1,0,1,0,0,Rm,,,,,cond,,,,0,0,Rn,,,,,Rd,,,,,0xDA800000,,"		ARM64Op_csinv_64_bit,                                           	/* 0xDA800000	CSINV     	 */","		0xDA800000,	/* CSINV     	ARM64Op_csinv_64_bit	 */"
372,,,,CSNEG,64_bit,,64_bit,,1,1,0,1,1,0,1,0,1,0,0,Rm,,,,,cond,,,,0,1,Rn,,,,,Rd,,,,,0xDA800400,,"		ARM64Op_csneg_64_bit,                                           	/* 0xDA800400	CSNEG     	 */","		0xDA800400,	/* CSNEG     	ARM64Op_csneg_64_bit	 */"
373,,,Data-processing (3 source),,,,,,sf,op54,,1,1,0,1,1,op31,,,Rm,,,,,o0,Ra,,,,,Rn,,,,,Rd,,,,,,,	/* Data-processing (3 source) */,	/* Data-processing (3 source) */
374,,,,MADD,32_bit,,32_bit,,0,0,0,1,1,0,1,1,0,0,0,Rm,,,,,0,Ra,,,,,Rn,,,,,Rd,,,,,0x1B000000,,"		ARM64Op_madd_32_bit,                                            	/* 0x1B000000	MADD      	 */","		0x1B000000,	/* MADD      	ARM64Op_madd_32_bit	 */"
375,,,,MADD,64_bit,,64_bit,,1,0,0,1,1,0,1,1,0,0,0,Rm,,,,,0,Ra,,,,,Rn,,,,,Rd,,,,,0x9B000000,,"		ARM64Op_madd_64_bit,                                            	/* 0x9B000000	MADD      	 */","		0x9B000000,	/* MADD      	ARM64Op_madd_64_bit	 */"
376,,,,SMADDL,,,,,1,0,0,1,1,0,1,1,0,0,1,Rm,,,,,0,Ra,,,,,Rn,,,,,Rd,,,,,0x9B200000,,"		ARM64Op_smaddl,                                                 	/* 0x9B200000	SMADDL    	 */","		0x9B200000,	/* SMADDL    	ARM64Op_smaddl	 */"
377,,,,UMADDL,,,,,1,0,0,1,1,0,1,1,1,0,1,Rm,,,,,0,Ra,,,,,Rn,,,,,Rd,,,,,0x9BA00000,,"		ARM64Op_umaddl,                                                 	/* 0x9BA00000	UMADDL    	 */","		0x9BA00000,	/* UMADDL    	ARM64Op_umaddl	 */"
378,,,,MSUB,32_bit,,32_bit,,0,0,0,1,1,0,1,1,0,0,0,Rm,,,,,1,Ra,,,,,Rn,,,,,Rd,,,,,0x1B008000,,"		ARM64Op_msub_32_bit,                                            	/* 0x1B008000	MSUB      	 */","		0x1B008000,	/* MSUB      	ARM64Op_msub_32_bit	 */"
379,,,,MSUB,64_bit,,64_bit,,1,0,0,1,1,0,1,1,0,0,0,Rm,,,,,1,Ra,,,,,Rn,,,,,Rd,,,,,0x9B008000,,"		ARM64Op_msub_64_bit,                                            	/* 0x9B008000	MSUB      	 */","		0x9B008000,	/* MSUB      	ARM64Op_msub_64_bit	 */"
380,,,,SMSUBL,,,,,1,0,0,1,1,0,1,1,0,0,1,Rm,,,,,1,Ra,,,,,Rn,,,,,Rd,,,,,0x9B208000,,"		ARM64Op_smsubl,                                                 	/* 0x9B208000	SMSUBL    	 */","		0x9B208000,	/* SMSUBL    	ARM64Op_smsubl	 */"
381,,,,UMSUBL,,,,,1,0,0,1,1,0,1,1,1,0,1,Rm,,,,,1,Ra,,,,,Rn,,,,,Rd,,,,,0x9BA08000,,"		ARM64Op_umsubl,                                                 	/* 0x9BA08000	UMSUBL    	 */","		0x9BA08000,	/* UMSUBL    	ARM64Op_umsubl	 */"
382,,,,SMULH,,,,,1,0,0,1,1,0,1,1,0,1,0,Rm,,,,,0,Ra,,,,,Rn,,,,,Rd,,,,,0x9B400000,,"		ARM64Op_smulh,                                                  	/* 0x9B400000	SMULH     	 */","		0x9B400000,	/* SMULH     	ARM64Op_smulh	 */"
383,,,,UMULH,,,,,1,0,0,1,1,0,1,1,1,1,0,Rm,,,,,0,Ra,,,,,Rn,,,,,Rd,,,,,0x9BC00000,,"		ARM64Op_umulh,                                                  	/* 0x9BC00000	UMULH     	 */","		0x9BC00000,	/* UMULH     	ARM64Op_umulh	 */"
384,,,Data-processing (2 source),,,,,,sf,0,S,1,1,0,1,0,1,1,0,Rm,,,,,opcode,,,,,,Rn,,,,,Rd,,,,,,,	/* Data-processing (2 source) */,	/* Data-processing (2 source) */
385,,,,CRC32X,,,,,1,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,1,0,0,1,1,Rn,,,,,Rd,,,,,0x9AC04C00,,"		ARM64Op_crc32x,                                                 	/* 0x9AC04C00	CRC32X    	 */","		0x9AC04C00,	/* CRC32X    	ARM64Op_crc32x	 */"
386,,,,CRC32CX,,,,,1,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,1,0,1,1,1,Rn,,,,,Rd,,,,,0x9AC05C00,,"		ARM64Op_crc32cx,                                                	/* 0x9AC05C00	CRC32CX   	 */","		0x9AC05C00,	/* CRC32CX   	ARM64Op_crc32cx	 */"
387,,,,CRC32B,,,,,0,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1AC04000,,"		ARM64Op_crc32b,                                                 	/* 0x1AC04000	CRC32B    	 */","		0x1AC04000,	/* CRC32B    	ARM64Op_crc32b	 */"
388,,,,CRC32CB,,,,,0,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,1,0,1,0,0,Rn,,,,,Rd,,,,,0x1AC05000,,"		ARM64Op_crc32cb,                                                	/* 0x1AC05000	CRC32CB   	 */","		0x1AC05000,	/* CRC32CB   	ARM64Op_crc32cb	 */"
389,,,,CRC32H,,,,,0,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,1,0,0,0,1,Rn,,,,,Rd,,,,,0x1AC04400,,"		ARM64Op_crc32h,                                                 	/* 0x1AC04400	CRC32H    	 */","		0x1AC04400,	/* CRC32H    	ARM64Op_crc32h	 */"
390,,,,CRC32CH,,,,,0,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,1,0,1,0,1,Rn,,,,,Rd,,,,,0x1AC05400,,"		ARM64Op_crc32ch,                                                	/* 0x1AC05400	CRC32CH   	 */","		0x1AC05400,	/* CRC32CH   	ARM64Op_crc32ch	 */"
391,,,,CRC32W,,,,,0,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,1,0,0,1,0,Rn,,,,,Rd,,,,,0x1AC04800,,"		ARM64Op_crc32w,                                                 	/* 0x1AC04800	CRC32W    	 */","		0x1AC04800,	/* CRC32W    	ARM64Op_crc32w	 */"
392,,,,CRC32CW,,,,,0,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,1,0,1,1,0,Rn,,,,,Rd,,,,,0x1AC05800,,"		ARM64Op_crc32cw,                                                	/* 0x1AC05800	CRC32CW   	 */","		0x1AC05800,	/* CRC32CW   	ARM64Op_crc32cw	 */"
393,,,,UDIV,32_bit,,32_bit,,0,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,0,0,0,1,0,Rn,,,,,Rd,,,,,0x1AC00800,,"		ARM64Op_udiv_32_bit,                                            	/* 0x1AC00800	UDIV      	 */","		0x1AC00800,	/* UDIV      	ARM64Op_udiv_32_bit	 */"
394,,,,UDIV,64_bit,,64_bit,,1,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,0,0,0,1,0,Rn,,,,,Rd,,,,,0x9AC00800,,"		ARM64Op_udiv_64_bit,                                            	/* 0x9AC00800	UDIV      	 */","		0x9AC00800,	/* UDIV      	ARM64Op_udiv_64_bit	 */"
395,,,,SDIV,32_bit,,32_bit,,0,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,0,0,0,1,1,Rn,,,,,Rd,,,,,0x1AC00C00,,"		ARM64Op_sdiv_32_bit,                                            	/* 0x1AC00C00	SDIV      	 */","		0x1AC00C00,	/* SDIV      	ARM64Op_sdiv_32_bit	 */"
396,,,,SDIV,64_bit,,64_bit,,1,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,0,0,0,1,1,Rn,,,,,Rd,,,,,0x9AC00C00,,"		ARM64Op_sdiv_64_bit,                                            	/* 0x9AC00C00	SDIV      	 */","		0x9AC00C00,	/* SDIV      	ARM64Op_sdiv_64_bit	 */"
397,,,,LSLV,32_bit,,32_bit,,0,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,0,1,0,0,0,Rn,,,,,Rd,,,,,0x1AC02000,,"		ARM64Op_lslv_32_bit,                                            	/* 0x1AC02000	LSLV      	 */","		0x1AC02000,	/* LSLV      	ARM64Op_lslv_32_bit	 */"
398,,,,LSLV,64_bit,,64_bit,,1,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,0,1,0,0,0,Rn,,,,,Rd,,,,,0x9AC02000,,"		ARM64Op_lslv_64_bit,                                            	/* 0x9AC02000	LSLV      	 */","		0x9AC02000,	/* LSLV      	ARM64Op_lslv_64_bit	 */"
399,,,,LSRV,32_bit,,32_bit,,0,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,0,1,0,0,1,Rn,,,,,Rd,,,,,0x1AC02400,,"		ARM64Op_lsrv_32_bit,                                            	/* 0x1AC02400	LSRV      	 */","		0x1AC02400,	/* LSRV      	ARM64Op_lsrv_32_bit	 */"
400,,,,LSRV,64_bit,,64_bit,,1,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,0,1,0,0,1,Rn,,,,,Rd,,,,,0x9AC02400,,"		ARM64Op_lsrv_64_bit,                                            	/* 0x9AC02400	LSRV      	 */","		0x9AC02400,	/* LSRV      	ARM64Op_lsrv_64_bit	 */"
401,,,,ASRV,32_bit,,32_bit,,0,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,0,1,0,1,0,Rn,,,,,Rd,,,,,0x1AC02800,,"		ARM64Op_asrv_32_bit,                                            	/* 0x1AC02800	ASRV      	 */","		0x1AC02800,	/* ASRV      	ARM64Op_asrv_32_bit	 */"
402,,,,ASRV,64_bit,,64_bit,,1,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,0,1,0,1,0,Rn,,,,,Rd,,,,,0x9AC02800,,"		ARM64Op_asrv_64_bit,                                            	/* 0x9AC02800	ASRV      	 */","		0x9AC02800,	/* ASRV      	ARM64Op_asrv_64_bit	 */"
403,,,,RORV,32_bit,,32_bit,,0,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,0,1,0,1,1,Rn,,,,,Rd,,,,,0x1AC02C00,,"		ARM64Op_rorv_32_bit,                                            	/* 0x1AC02C00	RORV      	 */","		0x1AC02C00,	/* RORV      	ARM64Op_rorv_32_bit	 */"
404,,,,RORV,64_bit,,64_bit,,1,0,0,1,1,0,1,0,1,1,0,Rm,,,,,0,0,1,0,1,1,Rn,,,,,Rd,,,,,0x9AC02C00,,"		ARM64Op_rorv_64_bit,                                            	/* 0x9AC02C00	RORV      	 */","		0x9AC02C00,	/* RORV      	ARM64Op_rorv_64_bit	 */"
405,,,Data-processing (1 source),,,,,,sf,1,S,1,1,0,1,0,1,1,0,opcode2,,,,,opcode,,,,,,Rn,,,,,Rd,,,,,,,	/* Data-processing (1 source) */,	/* Data-processing (1 source) */
406,,,,RBIT,32_bit,,32_bit,,0,1,0,1,1,0,1,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x5AC00000,,"		ARM64Op_rbit_32_bit,                                            	/* 0x5AC00000	RBIT      	 */","		0x5AC00000,	/* RBIT      	ARM64Op_rbit_32_bit	 */"
407,,,,RBIT,64_bit,,64_bit,,1,1,0,1,1,0,1,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0xDAC00000,,"		ARM64Op_rbit_64_bit,                                            	/* 0xDAC00000	RBIT      	 */","		0xDAC00000,	/* RBIT      	ARM64Op_rbit_64_bit	 */"
408,,,,CLZ,32_bit,,32_bit,,0,1,0,1,1,0,1,0,1,1,0,0,0,0,0,0,0,0,0,1,0,0,Rn,,,,,Rd,,,,,0x5AC01000,,"		ARM64Op_clz_32_bit,                                             	/* 0x5AC01000	CLZ       	 */","		0x5AC01000,	/* CLZ       	ARM64Op_clz_32_bit	 */"
409,,,,CLZ,64_bit,,64_bit,,1,1,0,1,1,0,1,0,1,1,0,0,0,0,0,0,0,0,0,1,0,0,Rn,,,,,Rd,,,,,0xDAC01000,,"		ARM64Op_clz_64_bit,                                             	/* 0xDAC01000	CLZ       	 */","		0xDAC01000,	/* CLZ       	ARM64Op_clz_64_bit	 */"
410,,,,CLS,32_bit,,32_bit,,0,1,0,1,1,0,1,0,1,1,0,0,0,0,0,0,0,0,0,1,0,1,Rn,,,,,Rd,,,,,0x5AC01400,,"		ARM64Op_cls_32_bit,                                             	/* 0x5AC01400	CLS       	 */","		0x5AC01400,	/* CLS       	ARM64Op_cls_32_bit	 */"
411,,,,CLS,64_bit,,64_bit,,1,1,0,1,1,0,1,0,1,1,0,0,0,0,0,0,0,0,0,1,0,1,Rn,,,,,Rd,,,,,0xDAC01400,,"		ARM64Op_cls_64_bit,                                             	/* 0xDAC01400	CLS       	 */","		0xDAC01400,	/* CLS       	ARM64Op_cls_64_bit	 */"
412,,,,REV,32_bit,,32_bit,,0,1,0,1,1,0,1,0,1,1,0,0,0,0,0,0,0,0,0,0,1,0,Rn,,,,,Rd,,,,,0x5AC00800,,"		ARM64Op_rev_32_bit,                                             	/* 0x5AC00800	REV       	 */","		0x5AC00800,	/* REV       	ARM64Op_rev_32_bit	 */"
413,,,,REV,64_bit,,64_bit,,1,1,0,1,1,0,1,0,1,1,0,0,0,0,0,0,0,0,0,0,1,1,Rn,,,,,Rd,,,,,0xDAC00C00,,"		ARM64Op_rev_64_bit,                                             	/* 0xDAC00C00	REV       	 */","		0xDAC00C00,	/* REV       	ARM64Op_rev_64_bit	 */"
414,,,,REV16,64_bit,,64_bit,,1,1,0,1,1,0,1,0,1,1,0,0,0,0,0,0,0,0,0,0,0,1,Rn,,,,,Rd,,,,,0xDAC00400,,"		ARM64Op_rev16_64_bit,                                           	/* 0xDAC00400	REV16     	 */","		0xDAC00400,	/* REV16     	ARM64Op_rev16_64_bit	 */"
415,,,,REV16,32_bit,,32_bit,,0,1,0,1,1,0,1,0,1,1,0,0,0,0,0,0,0,0,0,0,0,1,Rn,,,,,Rd,,,,,0x5AC00400,,"		ARM64Op_rev16_32_bit,                                           	/* 0x5AC00400	REV16     	 */","		0x5AC00400,	/* REV16     	ARM64Op_rev16_32_bit	 */"
416,,,,REV32,,,,,1,1,0,1,1,0,1,0,1,1,0,0,0,0,0,0,0,0,0,0,1,0,Rn,,,,,Rd,,,,,0xDAC00800,,"		ARM64Op_rev32,                                                  	/* 0xDAC00800	REV32     	 */","		0xDAC00800,	/* REV32     	ARM64Op_rev32	 */"
417,//,Data Processing  SIMD and floating point,,,,,,,,,,,1,1,1,,,,,,,,,,,,,,,,,,,,,,,,,,,,/* Data Processing  SIMD and floating point */,/* Data Processing  SIMD and floating point */
418,//,,Floating-point<->fixed-point conversions,,,,,,sf,0,S,1,1,1,1,0,type,,0,rmode,,opcode,,,scale,,,,,,Rn,,,,,Rd,,,,,,,	/* Floating-point<->fixed-point conversions */,	/* Floating-point<->fixed-point conversions */
419,//,,,SCVTF,scalar_fixed_point_32_bit_to_single_precision,scalar_fixed_point,32_bit_to_single_precision,,0,0,0,1,1,1,1,0,0,0,0,0,0,0,1,0,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x1E020000,,"//		ARM64Op_scvtf_scalar_fixed_point_32_bit_to_single_precision,    	/* 0x1E020000	SCVTF     	 */","//		0x1E020000,	/* SCVTF     	ARM64Op_scvtf_scalar_fixed_point_32_bit_to_single_precision	 */"
420,//,,,UCVTF,scalar_fixed_point_32_bit_to_single_precision,scalar_fixed_point,32_bit_to_single_precision,,0,0,0,1,1,1,1,0,0,0,0,0,0,0,1,1,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x1E030000,,"//		ARM64Op_ucvtf_scalar_fixed_point_32_bit_to_single_precision,    	/* 0x1E030000	UCVTF     	 */","//		0x1E030000,	/* UCVTF     	ARM64Op_ucvtf_scalar_fixed_point_32_bit_to_single_precision	 */"
421,//,,,FCVTZS,scalar_fixed_point_Single_precision_to_32_bit,scalar_fixed_point,Single_precision_to_32_bit,,0,0,0,1,1,1,1,0,1,1,0,1,1,0,0,0,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x1ED80000,,"//		ARM64Op_fcvtzs_scalar_fixed_point_Single_precision_to_32_bit,   	/* 0x1ED80000	FCVTZS    	 */","//		0x1ED80000,	/* FCVTZS    	ARM64Op_fcvtzs_scalar_fixed_point_Single_precision_to_32_bit	 */"
422,//,,,FCVTZU,scalar_fixed_point_Single_precision_to_32_bit,scalar_fixed_point,Single_precision_to_32_bit,,0,0,0,1,1,1,1,0,1,1,0,1,1,0,0,1,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x1ED90000,,"//		ARM64Op_fcvtzu_scalar_fixed_point_Single_precision_to_32_bit,   	/* 0x1ED90000	FCVTZU    	 */","//		0x1ED90000,	/* FCVTZU    	ARM64Op_fcvtzu_scalar_fixed_point_Single_precision_to_32_bit	 */"
423,//,,,SCVTF,scalar_fixed_point_32_bit_to_double_precision,scalar_fixed_point,32_bit_to_double_precision,,0,0,0,1,1,1,1,0,0,0,0,0,0,0,1,0,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x1E020000,,"//		ARM64Op_scvtf_scalar_fixed_point_32_bit_to_double_precision,    	/* 0x1E020000	SCVTF     	 */","//		0x1E020000,	/* SCVTF     	ARM64Op_scvtf_scalar_fixed_point_32_bit_to_double_precision	 */"
424,//,,,UCVTF,scalar_fixed_point_32_bit_to_double_precision,scalar_fixed_point,32_bit_to_double_precision,,0,0,0,1,1,1,1,0,0,0,0,0,0,0,1,1,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x1E030000,,"//		ARM64Op_ucvtf_scalar_fixed_point_32_bit_to_double_precision,    	/* 0x1E030000	UCVTF     	 */","//		0x1E030000,	/* UCVTF     	ARM64Op_ucvtf_scalar_fixed_point_32_bit_to_double_precision	 */"
425,//,,,FCVTZS,scalar_fixed_point_Double_precision_to_32_bit,scalar_fixed_point,Double_precision_to_32_bit,,0,0,0,1,1,1,1,0,1,1,0,1,1,0,0,0,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x1ED80000,,"//		ARM64Op_fcvtzs_scalar_fixed_point_Double_precision_to_32_bit,   	/* 0x1ED80000	FCVTZS    	 */","//		0x1ED80000,	/* FCVTZS    	ARM64Op_fcvtzs_scalar_fixed_point_Double_precision_to_32_bit	 */"
426,//,,,FCVTZU,scalar_fixed_point_Double_precision_to_32_bit,scalar_fixed_point,Double_precision_to_32_bit,,0,0,0,1,1,1,1,0,1,1,0,1,1,0,0,1,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x1ED90000,,"//		ARM64Op_fcvtzu_scalar_fixed_point_Double_precision_to_32_bit,   	/* 0x1ED90000	FCVTZU    	 */","//		0x1ED90000,	/* FCVTZU    	ARM64Op_fcvtzu_scalar_fixed_point_Double_precision_to_32_bit	 */"
427,//,,,SCVTF,scalar_fixed_point_64_bit_to_single_precision,scalar_fixed_point,64_bit_to_single_precision,,1,0,0,1,1,1,1,0,0,0,0,0,0,0,1,0,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x9E020000,,"//		ARM64Op_scvtf_scalar_fixed_point_64_bit_to_single_precision,    	/* 0x9E020000	SCVTF     	 */","//		0x9E020000,	/* SCVTF     	ARM64Op_scvtf_scalar_fixed_point_64_bit_to_single_precision	 */"
428,//,,,UCVTF,scalar_fixed_point_64_bit_to_single_precision,scalar_fixed_point,64_bit_to_single_precision,,1,0,0,1,1,1,1,0,0,0,0,0,0,0,1,1,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x9E030000,,"//		ARM64Op_ucvtf_scalar_fixed_point_64_bit_to_single_precision,    	/* 0x9E030000	UCVTF     	 */","//		0x9E030000,	/* UCVTF     	ARM64Op_ucvtf_scalar_fixed_point_64_bit_to_single_precision	 */"
429,//,,,FCVTZS,scalar_fixed_point_Single_precision_to_64_bit,scalar_fixed_point,Single_precision_to_64_bit,,1,0,0,1,1,1,1,0,1,1,0,1,1,0,0,0,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x9ED80000,,"//		ARM64Op_fcvtzs_scalar_fixed_point_Single_precision_to_64_bit,   	/* 0x9ED80000	FCVTZS    	 */","//		0x9ED80000,	/* FCVTZS    	ARM64Op_fcvtzs_scalar_fixed_point_Single_precision_to_64_bit	 */"
430,//,,,FCVTZU,scalar_fixed_point_Single_precision_to_64_bit,scalar_fixed_point,Single_precision_to_64_bit,,1,0,0,1,1,1,1,0,1,1,0,1,1,0,0,1,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x9ED90000,,"//		ARM64Op_fcvtzu_scalar_fixed_point_Single_precision_to_64_bit,   	/* 0x9ED90000	FCVTZU    	 */","//		0x9ED90000,	/* FCVTZU    	ARM64Op_fcvtzu_scalar_fixed_point_Single_precision_to_64_bit	 */"
431,//,,,SCVTF,scalar_fixed_point_64_bit_to_double_precision,scalar_fixed_point,64_bit_to_double_precision,,1,0,0,1,1,1,1,0,0,0,0,0,0,0,1,0,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x9E020000,,"//		ARM64Op_scvtf_scalar_fixed_point_64_bit_to_double_precision,    	/* 0x9E020000	SCVTF     	 */","//		0x9E020000,	/* SCVTF     	ARM64Op_scvtf_scalar_fixed_point_64_bit_to_double_precision	 */"
432,//,,,UCVTF,scalar_fixed_point_64_bit_to_double_precision,scalar_fixed_point,64_bit_to_double_precision,,1,0,0,1,1,1,1,0,0,0,0,0,0,0,1,1,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x9E030000,,"//		ARM64Op_ucvtf_scalar_fixed_point_64_bit_to_double_precision,    	/* 0x9E030000	UCVTF     	 */","//		0x9E030000,	/* UCVTF     	ARM64Op_ucvtf_scalar_fixed_point_64_bit_to_double_precision	 */"
433,//,,,FCVTZS,scalar_fixed_point_Double_precision_to_64_bit,scalar_fixed_point,Double_precision_to_64_bit,,1,0,0,1,1,1,1,0,1,1,0,1,1,0,0,0,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x9ED80000,,"//		ARM64Op_fcvtzs_scalar_fixed_point_Double_precision_to_64_bit,   	/* 0x9ED80000	FCVTZS    	 */","//		0x9ED80000,	/* FCVTZS    	ARM64Op_fcvtzs_scalar_fixed_point_Double_precision_to_64_bit	 */"
434,//,,,FCVTZU,scalar_fixed_point_Double_precision_to_64_bit,scalar_fixed_point,Double_precision_to_64_bit,,1,0,0,1,1,1,1,0,1,1,0,1,1,0,0,1,-,-,-,-,-,-,Rn,,,,,Rd,,,,,0x9ED90000,,"//		ARM64Op_fcvtzu_scalar_fixed_point_Double_precision_to_64_bit,   	/* 0x9ED90000	FCVTZU    	 */","//		0x9ED90000,	/* FCVTZU    	ARM64Op_fcvtzu_scalar_fixed_point_Double_precision_to_64_bit	 */"
435,//,,Floating-point conditional compare,,,,,,M,0,S,1,1,1,1,0,type,,1,Rm,,,,,cond,,,,0,1,Rn,,,,,op,nzcv,,,,,,	/* Floating-point conditional compare */,	/* Floating-point conditional compare */
436,//,,,FCCMP,Single_precision,,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,cond,,,,0,1,Rn,,,,,0,nzcv,,,,0x1E200400,,"//		ARM64Op_fccmp_Single_precision,                                 	/* 0x1E200400	FCCMP     	 */","//		0x1E200400,	/* FCCMP     	ARM64Op_fccmp_Single_precision	 */"
437,//,,,FCCMPE,Single_precision,,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,cond,,,,0,1,Rn,,,,,1,nzcv,,,,0x1E200410,,"//		ARM64Op_fccmpe_Single_precision,                                	/* 0x1E200410	FCCMPE    	 */","//		0x1E200410,	/* FCCMPE    	ARM64Op_fccmpe_Single_precision	 */"
438,//,,,FCCMP,Double_precision,,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,cond,,,,0,1,Rn,,,,,0,nzcv,,,,0x1E600400,,"//		ARM64Op_fccmp_Double_precision,                                 	/* 0x1E600400	FCCMP     	 */","//		0x1E600400,	/* FCCMP     	ARM64Op_fccmp_Double_precision	 */"
439,//,,,FCCMPE,Double_precision,,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,cond,,,,0,1,Rn,,,,,1,nzcv,,,,0x1E600410,,"//		ARM64Op_fccmpe_Double_precision,                                	/* 0x1E600410	FCCMPE    	 */","//		0x1E600410,	/* FCCMPE    	ARM64Op_fccmpe_Double_precision	 */"
440,//,,Floating-point data-processing (2 source),,,,,,M,0,S,1,1,1,1,0,type,,1,Rm,,,,,opcode,,,,1,0,Rn,,,,,Rd,,,,,,,	/* Floating-point data-processing (2 source) */,	/* Floating-point data-processing (2 source) */
441,//,,,FMUL,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,0,0,0,0,1,0,Rn,,,,,Rd,,,,,0x1E200800,,"//		ARM64Op_fmul_scalar_Single_precision,                           	/* 0x1E200800	FMUL      	 */","//		0x1E200800,	/* FMUL      	ARM64Op_fmul_scalar_Single_precision	 */"
442,//,,,FDIV,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,0,0,0,1,1,0,Rn,,,,,Rd,,,,,0x1E201800,,"//		ARM64Op_fdiv_scalar_Single_precision,                           	/* 0x1E201800	FDIV      	 */","//		0x1E201800,	/* FDIV      	ARM64Op_fdiv_scalar_Single_precision	 */"
443,//,,,FADD,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,0,0,1,0,1,0,Rn,,,,,Rd,,,,,0x1E202800,,"//		ARM64Op_fadd_scalar_Single_precision,                           	/* 0x1E202800	FADD      	 */","//		0x1E202800,	/* FADD      	ARM64Op_fadd_scalar_Single_precision	 */"
444,//,,,FSUB,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,0,0,1,1,1,0,Rn,,,,,Rd,,,,,0x1E203800,,"//		ARM64Op_fsub_scalar_Single_precision,                           	/* 0x1E203800	FSUB      	 */","//		0x1E203800,	/* FSUB      	ARM64Op_fsub_scalar_Single_precision	 */"
445,//,,,FMAX,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,0,1,0,0,1,0,Rn,,,,,Rd,,,,,0x1E204800,,"//		ARM64Op_fmax_scalar_Single_precision,                           	/* 0x1E204800	FMAX      	 */","//		0x1E204800,	/* FMAX      	ARM64Op_fmax_scalar_Single_precision	 */"
446,//,,,FMIN,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,0,1,0,1,1,0,Rn,,,,,Rd,,,,,0x1E205800,,"//		ARM64Op_fmin_scalar_Single_precision,                           	/* 0x1E205800	FMIN      	 */","//		0x1E205800,	/* FMIN      	ARM64Op_fmin_scalar_Single_precision	 */"
447,//,,,FMAXNM,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,0,1,1,0,1,0,Rn,,,,,Rd,,,,,0x1E206800,,"//		ARM64Op_fmaxnm_scalar_Single_precision,                         	/* 0x1E206800	FMAXNM    	 */","//		0x1E206800,	/* FMAXNM    	ARM64Op_fmaxnm_scalar_Single_precision	 */"
448,//,,,FMINNM,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,0,1,1,1,1,0,Rn,,,,,Rd,,,,,0x1E207800,,"//		ARM64Op_fminnm_scalar_Single_precision,                         	/* 0x1E207800	FMINNM    	 */","//		0x1E207800,	/* FMINNM    	ARM64Op_fminnm_scalar_Single_precision	 */"
449,//,,,FNMUL,Single_precision,,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,1,0,0,0,1,0,Rn,,,,,Rd,,,,,0x1E208800,,"//		ARM64Op_fnmul_Single_precision,                                 	/* 0x1E208800	FNMUL     	 */","//		0x1E208800,	/* FNMUL     	ARM64Op_fnmul_Single_precision	 */"
450,//,,,FMUL,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,0,0,0,0,1,0,Rn,,,,,Rd,,,,,0x1E600800,,"//		ARM64Op_fmul_scalar_Double_precision,                           	/* 0x1E600800	FMUL      	 */","//		0x1E600800,	/* FMUL      	ARM64Op_fmul_scalar_Double_precision	 */"
451,//,,,FDIV,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,0,0,0,1,1,0,Rn,,,,,Rd,,,,,0x1E601800,,"//		ARM64Op_fdiv_scalar_Double_precision,                           	/* 0x1E601800	FDIV      	 */","//		0x1E601800,	/* FDIV      	ARM64Op_fdiv_scalar_Double_precision	 */"
452,//,,,FADD,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,0,0,1,0,1,0,Rn,,,,,Rd,,,,,0x1E602800,,"//		ARM64Op_fadd_scalar_Double_precision,                           	/* 0x1E602800	FADD      	 */","//		0x1E602800,	/* FADD      	ARM64Op_fadd_scalar_Double_precision	 */"
453,//,,,FSUB,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,0,0,1,1,1,0,Rn,,,,,Rd,,,,,0x1E603800,,"//		ARM64Op_fsub_scalar_Double_precision,                           	/* 0x1E603800	FSUB      	 */","//		0x1E603800,	/* FSUB      	ARM64Op_fsub_scalar_Double_precision	 */"
454,//,,,FMAX,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,0,1,0,0,1,0,Rn,,,,,Rd,,,,,0x1E604800,,"//		ARM64Op_fmax_scalar_Double_precision,                           	/* 0x1E604800	FMAX      	 */","//		0x1E604800,	/* FMAX      	ARM64Op_fmax_scalar_Double_precision	 */"
455,//,,,FMIN,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,0,1,0,1,1,0,Rn,,,,,Rd,,,,,0x1E605800,,"//		ARM64Op_fmin_scalar_Double_precision,                           	/* 0x1E605800	FMIN      	 */","//		0x1E605800,	/* FMIN      	ARM64Op_fmin_scalar_Double_precision	 */"
456,//,,,FMAXNM,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,0,1,1,0,1,0,Rn,,,,,Rd,,,,,0x1E606800,,"//		ARM64Op_fmaxnm_scalar_Double_precision,                         	/* 0x1E606800	FMAXNM    	 */","//		0x1E606800,	/* FMAXNM    	ARM64Op_fmaxnm_scalar_Double_precision	 */"
457,//,,,FMINNM,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,0,1,1,1,1,0,Rn,,,,,Rd,,,,,0x1E607800,,"//		ARM64Op_fminnm_scalar_Double_precision,                         	/* 0x1E607800	FMINNM    	 */","//		0x1E607800,	/* FMINNM    	ARM64Op_fminnm_scalar_Double_precision	 */"
458,//,,,FNMUL,Double_precision,,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,1,0,0,0,1,0,Rn,,,,,Rd,,,,,0x1E608800,,"//		ARM64Op_fnmul_Double_precision,                                 	/* 0x1E608800	FNMUL     	 */","//		0x1E608800,	/* FNMUL     	ARM64Op_fnmul_Double_precision	 */"
459,//,,Floating-point conditional select,,,,,,M,0,S,1,1,1,1,0,type,,1,Rm,,,,,cond,,,,1,1,Rn,,,,,Rd,,,,,,,	/* Floating-point conditional select */,	/* Floating-point conditional select */
460,//,,,FCSEL,Single_precision,,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,cond,,,,1,1,Rn,,,,,Rd,,,,,0x1E200C00,,"//		ARM64Op_fcsel_Single_precision,                                 	/* 0x1E200C00	FCSEL     	 */","//		0x1E200C00,	/* FCSEL     	ARM64Op_fcsel_Single_precision	 */"
461,//,,,FCSEL,Double_precision,,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,cond,,,,1,1,Rn,,,,,Rd,,,,,0x1E600C00,,"//		ARM64Op_fcsel_Double_precision,                                 	/* 0x1E600C00	FCSEL     	 */","//		0x1E600C00,	/* FCSEL     	ARM64Op_fcsel_Double_precision	 */"
462,//,,Floating-point immediate,,,,,,M,0,S,1,1,1,1,0,type,,1,imm8,,,,,,,,1,0,0,imm5,,,,,Rd,,,,,,,	/* Floating-point immediate */,	/* Floating-point immediate */
463,//,,,FMOV,scalar_immediate_Single_precision,scalar_immediate,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,imm8,,,,,,,,1,0,0,0,0,0,0,0,Rd,,,,,0x1E201000,,"//		ARM64Op_fmov_scalar_immediate_Single_precision,                 	/* 0x1E201000	FMOV      	 */","//		0x1E201000,	/* FMOV      	ARM64Op_fmov_scalar_immediate_Single_precision	 */"
464,//,,,FMOV,scalar_immediate_Double_precision,scalar_immediate,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,imm8,,,,,,,,1,0,0,0,0,0,0,0,Rd,,,,,0x1E601000,,"//		ARM64Op_fmov_scalar_immediate_Double_precision,                 	/* 0x1E601000	FMOV      	 */","//		0x1E601000,	/* FMOV      	ARM64Op_fmov_scalar_immediate_Double_precision	 */"
465,//,,Floating-point compare,,,,,,M,0,S,1,1,1,1,0,type,,1,Rm,,,,,op,,1,0,0,0,Rn,,,,,opcode2,,,,,,,	/* Floating-point compare */,	/* Floating-point compare */
466,//,,,FCMP,Single_precision,,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,0,0,1,0,0,0,Rn,,,,,0,0,0,0,0,0x1E202000,,"//		ARM64Op_fcmp_Single_precision,                                  	/* 0x1E202000	FCMP      	 */","//		0x1E202000,	/* FCMP      	ARM64Op_fcmp_Single_precision	 */"
467,//,,,FCMP,Single_precision_zero,,Single_precision_zero,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,0,0,1,0,0,0,Rn,,,,,0,1,0,0,0,0x1E202008,,"//		ARM64Op_fcmp_Single_precision_zero,                             	/* 0x1E202008	FCMP      	 */","//		0x1E202008,	/* FCMP      	ARM64Op_fcmp_Single_precision_zero	 */"
468,//,,,FCMPE,Single_precision,,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,0,0,1,0,0,0,Rn,,,,,1,0,0,0,0,0x1E202010,,"//		ARM64Op_fcmpe_Single_precision,                                 	/* 0x1E202010	FCMPE     	 */","//		0x1E202010,	/* FCMPE     	ARM64Op_fcmpe_Single_precision	 */"
469,//,,,FCMPE,Single_precision_zero,,Single_precision_zero,,0,0,0,1,1,1,1,0,0,0,1,Rm,,,,,0,0,1,0,0,0,Rn,,,,,1,1,0,0,0,0x1E202018,,"//		ARM64Op_fcmpe_Single_precision_zero,                            	/* 0x1E202018	FCMPE     	 */","//		0x1E202018,	/* FCMPE     	ARM64Op_fcmpe_Single_precision_zero	 */"
470,//,,,FCMP,Double_precision,,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,0,0,1,0,0,0,Rn,,,,,0,0,0,0,0,0x1E602000,,"//		ARM64Op_fcmp_Double_precision,                                  	/* 0x1E602000	FCMP      	 */","//		0x1E602000,	/* FCMP      	ARM64Op_fcmp_Double_precision	 */"
471,//,,,FCMP,Double_precision_zero,,Double_precision_zero,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,0,0,1,0,0,0,Rn,,,,,0,1,0,0,0,0x1E602008,,"//		ARM64Op_fcmp_Double_precision_zero,                             	/* 0x1E602008	FCMP      	 */","//		0x1E602008,	/* FCMP      	ARM64Op_fcmp_Double_precision_zero	 */"
472,//,,,FCMPE,Double_precision,,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,0,0,1,0,0,0,Rn,,,,,1,0,0,0,0,0x1E602010,,"//		ARM64Op_fcmpe_Double_precision,                                 	/* 0x1E602010	FCMPE     	 */","//		0x1E602010,	/* FCMPE     	ARM64Op_fcmpe_Double_precision	 */"
473,//,,,FCMPE,Double_precision_zero,,Double_precision_zero,,0,0,0,1,1,1,1,0,0,1,1,Rm,,,,,0,0,1,0,0,0,Rn,,,,,1,1,0,0,0,0x1E602018,,"//		ARM64Op_fcmpe_Double_precision_zero,                            	/* 0x1E602018	FCMPE     	 */","//		0x1E602018,	/* FCMPE     	ARM64Op_fcmpe_Double_precision_zero	 */"
474,//,,Floating-point data-processing (1 source),,,,,,M,0,S,1,1,1,1,0,type,,1,opcode,,,,,,1,0,0,0,0,Rn,,,,,Rd,,,,,,,	/* Floating-point data-processing (1 source) */,	/* Floating-point data-processing (1 source) */
475,//,,,FMOV,register_Single_precision,register,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,0,0,0,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E204000,,"//		ARM64Op_fmov_register_Single_precision,                         	/* 0x1E204000	FMOV      	 */","//		0x1E204000,	/* FMOV      	ARM64Op_fmov_register_Single_precision	 */"
476,//,,,FABS,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,0,0,0,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E20C000,,"//		ARM64Op_fabs_scalar_Single_precision,                           	/* 0x1E20C000	FABS      	 */","//		0x1E20C000,	/* FABS      	ARM64Op_fabs_scalar_Single_precision	 */"
477,//,,,FNEG,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,0,0,1,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E214000,,"//		ARM64Op_fneg_scalar_Single_precision,                           	/* 0x1E214000	FNEG      	 */","//		0x1E214000,	/* FNEG      	ARM64Op_fneg_scalar_Single_precision	 */"
478,//,,,FSQRT,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,0,0,1,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E21C000,,"//		ARM64Op_fsqrt_scalar_Single_precision,                          	/* 0x1E21C000	FSQRT     	 */","//		0x1E21C000,	/* FSQRT     	ARM64Op_fsqrt_scalar_Single_precision	 */"
479,//,,,FCVT,Single_precision_to_double_precision,,Single_precision_to_double_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,0,1,0,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E22C000,,"//		ARM64Op_fcvt_Single_precision_to_double_precision,              	/* 0x1E22C000	FCVT      	 */","//		0x1E22C000,	/* FCVT      	ARM64Op_fcvt_Single_precision_to_double_precision	 */"
480,//,,,FCVT,Single_precision_to_half_precision,,Single_precision_to_half_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,0,1,1,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E23C000,,"//		ARM64Op_fcvt_Single_precision_to_half_precision,                	/* 0x1E23C000	FCVT      	 */","//		0x1E23C000,	/* FCVT      	ARM64Op_fcvt_Single_precision_to_half_precision	 */"
481,//,,,FRINTN,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,1,0,0,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E244000,,"//		ARM64Op_frintn_scalar_Single_precision,                         	/* 0x1E244000	FRINTN    	 */","//		0x1E244000,	/* FRINTN    	ARM64Op_frintn_scalar_Single_precision	 */"
482,//,,,FRINTP,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,1,0,0,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E24C000,,"//		ARM64Op_frintp_scalar_Single_precision,                         	/* 0x1E24C000	FRINTP    	 */","//		0x1E24C000,	/* FRINTP    	ARM64Op_frintp_scalar_Single_precision	 */"
483,//,,,FRINTM,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,1,0,1,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E254000,,"//		ARM64Op_frintm_scalar_Single_precision,                         	/* 0x1E254000	FRINTM    	 */","//		0x1E254000,	/* FRINTM    	ARM64Op_frintm_scalar_Single_precision	 */"
484,//,,,FRINTZ,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,1,0,1,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E25C000,,"//		ARM64Op_frintz_scalar_Single_precision,                         	/* 0x1E25C000	FRINTZ    	 */","//		0x1E25C000,	/* FRINTZ    	ARM64Op_frintz_scalar_Single_precision	 */"
485,//,,,FRINTA,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,1,1,0,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E264000,,"//		ARM64Op_frinta_scalar_Single_precision,                         	/* 0x1E264000	FRINTA    	 */","//		0x1E264000,	/* FRINTA    	ARM64Op_frinta_scalar_Single_precision	 */"
486,//,,,FRINTX,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,1,1,1,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E274000,,"//		ARM64Op_frintx_scalar_Single_precision,                         	/* 0x1E274000	FRINTX    	 */","//		0x1E274000,	/* FRINTX    	ARM64Op_frintx_scalar_Single_precision	 */"
487,//,,,FRINTI,scalar_Single_precision,scalar,Single_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,1,1,1,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E27C000,,"//		ARM64Op_frinti_scalar_Single_precision,                         	/* 0x1E27C000	FRINTI    	 */","//		0x1E27C000,	/* FRINTI    	ARM64Op_frinti_scalar_Single_precision	 */"
488,//,,,FMOV,register_Double_precision,register,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,0,0,0,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E604000,,"//		ARM64Op_fmov_register_Double_precision,                         	/* 0x1E604000	FMOV      	 */","//		0x1E604000,	/* FMOV      	ARM64Op_fmov_register_Double_precision	 */"
489,//,,,FABS,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,0,0,0,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E60C000,,"//		ARM64Op_fabs_scalar_Double_precision,                           	/* 0x1E60C000	FABS      	 */","//		0x1E60C000,	/* FABS      	ARM64Op_fabs_scalar_Double_precision	 */"
490,//,,,FNEG,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,0,0,1,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E614000,,"//		ARM64Op_fneg_scalar_Double_precision,                           	/* 0x1E614000	FNEG      	 */","//		0x1E614000,	/* FNEG      	ARM64Op_fneg_scalar_Double_precision	 */"
491,//,,,FSQRT,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,0,0,1,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E61C000,,"//		ARM64Op_fsqrt_scalar_Double_precision,                          	/* 0x1E61C000	FSQRT     	 */","//		0x1E61C000,	/* FSQRT     	ARM64Op_fsqrt_scalar_Double_precision	 */"
492,//,,,FCVT,Double_precision_to_single_precision,,Double_precision_to_single_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,0,1,0,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E62C000,,"//		ARM64Op_fcvt_Double_precision_to_single_precision,              	/* 0x1E62C000	FCVT      	 */","//		0x1E62C000,	/* FCVT      	ARM64Op_fcvt_Double_precision_to_single_precision	 */"
493,//,,,FCVT,Double_precision_to_half_precision,,Double_precision_to_half_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,0,1,1,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E63C000,,"//		ARM64Op_fcvt_Double_precision_to_half_precision,                	/* 0x1E63C000	FCVT      	 */","//		0x1E63C000,	/* FCVT      	ARM64Op_fcvt_Double_precision_to_half_precision	 */"
494,//,,,FRINTN,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,1,0,0,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E644000,,"//		ARM64Op_frintn_scalar_Double_precision,                         	/* 0x1E644000	FRINTN    	 */","//		0x1E644000,	/* FRINTN    	ARM64Op_frintn_scalar_Double_precision	 */"
495,//,,,FRINTP,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,1,0,0,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E64C000,,"//		ARM64Op_frintp_scalar_Double_precision,                         	/* 0x1E64C000	FRINTP    	 */","//		0x1E64C000,	/* FRINTP    	ARM64Op_frintp_scalar_Double_precision	 */"
496,//,,,FRINTM,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,1,0,1,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E654000,,"//		ARM64Op_frintm_scalar_Double_precision,                         	/* 0x1E654000	FRINTM    	 */","//		0x1E654000,	/* FRINTM    	ARM64Op_frintm_scalar_Double_precision	 */"
497,//,,,FRINTZ,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,1,0,1,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E65C000,,"//		ARM64Op_frintz_scalar_Double_precision,                         	/* 0x1E65C000	FRINTZ    	 */","//		0x1E65C000,	/* FRINTZ    	ARM64Op_frintz_scalar_Double_precision	 */"
498,//,,,FRINTA,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,1,1,0,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E664000,,"//		ARM64Op_frinta_scalar_Double_precision,                         	/* 0x1E664000	FRINTA    	 */","//		0x1E664000,	/* FRINTA    	ARM64Op_frinta_scalar_Double_precision	 */"
499,//,,,FRINTX,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,1,1,1,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E674000,,"//		ARM64Op_frintx_scalar_Double_precision,                         	/* 0x1E674000	FRINTX    	 */","//		0x1E674000,	/* FRINTX    	ARM64Op_frintx_scalar_Double_precision	 */"
500,//,,,FRINTI,scalar_Double_precision,scalar,Double_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,1,1,1,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1E67C000,,"//		ARM64Op_frinti_scalar_Double_precision,                         	/* 0x1E67C000	FRINTI    	 */","//		0x1E67C000,	/* FRINTI    	ARM64Op_frinti_scalar_Double_precision	 */"
501,//,,,FCVT,Half_precision_to_single_precision,,Half_precision_to_single_precision,,0,0,0,1,1,1,1,0,1,1,1,0,0,0,1,0,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1EE24000,,"//		ARM64Op_fcvt_Half_precision_to_single_precision,                	/* 0x1EE24000	FCVT      	 */","//		0x1EE24000,	/* FCVT      	ARM64Op_fcvt_Half_precision_to_single_precision	 */"
502,//,,,FCVT,Half_precision_to_double_precision,,Half_precision_to_double_precision,,0,0,0,1,1,1,1,0,1,1,1,0,0,0,1,0,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x1EE2C000,,"//		ARM64Op_fcvt_Half_precision_to_double_precision,                	/* 0x1EE2C000	FCVT      	 */","//		0x1EE2C000,	/* FCVT      	ARM64Op_fcvt_Half_precision_to_double_precision	 */"
503,//,,Floating-point<->integer conversions,,,,,,sf,0,S,1,1,1,1,0,type,,1,rmode,,opcode,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,,,	/* Floating-point<->integer conversions */,	/* Floating-point<->integer conversions */
504,//,,,FCVTNS,scalar_Single_precision_to_32_bit,scalar,Single_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E200000,,"//		ARM64Op_fcvtns_scalar_Single_precision_to_32_bit,               	/* 0x1E200000	FCVTNS    	 */","//		0x1E200000,	/* FCVTNS    	ARM64Op_fcvtns_scalar_Single_precision_to_32_bit	 */"
505,//,,,FCVTNU,scalar_Single_precision_to_32_bit,scalar,Single_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E210000,,"//		ARM64Op_fcvtnu_scalar_Single_precision_to_32_bit,               	/* 0x1E210000	FCVTNU    	 */","//		0x1E210000,	/* FCVTNU    	ARM64Op_fcvtnu_scalar_Single_precision_to_32_bit	 */"
506,//,,,SCVTF,scalar_integer_32_bit_to_single_precision,scalar_integer,32_bit_to_single_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E220000,,"//		ARM64Op_scvtf_scalar_integer_32_bit_to_single_precision,        	/* 0x1E220000	SCVTF     	 */","//		0x1E220000,	/* SCVTF     	ARM64Op_scvtf_scalar_integer_32_bit_to_single_precision	 */"
507,//,,,UCVTF,scalar_integer_32_bit_to_single_precision,scalar_integer,32_bit_to_single_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,0,1,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E230000,,"//		ARM64Op_ucvtf_scalar_integer_32_bit_to_single_precision,        	/* 0x1E230000	UCVTF     	 */","//		0x1E230000,	/* UCVTF     	ARM64Op_ucvtf_scalar_integer_32_bit_to_single_precision	 */"
508,//,,,FCVTAS,scalar_Single_precision_to_32_bit,scalar,Single_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,0,1,0,0,1,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E240000,,"//		ARM64Op_fcvtas_scalar_Single_precision_to_32_bit,               	/* 0x1E240000	FCVTAS    	 */","//		0x1E240000,	/* FCVTAS    	ARM64Op_fcvtas_scalar_Single_precision_to_32_bit	 */"
509,//,,,FCVTAU,scalar_Single_precision_to_32_bit,scalar,Single_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,0,1,0,0,1,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E250000,,"//		ARM64Op_fcvtau_scalar_Single_precision_to_32_bit,               	/* 0x1E250000	FCVTAU    	 */","//		0x1E250000,	/* FCVTAU    	ARM64Op_fcvtau_scalar_Single_precision_to_32_bit	 */"
510,//,,,FMOV,general_Single_precision_to_32_bit,general,Single_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,0,1,0,0,1,1,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E260000,,"//		ARM64Op_fmov_general_Single_precision_to_32_bit,                	/* 0x1E260000	FMOV      	 */","//		0x1E260000,	/* FMOV      	ARM64Op_fmov_general_Single_precision_to_32_bit	 */"
511,//,,,FMOV,general_32_bit_to_single_precision,general,32_bit_to_single_precision,,0,0,0,1,1,1,1,0,0,0,1,0,0,1,1,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E270000,,"//		ARM64Op_fmov_general_32_bit_to_single_precision,                	/* 0x1E270000	FMOV      	 */","//		0x1E270000,	/* FMOV      	ARM64Op_fmov_general_32_bit_to_single_precision	 */"
512,//,,,FCVTPS,scalar_Single_precision_to_32_bit,scalar,Single_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E280000,,"//		ARM64Op_fcvtps_scalar_Single_precision_to_32_bit,               	/* 0x1E280000	FCVTPS    	 */","//		0x1E280000,	/* FCVTPS    	ARM64Op_fcvtps_scalar_Single_precision_to_32_bit	 */"
513,//,,,FCVTPU,scalar_Single_precision_to_32_bit,scalar,Single_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,0,1,0,1,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E290000,,"//		ARM64Op_fcvtpu_scalar_Single_precision_to_32_bit,               	/* 0x1E290000	FCVTPU    	 */","//		0x1E290000,	/* FCVTPU    	ARM64Op_fcvtpu_scalar_Single_precision_to_32_bit	 */"
514,//,,,FCVTMS,scalar_Single_precision_to_32_bit,scalar,Single_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E300000,,"//		ARM64Op_fcvtms_scalar_Single_precision_to_32_bit,               	/* 0x1E300000	FCVTMS    	 */","//		0x1E300000,	/* FCVTMS    	ARM64Op_fcvtms_scalar_Single_precision_to_32_bit	 */"
515,//,,,FCVTMU,scalar_Single_precision_to_32_bit,scalar,Single_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,0,1,1,0,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E310000,,"//		ARM64Op_fcvtmu_scalar_Single_precision_to_32_bit,               	/* 0x1E310000	FCVTMU    	 */","//		0x1E310000,	/* FCVTMU    	ARM64Op_fcvtmu_scalar_Single_precision_to_32_bit	 */"
516,//,,,FCVTZS,scalar_integer_Single_precision_to_32_bit,scalar_integer,Single_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E380000,,"//		ARM64Op_fcvtzs_scalar_integer_Single_precision_to_32_bit,       	/* 0x1E380000	FCVTZS    	 */","//		0x1E380000,	/* FCVTZS    	ARM64Op_fcvtzs_scalar_integer_Single_precision_to_32_bit	 */"
517,//,,,FCVTZU,scalar_integer_Single_precision_to_32_bit,scalar_integer,Single_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,0,1,1,1,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E390000,,"//		ARM64Op_fcvtzu_scalar_integer_Single_precision_to_32_bit,       	/* 0x1E390000	FCVTZU    	 */","//		0x1E390000,	/* FCVTZU    	ARM64Op_fcvtzu_scalar_integer_Single_precision_to_32_bit	 */"
518,//,,,FCVTNS,scalar_Double_precision_to_32_bit,scalar,Double_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E600000,,"//		ARM64Op_fcvtns_scalar_Double_precision_to_32_bit,               	/* 0x1E600000	FCVTNS    	 */","//		0x1E600000,	/* FCVTNS    	ARM64Op_fcvtns_scalar_Double_precision_to_32_bit	 */"
519,//,,,FCVTNU,scalar_Double_precision_to_32_bit,scalar,Double_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,1,1,0,0,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E610000,,"//		ARM64Op_fcvtnu_scalar_Double_precision_to_32_bit,               	/* 0x1E610000	FCVTNU    	 */","//		0x1E610000,	/* FCVTNU    	ARM64Op_fcvtnu_scalar_Double_precision_to_32_bit	 */"
520,//,,,SCVTF,scalar_integer_32_bit_to_double_precision,scalar_integer,32_bit_to_double_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,0,1,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E620000,,"//		ARM64Op_scvtf_scalar_integer_32_bit_to_double_precision,        	/* 0x1E620000	SCVTF     	 */","//		0x1E620000,	/* SCVTF     	ARM64Op_scvtf_scalar_integer_32_bit_to_double_precision	 */"
521,//,,,UCVTF,scalar_integer_32_bit_to_double_precision,scalar_integer,32_bit_to_double_precision,,0,0,0,1,1,1,1,0,0,1,1,0,0,0,1,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E630000,,"//		ARM64Op_ucvtf_scalar_integer_32_bit_to_double_precision,        	/* 0x1E630000	UCVTF     	 */","//		0x1E630000,	/* UCVTF     	ARM64Op_ucvtf_scalar_integer_32_bit_to_double_precision	 */"
522,//,,,FCVTAS,scalar_Double_precision_to_32_bit,scalar,Double_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,1,1,0,0,1,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E640000,,"//		ARM64Op_fcvtas_scalar_Double_precision_to_32_bit,               	/* 0x1E640000	FCVTAS    	 */","//		0x1E640000,	/* FCVTAS    	ARM64Op_fcvtas_scalar_Double_precision_to_32_bit	 */"
523,//,,,FCVTAU,scalar_Double_precision_to_32_bit,scalar,Double_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,1,1,0,0,1,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E650000,,"//		ARM64Op_fcvtau_scalar_Double_precision_to_32_bit,               	/* 0x1E650000	FCVTAU    	 */","//		0x1E650000,	/* FCVTAU    	ARM64Op_fcvtau_scalar_Double_precision_to_32_bit	 */"
524,//,,,FCVTPS,scalar_Double_precision_to_32_bit,scalar,Double_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,1,1,0,1,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E680000,,"//		ARM64Op_fcvtps_scalar_Double_precision_to_32_bit,               	/* 0x1E680000	FCVTPS    	 */","//		0x1E680000,	/* FCVTPS    	ARM64Op_fcvtps_scalar_Double_precision_to_32_bit	 */"
525,//,,,FCVTPU,scalar_Double_precision_to_32_bit,scalar,Double_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,1,1,0,1,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E690000,,"//		ARM64Op_fcvtpu_scalar_Double_precision_to_32_bit,               	/* 0x1E690000	FCVTPU    	 */","//		0x1E690000,	/* FCVTPU    	ARM64Op_fcvtpu_scalar_Double_precision_to_32_bit	 */"
526,//,,,FCVTMS,scalar_Double_precision_to_32_bit,scalar,Double_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E700000,,"//		ARM64Op_fcvtms_scalar_Double_precision_to_32_bit,               	/* 0x1E700000	FCVTMS    	 */","//		0x1E700000,	/* FCVTMS    	ARM64Op_fcvtms_scalar_Double_precision_to_32_bit	 */"
527,//,,,FCVTMU,scalar_Double_precision_to_32_bit,scalar,Double_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,1,1,1,0,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E710000,,"//		ARM64Op_fcvtmu_scalar_Double_precision_to_32_bit,               	/* 0x1E710000	FCVTMU    	 */","//		0x1E710000,	/* FCVTMU    	ARM64Op_fcvtmu_scalar_Double_precision_to_32_bit	 */"
528,//,,,FCVTZS,scalar_integer_Double_precision_to_32_bit,scalar_integer,Double_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,1,1,1,1,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E780000,,"//		ARM64Op_fcvtzs_scalar_integer_Double_precision_to_32_bit,       	/* 0x1E780000	FCVTZS    	 */","//		0x1E780000,	/* FCVTZS    	ARM64Op_fcvtzs_scalar_integer_Double_precision_to_32_bit	 */"
529,//,,,FCVTZU,scalar_integer_Double_precision_to_32_bit,scalar_integer,Double_precision_to_32_bit,,0,0,0,1,1,1,1,0,0,1,1,1,1,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x1E790000,,"//		ARM64Op_fcvtzu_scalar_integer_Double_precision_to_32_bit,       	/* 0x1E790000	FCVTZU    	 */","//		0x1E790000,	/* FCVTZU    	ARM64Op_fcvtzu_scalar_integer_Double_precision_to_32_bit	 */"
530,//,,,FCVTNS,scalar_Single_precision_to_64_bit,scalar,Single_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E200000,,"//		ARM64Op_fcvtns_scalar_Single_precision_to_64_bit,               	/* 0x9E200000	FCVTNS    	 */","//		0x9E200000,	/* FCVTNS    	ARM64Op_fcvtns_scalar_Single_precision_to_64_bit	 */"
531,//,,,FCVTNU,scalar_Single_precision_to_64_bit,scalar,Single_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E210000,,"//		ARM64Op_fcvtnu_scalar_Single_precision_to_64_bit,               	/* 0x9E210000	FCVTNU    	 */","//		0x9E210000,	/* FCVTNU    	ARM64Op_fcvtnu_scalar_Single_precision_to_64_bit	 */"
532,//,,,SCVTF,scalar_integer_64_bit_to_single_precision,scalar_integer,64_bit_to_single_precision,,1,0,0,1,1,1,1,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E220000,,"//		ARM64Op_scvtf_scalar_integer_64_bit_to_single_precision,        	/* 0x9E220000	SCVTF     	 */","//		0x9E220000,	/* SCVTF     	ARM64Op_scvtf_scalar_integer_64_bit_to_single_precision	 */"
533,//,,,UCVTF,scalar_integer_64_bit_to_single_precision,scalar_integer,64_bit_to_single_precision,,1,0,0,1,1,1,1,0,0,0,1,0,0,0,1,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E230000,,"//		ARM64Op_ucvtf_scalar_integer_64_bit_to_single_precision,        	/* 0x9E230000	UCVTF     	 */","//		0x9E230000,	/* UCVTF     	ARM64Op_ucvtf_scalar_integer_64_bit_to_single_precision	 */"
534,//,,,FCVTAS,scalar_Single_precision_to_64_bit,scalar,Single_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,0,1,0,0,1,0,0,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x9E244000,,"//		ARM64Op_fcvtas_scalar_Single_precision_to_64_bit,               	/* 0x9E244000	FCVTAS    	 */","//		0x9E244000,	/* FCVTAS    	ARM64Op_fcvtas_scalar_Single_precision_to_64_bit	 */"
535,//,,,FCVTAU,scalar_Single_precision_to_64_bit,scalar,Single_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,0,1,0,0,1,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E250000,,"//		ARM64Op_fcvtau_scalar_Single_precision_to_64_bit,               	/* 0x9E250000	FCVTAU    	 */","//		0x9E250000,	/* FCVTAU    	ARM64Op_fcvtau_scalar_Single_precision_to_64_bit	 */"
536,//,,,FCVTPS,scalar_Single_precision_to_64_bit,scalar,Single_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E280000,,"//		ARM64Op_fcvtps_scalar_Single_precision_to_64_bit,               	/* 0x9E280000	FCVTPS    	 */","//		0x9E280000,	/* FCVTPS    	ARM64Op_fcvtps_scalar_Single_precision_to_64_bit	 */"
537,//,,,FCVTPU,scalar_Single_precision_to_64_bit,scalar,Single_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,0,1,0,1,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E290000,,"//		ARM64Op_fcvtpu_scalar_Single_precision_to_64_bit,               	/* 0x9E290000	FCVTPU    	 */","//		0x9E290000,	/* FCVTPU    	ARM64Op_fcvtpu_scalar_Single_precision_to_64_bit	 */"
538,//,,,FCVTMS,scalar_Single_precision_to_64_bit,scalar,Single_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E300000,,"//		ARM64Op_fcvtms_scalar_Single_precision_to_64_bit,               	/* 0x9E300000	FCVTMS    	 */","//		0x9E300000,	/* FCVTMS    	ARM64Op_fcvtms_scalar_Single_precision_to_64_bit	 */"
539,//,,,FCVTMU,scalar_Single_precision_to_64_bit,scalar,Single_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,0,1,1,0,0,0,1,1,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E318000,,"//		ARM64Op_fcvtmu_scalar_Single_precision_to_64_bit,               	/* 0x9E318000	FCVTMU    	 */","//		0x9E318000,	/* FCVTMU    	ARM64Op_fcvtmu_scalar_Single_precision_to_64_bit	 */"
540,//,,,FCVTZS,scalar_integer_Single_precision_to_64_bit,scalar_integer,Single_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E380000,,"//		ARM64Op_fcvtzs_scalar_integer_Single_precision_to_64_bit,       	/* 0x9E380000	FCVTZS    	 */","//		0x9E380000,	/* FCVTZS    	ARM64Op_fcvtzs_scalar_integer_Single_precision_to_64_bit	 */"
541,//,,,FCVTZU,scalar_integer_Single_precision_to_64_bit,scalar_integer,Single_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,0,1,1,1,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E390000,,"//		ARM64Op_fcvtzu_scalar_integer_Single_precision_to_64_bit,       	/* 0x9E390000	FCVTZU    	 */","//		0x9E390000,	/* FCVTZU    	ARM64Op_fcvtzu_scalar_integer_Single_precision_to_64_bit	 */"
542,//,,,FCVTNS,scalar_Double_precision_to_64_bit,scalar,Double_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E200000,,"//		ARM64Op_fcvtns_scalar_Double_precision_to_64_bit,               	/* 0x9E200000	FCVTNS    	 */","//		0x9E200000,	/* FCVTNS    	ARM64Op_fcvtns_scalar_Double_precision_to_64_bit	 */"
543,//,,,FCVTNU,scalar_Double_precision_to_64_bit,scalar,Double_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E210000,,"//		ARM64Op_fcvtnu_scalar_Double_precision_to_64_bit,               	/* 0x9E210000	FCVTNU    	 */","//		0x9E210000,	/* FCVTNU    	ARM64Op_fcvtnu_scalar_Double_precision_to_64_bit	 */"
544,//,,,SCVTF,scalar_integer_64_bit_to_double_precision,scalar_integer,64_bit_to_double_precision,,1,0,0,1,1,1,1,0,0,1,1,0,0,0,1,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E620000,,"//		ARM64Op_scvtf_scalar_integer_64_bit_to_double_precision,        	/* 0x9E620000	SCVTF     	 */","//		0x9E620000,	/* SCVTF     	ARM64Op_scvtf_scalar_integer_64_bit_to_double_precision	 */"
545,//,,,UCVTF,scalar_integer_64_bit_to_double_precision,scalar_integer,64_bit_to_double_precision,,1,0,0,1,1,1,1,0,0,1,1,0,0,0,1,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E630000,,"//		ARM64Op_ucvtf_scalar_integer_64_bit_to_double_precision,        	/* 0x9E630000	UCVTF     	 */","//		0x9E630000,	/* UCVTF     	ARM64Op_ucvtf_scalar_integer_64_bit_to_double_precision	 */"
546,//,,,FCVTAS,scalar_Double_precision_to_64_bit,scalar,Double_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,1,1,0,0,1,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E640000,,"//		ARM64Op_fcvtas_scalar_Double_precision_to_64_bit,               	/* 0x9E640000	FCVTAS    	 */","//		0x9E640000,	/* FCVTAS    	ARM64Op_fcvtas_scalar_Double_precision_to_64_bit	 */"
547,//,,,FCVTAU,scalar_Double_precision_to_64_bit,scalar,Double_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,1,1,0,0,1,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E650000,,"//		ARM64Op_fcvtau_scalar_Double_precision_to_64_bit,               	/* 0x9E650000	FCVTAU    	 */","//		0x9E650000,	/* FCVTAU    	ARM64Op_fcvtau_scalar_Double_precision_to_64_bit	 */"
548,//,,,FMOV,general_Double_precision_to_64_bit,general,Double_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,1,1,0,0,1,1,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E660000,,"//		ARM64Op_fmov_general_Double_precision_to_64_bit,                	/* 0x9E660000	FMOV      	 */","//		0x9E660000,	/* FMOV      	ARM64Op_fmov_general_Double_precision_to_64_bit	 */"
549,//,,,FMOV,general_64_bit_to_double_precision,general,64_bit_to_double_precision,,1,0,0,1,1,1,1,0,0,1,1,0,0,1,1,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E670000,,"//		ARM64Op_fmov_general_64_bit_to_double_precision,                	/* 0x9E670000	FMOV      	 */","//		0x9E670000,	/* FMOV      	ARM64Op_fmov_general_64_bit_to_double_precision	 */"
550,//,,,FCVTPS,scalar_Double_precision_to_64_bit,scalar,Double_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,1,1,0,1,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E680000,,"//		ARM64Op_fcvtps_scalar_Double_precision_to_64_bit,               	/* 0x9E680000	FCVTPS    	 */","//		0x9E680000,	/* FCVTPS    	ARM64Op_fcvtps_scalar_Double_precision_to_64_bit	 */"
551,//,,,FCVTPU,scalar_Double_precision_to_64_bit,scalar,Double_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,1,1,0,1,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E690000,,"//		ARM64Op_fcvtpu_scalar_Double_precision_to_64_bit,               	/* 0x9E690000	FCVTPU    	 */","//		0x9E690000,	/* FCVTPU    	ARM64Op_fcvtpu_scalar_Double_precision_to_64_bit	 */"
552,//,,,FCVTMS,scalar_Double_precision_to_64_bit,scalar,Double_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E700000,,"//		ARM64Op_fcvtms_scalar_Double_precision_to_64_bit,               	/* 0x9E700000	FCVTMS    	 */","//		0x9E700000,	/* FCVTMS    	ARM64Op_fcvtms_scalar_Double_precision_to_64_bit	 */"
553,//,,,FCVTMU,scalar_Double_precision_to_64_bit,scalar,Double_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,1,1,1,0,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E710000,,"//		ARM64Op_fcvtmu_scalar_Double_precision_to_64_bit,               	/* 0x9E710000	FCVTMU    	 */","//		0x9E710000,	/* FCVTMU    	ARM64Op_fcvtmu_scalar_Double_precision_to_64_bit	 */"
554,//,,,FCVTZS,scalar_integer_Double_precision_to_64_bit,scalar_integer,Double_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,1,1,1,1,0,0,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E780000,,"//		ARM64Op_fcvtzs_scalar_integer_Double_precision_to_64_bit,       	/* 0x9E780000	FCVTZS    	 */","//		0x9E780000,	/* FCVTZS    	ARM64Op_fcvtzs_scalar_integer_Double_precision_to_64_bit	 */"
555,//,,,FCVTZU,scalar_integer_Double_precision_to_64_bit,scalar_integer,Double_precision_to_64_bit,,1,0,0,1,1,1,1,0,0,1,1,1,1,0,0,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9E790000,,"//		ARM64Op_fcvtzu_scalar_integer_Double_precision_to_64_bit,       	/* 0x9E790000	FCVTZU    	 */","//		0x9E790000,	/* FCVTZU    	ARM64Op_fcvtzu_scalar_integer_Double_precision_to_64_bit	 */"
556,//,,,FMOV,general_Top_half_of_128_bit_to_64_bit,general,Top_half_of_128_bit_to_64_bit,,1,0,0,1,1,1,1,0,1,0,1,0,1,1,1,0,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9EAE0000,,"//		ARM64Op_fmov_general_Top_half_of_128_bit_to_64_bit,             	/* 0x9EAE0000	FMOV      	 */","//		0x9EAE0000,	/* FMOV      	ARM64Op_fmov_general_Top_half_of_128_bit_to_64_bit	 */"
557,//,,,FMOV,general_64_bit_to_top_half_of_128_bit,general,64_bit_to_top_half_of_128_bit,,1,0,0,1,1,1,1,0,1,0,1,0,1,1,1,1,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x9EAF0000,,"//		ARM64Op_fmov_general_64_bit_to_top_half_of_128_bit,             	/* 0x9EAF0000	FMOV      	 */","//		0x9EAF0000,	/* FMOV      	ARM64Op_fmov_general_64_bit_to_top_half_of_128_bit	 */"
558,//,,Floating-point data-processing (3 source),,,,,,M,0,S,1,1,1,1,1,type,,o1,Rm,,,,,o0,Ra,,,,,Rn,,,,,Rd,,,,,,,	/* Floating-point data-processing (3 source) */,	/* Floating-point data-processing (3 source) */
559,//,,,FMADD,Single_precision,,Single_precision,,0,0,0,1,1,1,1,1,0,0,0,Rm,,,,,0,Ra,,,,,Rn,,,,,Rd,,,,,0x1F000000,,"//		ARM64Op_fmadd_Single_precision,                                 	/* 0x1F000000	FMADD     	 */","//		0x1F000000,	/* FMADD     	ARM64Op_fmadd_Single_precision	 */"
560,//,,,FMSUB,Single_precision,,Single_precision,,0,0,0,1,1,1,1,1,0,0,0,Rm,,,,,1,Ra,,,,,Rn,,,,,Rd,,,,,0x1F008000,,"//		ARM64Op_fmsub_Single_precision,                                 	/* 0x1F008000	FMSUB     	 */","//		0x1F008000,	/* FMSUB     	ARM64Op_fmsub_Single_precision	 */"
561,//,,,FNMADD,Single_precision,,Single_precision,,0,0,0,1,1,1,1,1,0,0,1,Rm,,,,,0,Ra,,,,,Rn,,,,,Rd,,,,,0x1F200000,,"//		ARM64Op_fnmadd_Single_precision,                                	/* 0x1F200000	FNMADD    	 */","//		0x1F200000,	/* FNMADD    	ARM64Op_fnmadd_Single_precision	 */"
562,//,,,FNMSUB,Single_precision,,Single_precision,,0,0,0,1,1,1,1,1,0,0,1,Rm,,,,,1,Ra,,,,,Rn,,,,,Rd,,,,,0x1F208000,,"//		ARM64Op_fnmsub_Single_precision,                                	/* 0x1F208000	FNMSUB    	 */","//		0x1F208000,	/* FNMSUB    	ARM64Op_fnmsub_Single_precision	 */"
563,//,,,FMADD,Double_precision,,Double_precision,,0,0,0,1,1,1,1,1,0,1,0,Rm,,,,,0,Ra,,,,,Rn,,,,,Rd,,,,,0x1F400000,,"//		ARM64Op_fmadd_Double_precision,                                 	/* 0x1F400000	FMADD     	 */","//		0x1F400000,	/* FMADD     	ARM64Op_fmadd_Double_precision	 */"
564,//,,,FMSUB,Double_precision,,Double_precision,,0,0,0,1,1,1,1,1,0,1,0,Rm,,,,,1,Ra,,,,,Rn,,,,,Rd,,,,,0x1F408000,,"//		ARM64Op_fmsub_Double_precision,                                 	/* 0x1F408000	FMSUB     	 */","//		0x1F408000,	/* FMSUB     	ARM64Op_fmsub_Double_precision	 */"
565,//,,,FNMADD,Double_precision,,Double_precision,,0,0,0,1,1,1,1,1,0,1,1,Rm,,,,,0,Ra,,,,,Rn,,,,,Rd,,,,,0x1F600000,,"//		ARM64Op_fnmadd_Double_precision,                                	/* 0x1F600000	FNMADD    	 */","//		0x1F600000,	/* FNMADD    	ARM64Op_fnmadd_Double_precision	 */"
566,//,,,FNMSUB,Double_precision,,Double_precision,,0,0,0,1,1,1,1,1,0,1,1,Rm,,,,,1,Ra,,,,,Rn,,,,,Rd,,,,,0x1F608000,,"//		ARM64Op_fnmsub_Double_precision,                                	/* 0x1F608000	FNMSUB    	 */","//		0x1F608000,	/* FNMSUB    	ARM64Op_fnmsub_Double_precision	 */"
567,//,,AdvSIMD scalar three same,,,,,,0,1,U,1,1,1,1,0,size,,1,Rm,,,,,opcode,,,,,1,Rn,,,,,Rd,,,,,,,	/* AdvSIMD scalar three same */,	/* AdvSIMD scalar three same */
568,//,,,SQADD,Scalar,,Scalar,,0,1,0,1,1,1,1,0,-,-,1,Rm,,,,,0,0,0,0,1,1,Rn,,,,,Rd,,,,,0x5E200C00,,"//		ARM64Op_sqadd_Scalar,                                           	/* 0x5E200C00	SQADD     	 */","//		0x5E200C00,	/* SQADD     	ARM64Op_sqadd_Scalar	 */"
569,//,,,SQSUB,Scalar,,Scalar,,0,1,0,1,1,1,1,0,-,-,1,Rm,,,,,0,0,1,0,1,1,Rn,,,,,Rd,,,,,0x5E202C00,,"//		ARM64Op_sqsub_Scalar,                                           	/* 0x5E202C00	SQSUB     	 */","//		0x5E202C00,	/* SQSUB     	ARM64Op_sqsub_Scalar	 */"
570,//,,,CMGT,register_Scalar,register,Scalar,,0,1,0,1,1,1,1,0,-,-,1,Rm,,,,,0,0,1,1,0,1,Rn,,,,,Rd,,,,,0x5E203400,,"//		ARM64Op_cmgt_register_Scalar,                                   	/* 0x5E203400	CMGT      	 */","//		0x5E203400,	/* CMGT      	ARM64Op_cmgt_register_Scalar	 */"
571,//,,,CMGE,register_Scalar,register,Scalar,,0,1,0,1,1,1,1,0,-,-,1,Rm,,,,,0,0,1,1,1,1,Rn,,,,,Rd,,,,,0x5E203C00,,"//		ARM64Op_cmge_register_Scalar,                                   	/* 0x5E203C00	CMGE      	 */","//		0x5E203C00,	/* CMGE      	ARM64Op_cmge_register_Scalar	 */"
572,//,,,SSHL,Scalar,,Scalar,,0,1,0,1,1,1,1,0,-,-,1,Rm,,,,,0,1,0,0,0,1,Rn,,,,,Rd,,,,,0x5E204400,,"//		ARM64Op_sshl_Scalar,                                            	/* 0x5E204400	SSHL      	 */","//		0x5E204400,	/* SSHL      	ARM64Op_sshl_Scalar	 */"
573,//,,,SQSHL,register_Scalar,register,Scalar,,0,1,0,1,1,1,1,0,-,-,1,Rm,,,,,0,1,0,0,1,1,Rn,,,,,Rd,,,,,0x5E204C00,,"//		ARM64Op_sqshl_register_Scalar,                                  	/* 0x5E204C00	SQSHL     	 */","//		0x5E204C00,	/* SQSHL     	ARM64Op_sqshl_register_Scalar	 */"
574,//,,,SRSHL,Scalar,,Scalar,,0,1,0,1,1,1,1,0,-,-,1,Rm,,,,,0,1,0,1,0,1,Rn,,,,,Rd,,,,,0x5E205400,,"//		ARM64Op_srshl_Scalar,                                           	/* 0x5E205400	SRSHL     	 */","//		0x5E205400,	/* SRSHL     	ARM64Op_srshl_Scalar	 */"
575,//,,,SQRSHL,Scalar,,Scalar,,0,1,0,1,1,1,1,0,-,-,1,Rm,,,,,0,1,0,1,1,1,Rn,,,,,Rd,,,,,0x5E205C00,,"//		ARM64Op_sqrshl_Scalar,                                          	/* 0x5E205C00	SQRSHL    	 */","//		0x5E205C00,	/* SQRSHL    	ARM64Op_sqrshl_Scalar	 */"
576,//,,,ADD,vector_Scalar,vector,Scalar,,0,1,0,1,1,1,1,0,-,-,1,Rm,,,,,1,0,0,0,0,1,Rn,,,,,Rd,,,,,0x5E208400,,"//		ARM64Op_add_vector_Scalar,                                      	/* 0x5E208400	ADD       	 */","//		0x5E208400,	/* ADD       	ARM64Op_add_vector_Scalar	 */"
577,//,,,CMTST,Scalar,,Scalar,,0,1,0,1,1,1,1,0,-,-,1,Rm,,,,,1,0,0,0,1,1,Rn,,,,,Rd,,,,,0x5E208C00,,"//		ARM64Op_cmtst_Scalar,                                           	/* 0x5E208C00	CMTST     	 */","//		0x5E208C00,	/* CMTST     	ARM64Op_cmtst_Scalar	 */"
578,//,,,SQDMULH,vector_Scalar,vector,Scalar,,0,1,0,1,1,1,1,0,-,-,1,Rm,,,,,1,0,1,1,0,1,Rn,,,,,Rd,,,,,0x5E20B400,,"//		ARM64Op_sqdmulh_vector_Scalar,                                  	/* 0x5E20B400	SQDMULH   	 */","//		0x5E20B400,	/* SQDMULH   	ARM64Op_sqdmulh_vector_Scalar	 */"
579,//,,,FMULX,Scalar,,Scalar,,0,1,0,1,1,1,1,0,0,x,1,Rm,,,,,1,1,0,1,1,1,Rn,,,,,Rd,,,,,0x5E20DC00,,"//		ARM64Op_fmulx_Scalar,                                           	/* 0x5E20DC00	FMULX     	 */","//		0x5E20DC00,	/* FMULX     	ARM64Op_fmulx_Scalar	 */"
580,//,,,FCMEQ,register_Scalar,register,Scalar,,0,1,0,1,1,1,1,0,0,x,1,Rm,,,,,1,1,1,0,0,1,Rn,,,,,Rd,,,,,0x5E20E400,,"//		ARM64Op_fcmeq_register_Scalar,                                  	/* 0x5E20E400	FCMEQ     	 */","//		0x5E20E400,	/* FCMEQ     	ARM64Op_fcmeq_register_Scalar	 */"
581,//,,,FRECPS,Scalar,,Scalar,,0,1,0,1,1,1,1,0,0,x,1,Rm,,,,,1,1,1,1,1,1,Rn,,,,,Rd,,,,,0x5E20FC00,,"//		ARM64Op_frecps_Scalar,                                          	/* 0x5E20FC00	FRECPS    	 */","//		0x5E20FC00,	/* FRECPS    	ARM64Op_frecps_Scalar	 */"
582,//,,,FRSQRTS,Scalar,,Scalar,,0,1,0,1,1,1,1,0,1,x,1,Rm,,,,,1,1,1,1,1,1,Rn,,,,,Rd,,,,,0x5EA0FC00,,"//		ARM64Op_frsqrts_Scalar,                                         	/* 0x5EA0FC00	FRSQRTS   	 */","//		0x5EA0FC00,	/* FRSQRTS   	ARM64Op_frsqrts_Scalar	 */"
583,//,,,UQADD,Scalar,,Scalar,,0,1,1,1,1,1,1,0,-,-,1,Rm,,,,,0,0,0,0,1,1,Rn,,,,,Rd,,,,,0x7E200C00,,"//		ARM64Op_uqadd_Scalar,                                           	/* 0x7E200C00	UQADD     	 */","//		0x7E200C00,	/* UQADD     	ARM64Op_uqadd_Scalar	 */"
584,//,,,UQSUB,Scalar,,Scalar,,0,1,1,1,1,1,1,0,-,-,1,Rm,,,,,0,0,1,0,1,1,Rn,,,,,Rd,,,,,0x7E202C00,,"//		ARM64Op_uqsub_Scalar,                                           	/* 0x7E202C00	UQSUB     	 */","//		0x7E202C00,	/* UQSUB     	ARM64Op_uqsub_Scalar	 */"
585,//,,,CMHI,register_Scalar,register,Scalar,,0,1,1,1,1,1,1,0,-,-,1,Rm,,,,,0,0,1,1,0,1,Rn,,,,,Rd,,,,,0x7E203400,,"//		ARM64Op_cmhi_register_Scalar,                                   	/* 0x7E203400	CMHI      	 */","//		0x7E203400,	/* CMHI      	ARM64Op_cmhi_register_Scalar	 */"
586,//,,,CMHS,register_Scalar,register,Scalar,,0,1,1,1,1,1,1,0,-,-,1,Rm,,,,,0,0,1,1,1,1,Rn,,,,,Rd,,,,,0x7E203C00,,"//		ARM64Op_cmhs_register_Scalar,                                   	/* 0x7E203C00	CMHS      	 */","//		0x7E203C00,	/* CMHS      	ARM64Op_cmhs_register_Scalar	 */"
587,//,,,USHL,Scalar,,Scalar,,0,1,1,1,1,1,1,0,-,-,1,Rm,,,,,0,1,0,0,0,1,Rn,,,,,Rd,,,,,0x7E204400,,"//		ARM64Op_ushl_Scalar,                                            	/* 0x7E204400	USHL      	 */","//		0x7E204400,	/* USHL      	ARM64Op_ushl_Scalar	 */"
588,//,,,UQSHL,register_Scalar,register,Scalar,,0,1,1,1,1,1,1,0,-,-,1,Rm,,,,,0,1,0,0,1,1,Rn,,,,,Rd,,,,,0x7E204C00,,"//		ARM64Op_uqshl_register_Scalar,                                  	/* 0x7E204C00	UQSHL     	 */","//		0x7E204C00,	/* UQSHL     	ARM64Op_uqshl_register_Scalar	 */"
589,//,,,URSHL,Scalar,,Scalar,,0,1,1,1,1,1,1,0,-,-,1,Rm,,,,,0,1,0,1,0,1,Rn,,,,,Rd,,,,,0x7E205400,,"//		ARM64Op_urshl_Scalar,                                           	/* 0x7E205400	URSHL     	 */","//		0x7E205400,	/* URSHL     	ARM64Op_urshl_Scalar	 */"
590,//,,,UQRSHL,Scalar,,Scalar,,0,1,1,1,1,1,1,0,-,-,1,Rm,,,,,0,1,0,1,1,1,Rn,,,,,Rd,,,,,0x7E205C00,,"//		ARM64Op_uqrshl_Scalar,                                          	/* 0x7E205C00	UQRSHL    	 */","//		0x7E205C00,	/* UQRSHL    	ARM64Op_uqrshl_Scalar	 */"
591,//,,,SUB,vector_Scalar,vector,Scalar,,0,1,1,1,1,1,1,0,-,-,1,Rm,,,,,1,0,0,0,0,1,Rn,,,,,Rd,,,,,0x7E208400,,"//		ARM64Op_sub_vector_Scalar,                                      	/* 0x7E208400	SUB       	 */","//		0x7E208400,	/* SUB       	ARM64Op_sub_vector_Scalar	 */"
592,//,,,CMEQ,register_Scalar,register,Scalar,,0,1,1,1,1,1,1,0,-,-,1,Rm,,,,,1,0,0,0,1,1,Rn,,,,,Rd,,,,,0x7E208C00,,"//		ARM64Op_cmeq_register_Scalar,                                   	/* 0x7E208C00	CMEQ      	 */","//		0x7E208C00,	/* CMEQ      	ARM64Op_cmeq_register_Scalar	 */"
593,//,,,SQRDMULH,vector_Scalar,vector,Scalar,,0,1,1,1,1,1,1,0,-,-,1,Rm,,,,,1,0,1,1,0,1,Rn,,,,,Rd,,,,,0x7E20B400,,"//		ARM64Op_sqrdmulh_vector_Scalar,                                 	/* 0x7E20B400	SQRDMULH  	 */","//		0x7E20B400,	/* SQRDMULH  	ARM64Op_sqrdmulh_vector_Scalar	 */"
594,//,,,FCMGE,register_Scalar,register,Scalar,,0,1,1,1,1,1,1,0,0,x,1,Rm,,,,,1,1,1,0,0,1,Rn,,,,,Rd,,,,,0x7E20E400,,"//		ARM64Op_fcmge_register_Scalar,                                  	/* 0x7E20E400	FCMGE     	 */","//		0x7E20E400,	/* FCMGE     	ARM64Op_fcmge_register_Scalar	 */"
595,//,,,FACGE,Scalar,,Scalar,,0,1,1,1,1,1,1,0,0,x,1,Rm,,,,,1,1,1,0,1,1,Rn,,,,,Rd,,,,,0x7E20EC00,,"//		ARM64Op_facge_Scalar,                                           	/* 0x7E20EC00	FACGE     	 */","//		0x7E20EC00,	/* FACGE     	ARM64Op_facge_Scalar	 */"
596,//,,,FABD,Scalar,,Scalar,,0,1,1,1,1,1,1,0,1,x,1,Rm,,,,,1,1,0,1,0,1,Rn,,,,,Rd,,,,,0x7EA0D400,,"//		ARM64Op_fabd_Scalar,                                            	/* 0x7EA0D400	FABD      	 */","//		0x7EA0D400,	/* FABD      	ARM64Op_fabd_Scalar	 */"
597,//,,,FCMGT,register_Scalar,register,Scalar,,0,1,1,1,1,1,1,0,1,x,1,Rm,,,,,1,1,1,0,0,1,Rn,,,,,Rd,,,,,0x7EA0E400,,"//		ARM64Op_fcmgt_register_Scalar,                                  	/* 0x7EA0E400	FCMGT     	 */","//		0x7EA0E400,	/* FCMGT     	ARM64Op_fcmgt_register_Scalar	 */"
598,//,,,FACGT,Scalar,,Scalar,,0,1,1,1,1,1,1,0,1,x,1,Rm,,,,,1,1,1,0,1,1,Rn,,,,,Rd,,,,,0x7EA0EC00,,"//		ARM64Op_facgt_Scalar,                                           	/* 0x7EA0EC00	FACGT     	 */","//		0x7EA0EC00,	/* FACGT     	ARM64Op_facgt_Scalar	 */"
599,//,,AdvSIMD scalar three different,,,,,,0,1,U,1,1,1,1,0,size,,1,Rm,,,,,opcode,,,,0,0,Rn,,,,,Rd,,,,,,,	/* AdvSIMD scalar three different */,	/* AdvSIMD scalar three different */
600,//,,,SQDMLAL,vector_Scalar,vector,Scalar,writes to low half of the dest. register & clears the up half,0,1,0,1,1,1,1,0,size,,1,Rm,,,,,1,0,0,1,0,0,Rn,,,,,Rd,,,,,0x5E209000,,"//		ARM64Op_sqdmlal_vector_Scalar,                                  	/* 0x5E209000	SQDMLAL   	writes to low half of the dest. register & clears the up half */","//		0x5E209000,	/* SQDMLAL   	ARM64Op_sqdmlal_vector_Scalar	writes to low half of the dest. register & clears the up half */"
601,//,,,SQDMLAL2,vector_Scalar,vector,Scalar,writes to high half of the dest. register & don't touch low half,0,1,0,1,1,1,1,0,size,,1,Rm,,,,,1,0,0,1,0,0,Rn,,,,,Rd,,,,,0x5E209000,,"//		ARM64Op_sqdmlal2_vector_Scalar,                                 	/* 0x5E209000	SQDMLAL2  	writes to high half of the dest. register & don't touch low half */","//		0x5E209000,	/* SQDMLAL2  	ARM64Op_sqdmlal2_vector_Scalar	writes to high half of the dest. register & don't touch low half */"
602,//,,,SQDMLSL,vector_Scalar,vector,Scalar,writes to low half of the dest. register & clears the up half,0,1,0,1,1,1,1,0,size,,1,Rm,,,,,1,0,1,1,0,0,Rn,,,,,Rd,,,,,0x5E20B000,,"//		ARM64Op_sqdmlsl_vector_Scalar,                                  	/* 0x5E20B000	SQDMLSL   	writes to low half of the dest. register & clears the up half */","//		0x5E20B000,	/* SQDMLSL   	ARM64Op_sqdmlsl_vector_Scalar	writes to low half of the dest. register & clears the up half */"
603,//,,,SQDMLSL2,vector_Scalar,vector,Scalar,writes to high half of the dest. register & don't touch low half,0,1,0,1,1,1,1,0,size,,1,Rm,,,,,1,0,1,1,0,0,Rn,,,,,Rd,,,,,0x5E20B000,,"//		ARM64Op_sqdmlsl2_vector_Scalar,                                 	/* 0x5E20B000	SQDMLSL2  	writes to high half of the dest. register & don't touch low half */","//		0x5E20B000,	/* SQDMLSL2  	ARM64Op_sqdmlsl2_vector_Scalar	writes to high half of the dest. register & don't touch low half */"
604,//,,,SQDMULL,vector_Scalar,vector,Scalar,writes to low half of the dest. register & clears the up half,0,1,0,1,1,1,1,0,size,,1,Rm,,,,,1,1,0,1,0,0,Rn,,,,,Rd,,,,,0x5E20D000,,"//		ARM64Op_sqdmull_vector_Scalar,                                  	/* 0x5E20D000	SQDMULL   	writes to low half of the dest. register & clears the up half */","//		0x5E20D000,	/* SQDMULL   	ARM64Op_sqdmull_vector_Scalar	writes to low half of the dest. register & clears the up half */"
605,//,,,SQDMULL2,vector_Scalar,vector,Scalar,writes to high half of the dest. register & don't touch low half,0,1,0,1,1,1,1,0,size,,1,Rm,,,,,1,1,0,1,0,0,Rn,,,,,Rd,,,,,0x5E20D000,,"//		ARM64Op_sqdmull2_vector_Scalar,                                 	/* 0x5E20D000	SQDMULL2  	writes to high half of the dest. register & don't touch low half */","//		0x5E20D000,	/* SQDMULL2  	ARM64Op_sqdmull2_vector_Scalar	writes to high half of the dest. register & don't touch low half */"
606,//,,AdvSIMD scalar two-reg misc,,,,,,0,1,U,1,1,1,1,0,size,,1,0,0,0,0,opcode,,,,,1,0,Rn,,,,,Rd,,,,,,,	/* AdvSIMD scalar two-reg misc */,	/* AdvSIMD scalar two-reg misc */
607,//,,,SUQADD,Scalar,,Scalar,,0,1,0,1,1,1,1,0,-,-,1,0,0,0,0,0,0,0,1,1,1,0,Rn,,,,,Rd,,,,,0x5E203800,,"//		ARM64Op_suqadd_Scalar,                                          	/* 0x5E203800	SUQADD    	 */","//		0x5E203800,	/* SUQADD    	ARM64Op_suqadd_Scalar	 */"
608,//,,,SQABS,Scalar,,Scalar,,0,1,0,1,1,1,1,0,-,-,1,0,0,0,0,0,0,1,1,1,1,0,Rn,,,,,Rd,,,,,0x5E207800,,"//		ARM64Op_sqabs_Scalar,                                           	/* 0x5E207800	SQABS     	 */","//		0x5E207800,	/* SQABS     	ARM64Op_sqabs_Scalar	 */"
609,//,,,CMGT,zero_Scalar,zero,Scalar,,0,1,0,1,1,1,1,0,-,-,1,0,0,0,0,0,1,0,0,0,1,0,Rn,,,,,Rd,,,,,0x5E208800,,"//		ARM64Op_cmgt_zero_Scalar,                                       	/* 0x5E208800	CMGT      	 */","//		0x5E208800,	/* CMGT      	ARM64Op_cmgt_zero_Scalar	 */"
610,//,,,CMEQ,zero_Scalar,zero,Scalar,,0,1,0,1,1,1,1,0,-,-,1,0,0,0,0,0,1,0,0,1,1,0,Rn,,,,,Rd,,,,,0x5E209800,,"//		ARM64Op_cmeq_zero_Scalar,                                       	/* 0x5E209800	CMEQ      	 */","//		0x5E209800,	/* CMEQ      	ARM64Op_cmeq_zero_Scalar	 */"
611,//,,,CMLT,zero_Scalar,zero,Scalar,,0,1,0,1,1,1,1,0,-,-,1,0,0,0,0,0,1,0,1,0,1,0,Rn,,,,,Rd,,,,,0x5E20A800,,"//		ARM64Op_cmlt_zero_Scalar,                                       	/* 0x5E20A800	CMLT      	 */","//		0x5E20A800,	/* CMLT      	ARM64Op_cmlt_zero_Scalar	 */"
612,//,,,ABS,Scalar,,Scalar,,0,1,0,1,1,1,1,0,-,-,1,0,0,0,0,0,1,0,1,1,1,0,Rn,,,,,Rd,,,,,0x5E20B800,,"//		ARM64Op_abs_Scalar,                                             	/* 0x5E20B800	ABS       	 */","//		0x5E20B800,	/* ABS       	ARM64Op_abs_Scalar	 */"
613,//,,,SQXTN,Scalar,,Scalar,writes to low half of the dest. register & clears the up half,0,1,0,1,1,1,1,0,-,-,1,0,0,0,0,1,0,1,0,0,1,0,Rn,,,,,Rd,,,,,0x5E214800,,"//		ARM64Op_sqxtn_Scalar,                                           	/* 0x5E214800	SQXTN     	writes to low half of the dest. register & clears the up half */","//		0x5E214800,	/* SQXTN     	ARM64Op_sqxtn_Scalar	writes to low half of the dest. register & clears the up half */"
614,//,,,SQXTN2,Scalar,,Scalar,writes to high half of the dest. register & don't touch low half,0,1,0,1,1,1,1,0,-,-,1,0,0,0,0,1,0,1,0,0,1,0,Rn,,,,,Rd,,,,,0x5E214800,,"//		ARM64Op_sqxtn2_Scalar,                                          	/* 0x5E214800	SQXTN2    	writes to high half of the dest. register & don't touch low half */","//		0x5E214800,	/* SQXTN2    	ARM64Op_sqxtn2_Scalar	writes to high half of the dest. register & don't touch low half */"
615,//,,,FCVTNS,vector_Scalar,vector,Scalar,,0,1,0,1,1,1,1,0,0,x,1,0,0,0,0,1,1,0,1,0,1,0,Rn,,,,,Rd,,,,,0x5E21A800,,"//		ARM64Op_fcvtns_vector_Scalar,                                   	/* 0x5E21A800	FCVTNS    	 */","//		0x5E21A800,	/* FCVTNS    	ARM64Op_fcvtns_vector_Scalar	 */"
616,//,,,FCVTMS,vector_Scalar,vector,Scalar,,0,1,0,1,1,1,1,0,0,x,1,0,0,0,0,1,1,0,1,1,1,0,Rn,,,,,Rd,,,,,0x5E21B800,,"//		ARM64Op_fcvtms_vector_Scalar,                                   	/* 0x5E21B800	FCVTMS    	 */","//		0x5E21B800,	/* FCVTMS    	ARM64Op_fcvtms_vector_Scalar	 */"
617,//,,,FCVTAS,vector_Scalar,vector,Scalar,,0,1,0,1,1,1,1,0,0,x,1,0,0,0,0,1,1,1,0,0,1,0,Rn,,,,,Rd,,,,,0x5E21C800,,"//		ARM64Op_fcvtas_vector_Scalar,                                   	/* 0x5E21C800	FCVTAS    	 */","//		0x5E21C800,	/* FCVTAS    	ARM64Op_fcvtas_vector_Scalar	 */"
618,//,,,SCVTF,vector_integer_Scalar,vector_integer,Scalar,,0,1,0,1,1,1,1,0,0,x,1,0,0,0,0,1,1,1,0,1,1,0,Rn,,,,,Rd,,,,,0x5E21D800,,"//		ARM64Op_scvtf_vector_integer_Scalar,                            	/* 0x5E21D800	SCVTF     	 */","//		0x5E21D800,	/* SCVTF     	ARM64Op_scvtf_vector_integer_Scalar	 */"
619,//,,,FCMGT,zero_Scalar,zero,Scalar,,0,1,0,1,1,1,1,0,1,x,1,0,0,0,0,0,1,1,0,0,1,0,Rn,,,,,Rd,,,,,0x5EA0C800,,"//		ARM64Op_fcmgt_zero_Scalar,                                      	/* 0x5EA0C800	FCMGT     	 */","//		0x5EA0C800,	/* FCMGT     	ARM64Op_fcmgt_zero_Scalar	 */"
620,//,,,FCMEQ,zero_Scalar,zero,Scalar,,0,1,0,1,1,1,1,0,1,x,1,0,0,0,0,0,1,1,0,1,1,0,Rn,,,,,Rd,,,,,0x5EA0D800,,"//		ARM64Op_fcmeq_zero_Scalar,                                      	/* 0x5EA0D800	FCMEQ     	 */","//		0x5EA0D800,	/* FCMEQ     	ARM64Op_fcmeq_zero_Scalar	 */"
621,//,,,FCMLT,zero_Scalar,zero,Scalar,,0,1,0,1,1,1,1,0,1,x,1,0,0,0,0,0,1,1,1,0,1,0,Rn,,,,,Rd,,,,,0x5EA0E800,,"//		ARM64Op_fcmlt_zero_Scalar,                                      	/* 0x5EA0E800	FCMLT     	 */","//		0x5EA0E800,	/* FCMLT     	ARM64Op_fcmlt_zero_Scalar	 */"
622,//,,,FCVTPS,vector_Scalar,vector,Scalar,,0,1,0,1,1,1,1,0,1,x,1,0,0,0,0,1,1,0,1,0,1,0,Rn,,,,,Rd,,,,,0x5EA1A800,,"//		ARM64Op_fcvtps_vector_Scalar,                                   	/* 0x5EA1A800	FCVTPS    	 */","//		0x5EA1A800,	/* FCVTPS    	ARM64Op_fcvtps_vector_Scalar	 */"
623,//,,,FCVTZS,vector_integer_Scalar,vector_integer,Scalar,,0,1,0,1,1,1,1,0,1,x,1,0,0,0,0,1,1,0,1,1,1,0,Rn,,,,,Rd,,,,,0x5EA1B800,,"//		ARM64Op_fcvtzs_vector_integer_Scalar,                           	/* 0x5EA1B800	FCVTZS    	 */","//		0x5EA1B800,	/* FCVTZS    	ARM64Op_fcvtzs_vector_integer_Scalar	 */"
624,//,,,FRECPE,Scalar,,Scalar,,0,1,0,1,1,1,1,0,1,x,1,0,0,0,0,1,1,1,0,1,1,0,Rn,,,,,Rd,,,,,0x5EA1D800,,"//		ARM64Op_frecpe_Scalar,                                          	/* 0x5EA1D800	FRECPE    	 */","//		0x5EA1D800,	/* FRECPE    	ARM64Op_frecpe_Scalar	 */"
625,//,,,FRECPX,,,,,0,1,0,1,1,1,1,0,1,x,1,0,0,0,0,1,1,1,1,1,1,0,Rn,,,,,Rd,,,,,0x5EA1F800,,"//		ARM64Op_frecpx,                                                 	/* 0x5EA1F800	FRECPX    	 */","//		0x5EA1F800,	/* FRECPX    	ARM64Op_frecpx	 */"
626,//,,,USQADD,Scalar,,Scalar,,0,1,1,1,1,1,1,0,-,-,1,0,0,0,0,0,0,0,1,1,1,0,Rn,,,,,Rd,,,,,0x7E203800,,"//		ARM64Op_usqadd_Scalar,                                          	/* 0x7E203800	USQADD    	 */","//		0x7E203800,	/* USQADD    	ARM64Op_usqadd_Scalar	 */"
627,//,,,SQNEG,Scalar,,Scalar,,0,1,1,1,1,1,1,0,-,-,1,0,0,0,0,0,0,1,1,1,1,0,Rn,,,,,Rd,,,,,0x7E207800,,"//		ARM64Op_sqneg_Scalar,                                           	/* 0x7E207800	SQNEG     	 */","//		0x7E207800,	/* SQNEG     	ARM64Op_sqneg_Scalar	 */"
628,//,,,CMGE,zero_Scalar,zero,Scalar,,0,1,1,1,1,1,1,0,-,-,1,0,0,0,0,0,1,0,0,0,1,0,Rn,,,,,Rd,,,,,0x7E208800,,"//		ARM64Op_cmge_zero_Scalar,                                       	/* 0x7E208800	CMGE      	 */","//		0x7E208800,	/* CMGE      	ARM64Op_cmge_zero_Scalar	 */"
629,//,,,CMLE,zero_Scalar,zero,Scalar,,0,1,1,1,1,1,1,0,-,-,1,0,0,0,0,0,1,0,0,1,1,0,Rn,,,,,Rd,,,,,0x7E209800,,"//		ARM64Op_cmle_zero_Scalar,                                       	/* 0x7E209800	CMLE      	 */","//		0x7E209800,	/* CMLE      	ARM64Op_cmle_zero_Scalar	 */"
630,//,,,NEG,vector_Scalar,vector,Scalar,,0,1,1,1,1,1,1,0,-,-,1,0,0,0,0,0,1,0,1,1,1,0,Rn,,,,,Rd,,,,,0x7E20B800,,"//		ARM64Op_neg_vector_Scalar,                                      	/* 0x7E20B800	NEG       	 */","//		0x7E20B800,	/* NEG       	ARM64Op_neg_vector_Scalar	 */"
631,//,,,SQXTUN,Scalar,,Scalar,writes to low half of the dest. register & clears the up half,0,1,1,1,1,1,1,0,-,-,1,0,0,0,0,1,0,0,1,0,1,0,Rn,,,,,Rd,,,,,0x7E212800,,"//		ARM64Op_sqxtun_Scalar,                                          	/* 0x7E212800	SQXTUN    	writes to low half of the dest. register & clears the up half */","//		0x7E212800,	/* SQXTUN    	ARM64Op_sqxtun_Scalar	writes to low half of the dest. register & clears the up half */"
632,//,,,SQXTUN2,Scalar,,Scalar,writes to high half of the dest. register & don't touch low half,0,1,1,1,1,1,1,0,-,-,1,0,0,0,0,1,0,0,1,0,1,0,Rn,,,,,Rd,,,,,0x7E212800,,"//		ARM64Op_sqxtun2_Scalar,                                         	/* 0x7E212800	SQXTUN2   	writes to high half of the dest. register & don't touch low half */","//		0x7E212800,	/* SQXTUN2   	ARM64Op_sqxtun2_Scalar	writes to high half of the dest. register & don't touch low half */"
633,//,,,UQXTN,Scalar,,Scalar,writes to low half of the dest. register & clears the up half,0,1,1,1,1,1,1,0,-,-,1,0,0,0,0,1,0,1,0,0,1,0,Rn,,,,,Rd,,,,,0x7E214800,,"//		ARM64Op_uqxtn_Scalar,                                           	/* 0x7E214800	UQXTN     	writes to low half of the dest. register & clears the up half */","//		0x7E214800,	/* UQXTN     	ARM64Op_uqxtn_Scalar	writes to low half of the dest. register & clears the up half */"
634,//,,,UQXTN2,Scalar,,Scalar,writes to high half of the dest. register & don't touch low half,0,1,1,1,1,1,1,0,-,-,1,0,0,0,0,1,0,1,0,0,1,0,Rn,,,,,Rd,,,,,0x7E214800,,"//		ARM64Op_uqxtn2_Scalar,                                          	/* 0x7E214800	UQXTN2    	writes to high half of the dest. register & don't touch low half */","//		0x7E214800,	/* UQXTN2    	ARM64Op_uqxtn2_Scalar	writes to high half of the dest. register & don't touch low half */"
635,//,,,FCVTXN,Scalar,,Scalar,writes to low half of the dest. register & clears the up half,0,1,1,1,1,1,1,0,0,x,1,0,0,0,0,1,0,1,1,0,1,0,Rn,,,,,Rd,,,,,0x7E216800,,"//		ARM64Op_fcvtxn_Scalar,                                          	/* 0x7E216800	FCVTXN    	writes to low half of the dest. register & clears the up half */","//		0x7E216800,	/* FCVTXN    	ARM64Op_fcvtxn_Scalar	writes to low half of the dest. register & clears the up half */"
636,//,,,FCVTXN2,Scalar,,Scalar,writes to high half of the dest. register & don't touch low half,0,1,1,1,1,1,1,0,0,x,1,0,0,0,0,1,0,1,1,0,1,0,Rn,,,,,Rd,,,,,0x7E216800,,"//		ARM64Op_fcvtxn2_Scalar,                                         	/* 0x7E216800	FCVTXN2   	writes to high half of the dest. register & don't touch low half */","//		0x7E216800,	/* FCVTXN2   	ARM64Op_fcvtxn2_Scalar	writes to high half of the dest. register & don't touch low half */"
637,//,,,FCVTNU,vector_Scalar,vector,Scalar,,0,1,1,1,1,1,1,0,0,x,1,0,0,0,0,1,1,0,1,0,1,0,Rn,,,,,Rd,,,,,0x7E21A800,,"//		ARM64Op_fcvtnu_vector_Scalar,                                   	/* 0x7E21A800	FCVTNU    	 */","//		0x7E21A800,	/* FCVTNU    	ARM64Op_fcvtnu_vector_Scalar	 */"
638,//,,,FCVTMU,vector_Scalar,vector,Scalar,,0,1,1,1,1,1,1,0,0,x,1,0,0,0,0,1,1,0,1,1,1,0,Rn,,,,,Rd,,,,,0x7E21B800,,"//		ARM64Op_fcvtmu_vector_Scalar,                                   	/* 0x7E21B800	FCVTMU    	 */","//		0x7E21B800,	/* FCVTMU    	ARM64Op_fcvtmu_vector_Scalar	 */"
639,//,,,FCVTAU,vector_Scalar,vector,Scalar,,0,1,1,1,1,1,1,0,0,x,1,0,0,0,0,1,1,1,0,0,1,0,Rn,,,,,Rd,,,,,0x7E21C800,,"//		ARM64Op_fcvtau_vector_Scalar,                                   	/* 0x7E21C800	FCVTAU    	 */","//		0x7E21C800,	/* FCVTAU    	ARM64Op_fcvtau_vector_Scalar	 */"
640,//,,,UCVTF,vector_integer_Scalar,vector_integer,Scalar,,0,1,1,1,1,1,1,0,0,x,1,0,0,0,0,1,1,1,0,1,1,0,Rn,,,,,Rd,,,,,0x7E21D800,,"//		ARM64Op_ucvtf_vector_integer_Scalar,                            	/* 0x7E21D800	UCVTF     	 */","//		0x7E21D800,	/* UCVTF     	ARM64Op_ucvtf_vector_integer_Scalar	 */"
641,//,,,FCMGE,zero_Scalar,zero,Scalar,,0,1,1,1,1,1,1,0,1,x,1,0,0,0,0,0,1,1,0,0,1,0,Rn,,,,,Rd,,,,,0x7EA0C800,,"//		ARM64Op_fcmge_zero_Scalar,                                      	/* 0x7EA0C800	FCMGE     	 */","//		0x7EA0C800,	/* FCMGE     	ARM64Op_fcmge_zero_Scalar	 */"
642,//,,,FCMLE,zero_Scalar,zero,Scalar,,0,1,1,1,1,1,1,0,1,x,1,0,0,0,0,0,1,1,0,1,1,0,Rn,,,,,Rd,,,,,0x7EA0D800,,"//		ARM64Op_fcmle_zero_Scalar,                                      	/* 0x7EA0D800	FCMLE     	 */","//		0x7EA0D800,	/* FCMLE     	ARM64Op_fcmle_zero_Scalar	 */"
643,//,,,FCVTPU,vector_Scalar,vector,Scalar,,0,1,1,1,1,1,1,0,1,x,1,0,0,0,0,1,1,0,1,0,1,0,Rn,,,,,Rd,,,,,0x7EA1A800,,"//		ARM64Op_fcvtpu_vector_Scalar,                                   	/* 0x7EA1A800	FCVTPU    	 */","//		0x7EA1A800,	/* FCVTPU    	ARM64Op_fcvtpu_vector_Scalar	 */"
644,//,,,FCVTZU,vector_integer_Scalar,vector_integer,Scalar,,0,1,1,1,1,1,1,0,1,x,1,0,0,0,0,1,1,0,1,1,1,0,Rn,,,,,Rd,,,,,0x7EA1B800,,"//		ARM64Op_fcvtzu_vector_integer_Scalar,                           	/* 0x7EA1B800	FCVTZU    	 */","//		0x7EA1B800,	/* FCVTZU    	ARM64Op_fcvtzu_vector_integer_Scalar	 */"
645,//,,,FRSQRTE,Scalar,,Scalar,,0,1,1,1,1,1,1,0,1,x,1,0,0,0,0,1,1,1,0,1,1,0,Rn,,,,,Rd,,,,,0x7EA1D800,,"//		ARM64Op_frsqrte_Scalar,                                         	/* 0x7EA1D800	FRSQRTE   	 */","//		0x7EA1D800,	/* FRSQRTE   	ARM64Op_frsqrte_Scalar	 */"
646,//,,AdvSIMD scalar pairwise,,,,,,0,1,U,1,1,1,1,0,size,,1,1,0,0,0,opcode,,,,,1,0,Rn,,,,,Rd,,,,,,,	/* AdvSIMD scalar pairwise */,	/* AdvSIMD scalar pairwise */
647,//,,,ADDP,scalar,scalar,,,0,1,0,1,1,1,1,0,-,-,1,1,0,0,0,1,1,0,1,1,1,0,Rn,,,,,Rd,,,,,0x5E31B800,,"//		ARM64Op_addp_scalar,                                            	/* 0x5E31B800	ADDP      	 */","//		0x5E31B800,	/* ADDP      	ARM64Op_addp_scalar	 */"
648,//,,,FMAXNMP,scalar,scalar,,,0,1,1,1,1,1,1,0,0,x,1,1,0,0,0,0,1,1,0,0,1,0,Rn,,,,,Rd,,,,,0x7E30C800,,"//		ARM64Op_fmaxnmp_scalar,                                         	/* 0x7E30C800	FMAXNMP   	 */","//		0x7E30C800,	/* FMAXNMP   	ARM64Op_fmaxnmp_scalar	 */"
649,//,,,FADDP,scalar,scalar,,,0,1,1,1,1,1,1,0,0,x,1,1,0,0,0,0,1,1,0,1,1,0,Rn,,,,,Rd,,,,,0x7E30D800,,"//		ARM64Op_faddp_scalar,                                           	/* 0x7E30D800	FADDP     	 */","//		0x7E30D800,	/* FADDP     	ARM64Op_faddp_scalar	 */"
650,//,,,FMAXP,scalar,scalar,,,0,1,1,1,1,1,1,0,0,x,1,1,0,0,0,0,1,1,1,1,1,0,Rn,,,,,Rd,,,,,0x7E30F800,,"//		ARM64Op_fmaxp_scalar,                                           	/* 0x7E30F800	FMAXP     	 */","//		0x7E30F800,	/* FMAXP     	ARM64Op_fmaxp_scalar	 */"
651,//,,,FMINNMP,scalar,scalar,,,0,1,1,1,1,1,1,0,1,x,1,1,0,0,0,0,1,1,0,0,1,0,Rn,,,,,Rd,,,,,0x7EB0C800,,"//		ARM64Op_fminnmp_scalar,                                         	/* 0x7EB0C800	FMINNMP   	 */","//		0x7EB0C800,	/* FMINNMP   	ARM64Op_fminnmp_scalar	 */"
652,//,,,FMINP,scalar,scalar,,,0,1,1,1,1,1,1,0,1,x,1,1,0,0,0,0,1,1,1,1,1,0,Rn,,,,,Rd,,,,,0x7EB0F800,,"//		ARM64Op_fminp_scalar,                                           	/* 0x7EB0F800	FMINP     	 */","//		0x7EB0F800,	/* FMINP     	ARM64Op_fminp_scalar	 */"
653,//,,AdvSIMD scalar copy,,,,,,0,1,op,1,1,1,1,0,0,0,0,imm5,,,,,0,imm4,,,,1,Rn,,,,,Rd,,,,,,,	/* AdvSIMD scalar copy */,	/* AdvSIMD scalar copy */
654,//,,,DUP,element_Scalar,element,Scalar,,0,1,0,1,1,1,1,0,0,0,0,-,-,-,-,-,0,0,0,0,0,1,Rn,,,,,Rd,,,,,0x5E000400,,"//		ARM64Op_dup_element_Scalar,                                     	/* 0x5E000400	DUP       	 */","//		0x5E000400,	/* DUP       	ARM64Op_dup_element_Scalar	 */"
655,//,,AdvSIMD scalar x indexed element,,,,,,0,1,U,1,1,1,1,1,size,,L,M,Rm,,,,opcode,,,,H,0,Rn,,,,,Rd,,,,,,,	/* AdvSIMD scalar x indexed element */,	/* AdvSIMD scalar x indexed element */
656,//,,,SQDMLAL,by_element_Scalar,by_element,Scalar,,0,1,0,1,1,1,1,1,-,-,L,M,Rm,,,,0,0,1,1,H,0,Rn,,,,,Rd,,,,,0x5F003000,,"//		ARM64Op_sqdmlal_by_element_Scalar,                              	/* 0x5F003000	SQDMLAL   	 */","//		0x5F003000,	/* SQDMLAL   	ARM64Op_sqdmlal_by_element_Scalar	 */"
657,//,,,SQDMLAL2,by_element_Scalar,by_element,Scalar,,0,1,0,1,1,1,1,1,-,-,L,M,Rm,,,,0,0,1,1,H,0,Rn,,,,,Rd,,,,,0x5F003000,,"//		ARM64Op_sqdmlal2_by_element_Scalar,                             	/* 0x5F003000	SQDMLAL2  	 */","//		0x5F003000,	/* SQDMLAL2  	ARM64Op_sqdmlal2_by_element_Scalar	 */"
658,//,,,SQDMLSL,by_element_Scalar,by_element,Scalar,,0,1,0,1,1,1,1,1,-,-,L,M,Rm,,,,0,1,1,1,H,0,Rn,,,,,Rd,,,,,0x5F007000,,"//		ARM64Op_sqdmlsl_by_element_Scalar,                              	/* 0x5F007000	SQDMLSL   	 */","//		0x5F007000,	/* SQDMLSL   	ARM64Op_sqdmlsl_by_element_Scalar	 */"
659,//,,,SQDMLSL2,by_element_Scalar,by_element,Scalar,,0,1,0,1,1,1,1,1,-,-,L,M,Rm,,,,0,1,1,1,H,0,Rn,,,,,Rd,,,,,0x5F007000,,"//		ARM64Op_sqdmlsl2_by_element_Scalar,                             	/* 0x5F007000	SQDMLSL2  	 */","//		0x5F007000,	/* SQDMLSL2  	ARM64Op_sqdmlsl2_by_element_Scalar	 */"
660,//,,,SQDMULL,by_element_Scalar,by_element,Scalar,,0,1,0,1,1,1,1,1,-,-,L,M,Rm,,,,1,0,1,1,H,0,Rn,,,,,Rd,,,,,0x5F00B000,,"//		ARM64Op_sqdmull_by_element_Scalar,                              	/* 0x5F00B000	SQDMULL   	 */","//		0x5F00B000,	/* SQDMULL   	ARM64Op_sqdmull_by_element_Scalar	 */"
661,//,,,SQDMULL2,by_element_Scalar,by_element,Scalar,,0,1,0,1,1,1,1,1,-,-,L,M,Rm,,,,1,0,1,1,H,0,Rn,,,,,Rd,,,,,0x5F00B000,,"//		ARM64Op_sqdmull2_by_element_Scalar,                             	/* 0x5F00B000	SQDMULL2  	 */","//		0x5F00B000,	/* SQDMULL2  	ARM64Op_sqdmull2_by_element_Scalar	 */"
662,//,,,SQDMULH,by_element_Scalar,by_element,Scalar,,0,1,0,1,1,1,1,1,-,-,L,M,Rm,,,,1,1,0,0,H,0,Rn,,,,,Rd,,,,,0x5F00C000,,"//		ARM64Op_sqdmulh_by_element_Scalar,                              	/* 0x5F00C000	SQDMULH   	 */","//		0x5F00C000,	/* SQDMULH   	ARM64Op_sqdmulh_by_element_Scalar	 */"
663,//,,,SQRDMULH,by_element_Scalar,by_element,Scalar,,0,1,0,1,1,1,1,1,-,-,L,M,Rm,,,,1,1,0,1,H,0,Rn,,,,,Rd,,,,,0x5F00D000,,"//		ARM64Op_sqrdmulh_by_element_Scalar,                             	/* 0x5F00D000	SQRDMULH  	 */","//		0x5F00D000,	/* SQRDMULH  	ARM64Op_sqrdmulh_by_element_Scalar	 */"
664,//,,,FMLA,by_element_Scalar,by_element,Scalar,,0,1,0,1,1,1,1,1,1,x,L,M,Rm,,,,0,0,0,1,H,0,Rn,,,,,Rd,,,,,0x5F801000,,"//		ARM64Op_fmla_by_element_Scalar,                                 	/* 0x5F801000	FMLA      	 */","//		0x5F801000,	/* FMLA      	ARM64Op_fmla_by_element_Scalar	 */"
665,//,,,FMLS,by_element_Scalar,by_element,Scalar,,0,1,0,1,1,1,1,1,1,x,L,M,Rm,,,,0,1,0,1,H,0,Rn,,,,,Rd,,,,,0x5F805000,,"//		ARM64Op_fmls_by_element_Scalar,                                 	/* 0x5F805000	FMLS      	 */","//		0x5F805000,	/* FMLS      	ARM64Op_fmls_by_element_Scalar	 */"
666,//,,,FMUL,by_element_Scalar,by_element,Scalar,,0,1,0,1,1,1,1,1,1,x,L,M,Rm,,,,1,0,0,1,H,0,Rn,,,,,Rd,,,,,0x5F809000,,"//		ARM64Op_fmul_by_element_Scalar,                                 	/* 0x5F809000	FMUL      	 */","//		0x5F809000,	/* FMUL      	ARM64Op_fmul_by_element_Scalar	 */"
667,//,,,FMULX,by_element_Scalar,by_element,Scalar,,0,1,1,1,1,1,1,1,1,x,L,M,Rm,,,,1,0,0,1,H,0,Rn,,,,,Rd,,,,,0x7F809000,,"//		ARM64Op_fmulx_by_element_Scalar,                                	/* 0x7F809000	FMULX     	 */","//		0x7F809000,	/* FMULX     	ARM64Op_fmulx_by_element_Scalar	 */"
668,//,,AdvSIMD scalar shift by immediate,,,,,,0,1,U,1,1,1,1,1,0,immh,,,,immb,,,opcode,,,,,1,Rn,,,,,Rd,,,,,,,	/* AdvSIMD scalar shift by immediate */,	/* AdvSIMD scalar shift by immediate */
669,//,,,SSHR,Scalar,,Scalar,immh != 0000,0,1,0,1,1,1,1,1,0,immh,,,,immb,,,0,0,0,0,0,1,Rn,,,,,Rd,,,,,0x5F000400,,"//		ARM64Op_sshr_Scalar,                                            	/* 0x5F000400	SSHR      	immh != 0000 */","//		0x5F000400,	/* SSHR      	ARM64Op_sshr_Scalar	immh != 0000 */"
670,//,,,SSRA,Scalar,,Scalar,immh != 0000,0,1,0,1,1,1,1,1,0,immh,,,,immb,,,0,0,0,1,0,1,Rn,,,,,Rd,,,,,0x5F001400,,"//		ARM64Op_ssra_Scalar,                                            	/* 0x5F001400	SSRA      	immh != 0000 */","//		0x5F001400,	/* SSRA      	ARM64Op_ssra_Scalar	immh != 0000 */"
671,//,,,SRSHR,Scalar,,Scalar,immh != 0000,0,1,0,1,1,1,1,1,0,immh,,,,immb,,,0,0,1,0,0,1,Rn,,,,,Rd,,,,,0x5F002400,,"//		ARM64Op_srshr_Scalar,                                           	/* 0x5F002400	SRSHR     	immh != 0000 */","//		0x5F002400,	/* SRSHR     	ARM64Op_srshr_Scalar	immh != 0000 */"
672,//,,,SRSRA,Scalar,,Scalar,immh != 0000,0,1,0,1,1,1,1,1,0,immh,,,,immb,,,0,0,1,1,0,1,Rn,,,,,Rd,,,,,0x5F003400,,"//		ARM64Op_srsra_Scalar,                                           	/* 0x5F003400	SRSRA     	immh != 0000 */","//		0x5F003400,	/* SRSRA     	ARM64Op_srsra_Scalar	immh != 0000 */"
673,//,,,SHL,Scalar,,Scalar,immh != 0000,0,1,0,1,1,1,1,1,0,immh,,,,immb,,,0,1,0,1,0,1,Rn,,,,,Rd,,,,,0x5F005400,,"//		ARM64Op_shl_Scalar,                                             	/* 0x5F005400	SHL       	immh != 0000 */","//		0x5F005400,	/* SHL       	ARM64Op_shl_Scalar	immh != 0000 */"
674,//,,,SQSHL,immediate_Scalar,immediate,Scalar,immh != 0000,0,1,0,1,1,1,1,1,0,immh,,,,immb,,,0,1,1,1,0,1,Rn,,,,,Rd,,,,,0x5F007400,,"//		ARM64Op_sqshl_immediate_Scalar,                                 	/* 0x5F007400	SQSHL     	immh != 0000 */","//		0x5F007400,	/* SQSHL     	ARM64Op_sqshl_immediate_Scalar	immh != 0000 */"
675,//,,,SQSHRN,Scalar,,Scalar,immh != 0000,0,1,0,1,1,1,1,1,0,immh,,,,immb,,,1,0,0,1,0,1,Rn,,,,,Rd,,,,,0x5F009400,,"//		ARM64Op_sqshrn_Scalar,                                          	/* 0x5F009400	SQSHRN    	immh != 0000 */","//		0x5F009400,	/* SQSHRN    	ARM64Op_sqshrn_Scalar	immh != 0000 */"
676,//,,,SQSHRN2,Scalar,,Scalar,immh != 0000,0,1,0,1,1,1,1,1,0,immh,,,,immb,,,1,0,0,1,0,1,Rn,,,,,Rd,,,,,0x5F009400,,"//		ARM64Op_sqshrn2_Scalar,                                         	/* 0x5F009400	SQSHRN2   	immh != 0000 */","//		0x5F009400,	/* SQSHRN2   	ARM64Op_sqshrn2_Scalar	immh != 0000 */"
677,//,,,SQRSHRN,Scalar,,Scalar,immh != 0000,0,1,0,1,1,1,1,1,0,immh,,,,immb,,,1,0,0,1,1,1,Rn,,,,,Rd,,,,,0x5F009C00,,"//		ARM64Op_sqrshrn_Scalar,                                         	/* 0x5F009C00	SQRSHRN   	immh != 0000 */","//		0x5F009C00,	/* SQRSHRN   	ARM64Op_sqrshrn_Scalar	immh != 0000 */"
678,//,,,SQRSHRN2,Scalar,,Scalar,immh != 0000,0,1,0,1,1,1,1,1,0,immh,,,,immb,,,1,0,0,1,1,1,Rn,,,,,Rd,,,,,0x5F009C00,,"//		ARM64Op_sqrshrn2_Scalar,                                        	/* 0x5F009C00	SQRSHRN2  	immh != 0000 */","//		0x5F009C00,	/* SQRSHRN2  	ARM64Op_sqrshrn2_Scalar	immh != 0000 */"
679,//,,,SCVTF,vector_fixed_point_Scalar,vector_fixed_point,Scalar,immh != 0000,0,1,0,1,1,1,1,1,0,immh,,,,immb,,,1,1,1,0,0,1,Rn,,,,,Rd,,,,,0x5F00E400,,"//		ARM64Op_scvtf_vector_fixed_point_Scalar,                        	/* 0x5F00E400	SCVTF     	immh != 0000 */","//		0x5F00E400,	/* SCVTF     	ARM64Op_scvtf_vector_fixed_point_Scalar	immh != 0000 */"
680,//,,,FCVTZS,vector_fixed_point_Scalar,vector_fixed_point,Scalar,immh != 0000,0,1,0,1,1,1,1,1,0,immh,,,,immb,,,1,1,1,1,1,1,Rn,,,,,Rd,,,,,0x5F00FC00,,"//		ARM64Op_fcvtzs_vector_fixed_point_Scalar,                       	/* 0x5F00FC00	FCVTZS    	immh != 0000 */","//		0x5F00FC00,	/* FCVTZS    	ARM64Op_fcvtzs_vector_fixed_point_Scalar	immh != 0000 */"
681,//,,,USHR,Scalar,,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,0,0,0,0,0,1,Rn,,,,,Rd,,,,,0x7F000400,,"//		ARM64Op_ushr_Scalar,                                            	/* 0x7F000400	USHR      	immh != 0000 */","//		0x7F000400,	/* USHR      	ARM64Op_ushr_Scalar	immh != 0000 */"
682,//,,,USRA,Scalar,,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,0,0,0,1,0,1,Rn,,,,,Rd,,,,,0x7F001400,,"//		ARM64Op_usra_Scalar,                                            	/* 0x7F001400	USRA      	immh != 0000 */","//		0x7F001400,	/* USRA      	ARM64Op_usra_Scalar	immh != 0000 */"
683,//,,,URSHR,Scalar,,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,0,0,1,0,0,1,Rn,,,,,Rd,,,,,0x7F002400,,"//		ARM64Op_urshr_Scalar,                                           	/* 0x7F002400	URSHR     	immh != 0000 */","//		0x7F002400,	/* URSHR     	ARM64Op_urshr_Scalar	immh != 0000 */"
684,//,,,URSRA,Scalar,,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,0,0,1,1,0,1,Rn,,,,,Rd,,,,,0x7F003400,,"//		ARM64Op_ursra_Scalar,                                           	/* 0x7F003400	URSRA     	immh != 0000 */","//		0x7F003400,	/* URSRA     	ARM64Op_ursra_Scalar	immh != 0000 */"
685,//,,,SRI,Scalar,,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,0,1,0,0,0,1,Rn,,,,,Rd,,,,,0x7F004400,,"//		ARM64Op_sri_Scalar,                                             	/* 0x7F004400	SRI       	immh != 0000 */","//		0x7F004400,	/* SRI       	ARM64Op_sri_Scalar	immh != 0000 */"
686,//,,,SLI,Scalar,,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,0,1,0,1,0,1,Rn,,,,,Rd,,,,,0x7F005400,,"//		ARM64Op_sli_Scalar,                                             	/* 0x7F005400	SLI       	immh != 0000 */","//		0x7F005400,	/* SLI       	ARM64Op_sli_Scalar	immh != 0000 */"
687,//,,,SQSHLU,Scalar,,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,0,1,1,0,0,1,Rn,,,,,Rd,,,,,0x7F006400,,"//		ARM64Op_sqshlu_Scalar,                                          	/* 0x7F006400	SQSHLU    	immh != 0000 */","//		0x7F006400,	/* SQSHLU    	ARM64Op_sqshlu_Scalar	immh != 0000 */"
688,//,,,UQSHL,immediate_Scalar,immediate,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,0,1,1,1,0,1,Rn,,,,,Rd,,,,,0x7F007400,,"//		ARM64Op_uqshl_immediate_Scalar,                                 	/* 0x7F007400	UQSHL     	immh != 0000 */","//		0x7F007400,	/* UQSHL     	ARM64Op_uqshl_immediate_Scalar	immh != 0000 */"
689,//,,,SQSHRUN,Scalar,,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,1,0,0,0,0,1,Rn,,,,,Rd,,,,,0x7F008400,,"//		ARM64Op_sqshrun_Scalar,                                         	/* 0x7F008400	SQSHRUN   	immh != 0000 */","//		0x7F008400,	/* SQSHRUN   	ARM64Op_sqshrun_Scalar	immh != 0000 */"
690,//,,,SQSHRUN2,Scalar,,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,1,0,0,0,0,1,Rn,,,,,Rd,,,,,0x7F008400,,"//		ARM64Op_sqshrun2_Scalar,                                        	/* 0x7F008400	SQSHRUN2  	immh != 0000 */","//		0x7F008400,	/* SQSHRUN2  	ARM64Op_sqshrun2_Scalar	immh != 0000 */"
691,//,,,SQRSHRUN,Scalar,,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,1,0,0,0,1,1,Rn,,,,,Rd,,,,,0x7F008C00,,"//		ARM64Op_sqrshrun_Scalar,                                        	/* 0x7F008C00	SQRSHRUN  	immh != 0000 */","//		0x7F008C00,	/* SQRSHRUN  	ARM64Op_sqrshrun_Scalar	immh != 0000 */"
692,//,,,SQRSHRUN2,Scalar,,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,1,0,0,0,1,1,Rn,,,,,Rd,,,,,0x7F008C00,,"//		ARM64Op_sqrshrun2_Scalar,                                       	/* 0x7F008C00	SQRSHRUN2 	immh != 0000 */","//		0x7F008C00,	/* SQRSHRUN2 	ARM64Op_sqrshrun2_Scalar	immh != 0000 */"
693,//,,,UQSHRN,Scalar,,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,1,0,0,1,0,1,Rn,,,,,Rd,,,,,0x7F009400,,"//		ARM64Op_uqshrn_Scalar,                                          	/* 0x7F009400	UQSHRN    	immh != 0000 */","//		0x7F009400,	/* UQSHRN    	ARM64Op_uqshrn_Scalar	immh != 0000 */"
694,//,,,UQRSHRN,Scalar,,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,1,0,0,1,1,1,Rn,,,,,Rd,,,,,0x7F009C00,,"//		ARM64Op_uqrshrn_Scalar,                                         	/* 0x7F009C00	UQRSHRN   	immh != 0000 */","//		0x7F009C00,	/* UQRSHRN   	ARM64Op_uqrshrn_Scalar	immh != 0000 */"
695,//,,,UQRSHRN2,Scalar,,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,1,0,0,1,1,1,Rn,,,,,Rd,,,,,0x7F009C00,,"//		ARM64Op_uqrshrn2_Scalar,                                        	/* 0x7F009C00	UQRSHRN2  	immh != 0000 */","//		0x7F009C00,	/* UQRSHRN2  	ARM64Op_uqrshrn2_Scalar	immh != 0000 */"
696,//,,,UCVTF,vector_fixed_point_Scalar,vector_fixed_point,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,1,1,1,0,0,1,Rn,,,,,Rd,,,,,0x7F00E400,,"//		ARM64Op_ucvtf_vector_fixed_point_Scalar,                        	/* 0x7F00E400	UCVTF     	immh != 0000 */","//		0x7F00E400,	/* UCVTF     	ARM64Op_ucvtf_vector_fixed_point_Scalar	immh != 0000 */"
697,//,,,FCVTZU,vector_fixed_point_Scalar,vector_fixed_point,Scalar,immh != 0000,0,1,1,1,1,1,1,1,0,immh,,,,immb,,,1,1,1,1,1,1,Rn,,,,,Rd,,,,,0x7F00FC00,,"//		ARM64Op_fcvtzu_vector_fixed_point_Scalar,                       	/* 0x7F00FC00	FCVTZU    	immh != 0000 */","//		0x7F00FC00,	/* FCVTZU    	ARM64Op_fcvtzu_vector_fixed_point_Scalar	immh != 0000 */"
698,//,,Crypto three-reg SHA,,,,,,0,1,0,1,1,1,1,0,size,,0,Rm,,,,,0,opcode,,,0,0,Rn,,,,,Rd,,,,,,,	/* Crypto three-reg SHA */,	/* Crypto three-reg SHA */
699,//,,,SHA1C,,,,,0,1,0,1,1,1,1,0,0,0,0,Rm,,,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x5E000000,,"//		ARM64Op_sha1c,                                                  	/* 0x5E000000	SHA1C     	 */","//		0x5E000000,	/* SHA1C     	ARM64Op_sha1c	 */"
700,//,,,SHA1P,,,,,0,1,0,1,1,1,1,0,0,0,0,Rm,,,,,0,0,0,1,0,0,Rn,,,,,Rd,,,,,0x5E001000,,"//		ARM64Op_sha1p,                                                  	/* 0x5E001000	SHA1P     	 */","//		0x5E001000,	/* SHA1P     	ARM64Op_sha1p	 */"
701,//,,,SHA1M,,,,,0,1,0,1,1,1,1,0,0,0,0,Rm,,,,,0,0,1,0,0,0,Rn,,,,,Rd,,,,,0x5E002000,,"//		ARM64Op_sha1m,                                                  	/* 0x5E002000	SHA1M     	 */","//		0x5E002000,	/* SHA1M     	ARM64Op_sha1m	 */"
702,//,,,SHA1SU0,,,,,0,1,0,1,1,1,1,0,0,0,0,Rm,,,,,0,0,1,1,0,0,Rn,,,,,Rd,,,,,0x5E003000,,"//		ARM64Op_sha1su0,                                                	/* 0x5E003000	SHA1SU0   	 */","//		0x5E003000,	/* SHA1SU0   	ARM64Op_sha1su0	 */"
703,//,,,SHA256H,,,,,0,1,0,1,1,1,1,0,0,0,0,Rm,,,,,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x5E004000,,"//		ARM64Op_sha256h,                                                	/* 0x5E004000	SHA256H   	 */","//		0x5E004000,	/* SHA256H   	ARM64Op_sha256h	 */"
704,//,,,SHA256H2,,,,,0,1,0,1,1,1,1,0,0,0,0,Rm,,,,,0,1,0,1,0,0,Rn,,,,,Rd,,,,,0x5E005000,,"//		ARM64Op_sha256h2,                                               	/* 0x5E005000	SHA256H2  	 */","//		0x5E005000,	/* SHA256H2  	ARM64Op_sha256h2	 */"
705,//,,,SHA256SU1,,,,,0,1,0,1,1,1,1,0,0,0,0,Rm,,,,,0,1,1,0,0,0,Rn,,,,,Rd,,,,,0x5E006000,,"//		ARM64Op_sha256su1,                                              	/* 0x5E006000	SHA256SU1 	 */","//		0x5E006000,	/* SHA256SU1 	ARM64Op_sha256su1	 */"
706,//,,Crypto two-reg SHA,,,,,,0,1,0,1,1,1,1,0,size,,1,0,1,0,0,opcode,,,,,1,0,Rn,,,,,Rd,,,,,,,	/* Crypto two-reg SHA */,	/* Crypto two-reg SHA */
707,//,,,SHA1H,,,,,0,1,0,1,1,1,1,0,0,0,1,0,1,0,0,0,0,0,0,0,1,0,Rn,,,,,Rd,,,,,0x5E280800,,"//		ARM64Op_sha1h,                                                  	/* 0x5E280800	SHA1H     	 */","//		0x5E280800,	/* SHA1H     	ARM64Op_sha1h	 */"
708,//,,,SHA1SU1,,,,,0,1,0,1,1,1,1,0,0,0,1,0,1,0,0,0,0,0,0,1,1,0,Rn,,,,,Rd,,,,,0x5E281800,,"//		ARM64Op_sha1su1,                                                	/* 0x5E281800	SHA1SU1   	 */","//		0x5E281800,	/* SHA1SU1   	ARM64Op_sha1su1	 */"
709,//,,,SHA256SU0,,,,,0,1,0,1,1,1,1,0,0,0,1,0,1,0,0,0,0,0,1,0,1,0,Rn,,,,,Rd,,,,,0x5E282800,,"//		ARM64Op_sha256su0,                                              	/* 0x5E282800	SHA256SU0 	 */","//		0x5E282800,	/* SHA256SU0 	ARM64Op_sha256su0	 */"
710,//,,Crypto AES,,,,,,0,1,0,0,1,1,1,0,size,,1,0,1,0,0,opcode,,,,,1,0,Rn,,,,,Rd,,,,,,,	/* Crypto AES */,	/* Crypto AES */
711,//,,,AESE,,,,,0,1,0,0,1,1,1,0,0,0,1,0,1,0,0,0,0,1,0,0,1,0,Rn,,,,,Rd,,,,,0x4E284800,,"//		ARM64Op_aese,                                                   	/* 0x4E284800	AESE      	 */","//		0x4E284800,	/* AESE      	ARM64Op_aese	 */"
712,//,,,AESD,,,,,0,1,0,0,1,1,1,0,0,0,1,0,1,0,0,0,0,1,0,1,1,0,Rn,,,,,Rd,,,,,0x4E285800,,"//		ARM64Op_aesd,                                                   	/* 0x4E285800	AESD      	 */","//		0x4E285800,	/* AESD      	ARM64Op_aesd	 */"
713,//,,,AESMC,,,,,0,1,0,0,1,1,1,0,0,0,1,0,1,0,0,0,0,1,1,0,1,0,Rn,,,,,Rd,,,,,0x4E286800,,"//		ARM64Op_aesmc,                                                  	/* 0x4E286800	AESMC     	 */","//		0x4E286800,	/* AESMC     	ARM64Op_aesmc	 */"
714,//,,,AESIMC,,,,,0,1,0,0,1,1,1,0,0,0,1,0,1,0,0,0,0,1,1,1,1,0,Rn,,,,,Rd,,,,,0x4E287800,,"//		ARM64Op_aesimc,                                                 	/* 0x4E287800	AESIMC    	 */","//		0x4E287800,	/* AESIMC    	ARM64Op_aesimc	 */"
715,//,,AdvSIMD three same,,,,,,0,Q,U,0,1,1,1,0,size,,1,Rm,,,,,opcode,,,,,1,Rn,,,,,Rd,,,,,,,	/* AdvSIMD three same */,	/* AdvSIMD three same */
716,//,,,SHADD,,,,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,0,0,0,0,1,Rn,,,,,Rd,,,,,0x0E200400,,"//		ARM64Op_shadd,                                                  	/* 0x0E200400	SHADD     	 */","//		0x0E200400,	/* SHADD     	ARM64Op_shadd	 */"
717,//,,,SQADD,Vector,,Vector,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,0,0,0,1,1,Rn,,,,,Rd,,,,,0x0E200C00,,"//		ARM64Op_sqadd_Vector,                                           	/* 0x0E200C00	SQADD     	 */","//		0x0E200C00,	/* SQADD     	ARM64Op_sqadd_Vector	 */"
718,//,,,SRHADD,,,,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,0,0,1,0,1,Rn,,,,,Rd,,,,,0x0E201400,,"//		ARM64Op_srhadd,                                                 	/* 0x0E201400	SRHADD    	 */","//		0x0E201400,	/* SRHADD    	ARM64Op_srhadd	 */"
719,//,,,SHSUB,,,,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,0,1,0,0,1,Rn,,,,,Rd,,,,,0x0E202400,,"//		ARM64Op_shsub,                                                  	/* 0x0E202400	SHSUB     	 */","//		0x0E202400,	/* SHSUB     	ARM64Op_shsub	 */"
720,//,,,SQSUB,Vector,,Vector,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,0,1,0,1,1,Rn,,,,,Rd,,,,,0x0E202C00,,"//		ARM64Op_sqsub_Vector,                                           	/* 0x0E202C00	SQSUB     	 */","//		0x0E202C00,	/* SQSUB     	ARM64Op_sqsub_Vector	 */"
721,//,,,CMGT,register_Vector,register,Vector,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,0,1,1,0,1,Rn,,,,,Rd,,,,,0x0E203400,,"//		ARM64Op_cmgt_register_Vector,                                   	/* 0x0E203400	CMGT      	 */","//		0x0E203400,	/* CMGT      	ARM64Op_cmgt_register_Vector	 */"
722,//,,,CMGE,register_Vector,register,Vector,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,0,1,1,1,1,Rn,,,,,Rd,,,,,0x0E203C00,,"//		ARM64Op_cmge_register_Vector,                                   	/* 0x0E203C00	CMGE      	 */","//		0x0E203C00,	/* CMGE      	ARM64Op_cmge_register_Vector	 */"
723,//,,,SSHL Vector,,,,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,1,0,0,0,1,Rn,,,,,Rd,,,,,0x0E204400,,"//		ARM64Op_sshl vector,                                            	/* 0x0E204400	SSHL Vecto	 */","//		0x0E204400,	/* SSHL Vecto	ARM64Op_sshl vector	 */"
724,//,,,SQSHL,register_Vector,register,Vector,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,1,0,0,1,1,Rn,,,,,Rd,,,,,0x0E204C00,,"//		ARM64Op_sqshl_register_Vector,                                  	/* 0x0E204C00	SQSHL     	 */","//		0x0E204C00,	/* SQSHL     	ARM64Op_sqshl_register_Vector	 */"
725,//,,,SRSHL,Vector,,Vector,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,1,0,1,0,1,Rn,,,,,Rd,,,,,0x0E205400,,"//		ARM64Op_srshl_Vector,                                           	/* 0x0E205400	SRSHL     	 */","//		0x0E205400,	/* SRSHL     	ARM64Op_srshl_Vector	 */"
726,//,,,SQRSHL,Vector,,Vector,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,1,0,1,1,1,Rn,,,,,Rd,,,,,0x0E205C00,,"//		ARM64Op_sqrshl_Vector,                                          	/* 0x0E205C00	SQRSHL    	 */","//		0x0E205C00,	/* SQRSHL    	ARM64Op_sqrshl_Vector	 */"
727,//,,,SMAX,,,,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,1,1,0,0,1,Rn,,,,,Rd,,,,,0x0E206400,,"//		ARM64Op_smax,                                                   	/* 0x0E206400	SMAX      	 */","//		0x0E206400,	/* SMAX      	ARM64Op_smax	 */"
728,//,,,SMIN,,,,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,1,1,0,1,1,Rn,,,,,Rd,,,,,0x0E206C00,,"//		ARM64Op_smin,                                                   	/* 0x0E206C00	SMIN      	 */","//		0x0E206C00,	/* SMIN      	ARM64Op_smin	 */"
729,//,,,SABD,,,,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,1,1,1,0,1,Rn,,,,,Rd,,,,,0x0E207400,,"//		ARM64Op_sabd,                                                   	/* 0x0E207400	SABD      	 */","//		0x0E207400,	/* SABD      	ARM64Op_sabd	 */"
730,//,,,SABA,,,,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,0,1,1,1,1,1,Rn,,,,,Rd,,,,,0x0E207C00,,"//		ARM64Op_saba,                                                   	/* 0x0E207C00	SABA      	 */","//		0x0E207C00,	/* SABA      	ARM64Op_saba	 */"
731,//,,,ADD,vector_Vector,vector,Vector,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,1,0,0,0,0,1,Rn,,,,,Rd,,,,,0x0E208400,,"//		ARM64Op_add_vector_Vector,                                      	/* 0x0E208400	ADD       	 */","//		0x0E208400,	/* ADD       	ARM64Op_add_vector_Vector	 */"
732,//,,,CMTST,Vector,,Vector,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,1,0,0,0,1,1,Rn,,,,,Rd,,,,,0x0E208C00,,"//		ARM64Op_cmtst_Vector,                                           	/* 0x0E208C00	CMTST     	 */","//		0x0E208C00,	/* CMTST     	ARM64Op_cmtst_Vector	 */"
733,//,,,MLA,vector,vector,,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,1,0,0,1,0,1,Rn,,,,,Rd,,,,,0x0E209400,,"//		ARM64Op_mla_vector,                                             	/* 0x0E209400	MLA       	 */","//		0x0E209400,	/* MLA       	ARM64Op_mla_vector	 */"
734,//,,,MUL,vector,vector,,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,1,0,0,1,1,1,Rn,,,,,Rd,,,,,0x0E209C00,,"//		ARM64Op_mul_vector,                                             	/* 0x0E209C00	MUL       	 */","//		0x0E209C00,	/* MUL       	ARM64Op_mul_vector	 */"
735,//,,,SMAXP,,,,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,1,0,1,0,0,1,Rn,,,,,Rd,,,,,0x0E20A400,,"//		ARM64Op_smaxp,                                                  	/* 0x0E20A400	SMAXP     	 */","//		0x0E20A400,	/* SMAXP     	ARM64Op_smaxp	 */"
736,//,,,SMINP,,,,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,1,0,1,0,1,1,Rn,,,,,Rd,,,,,0x0E20AC00,,"//		ARM64Op_sminp,                                                  	/* 0x0E20AC00	SMINP     	 */","//		0x0E20AC00,	/* SMINP     	ARM64Op_sminp	 */"
737,//,,,SQDMULH,vector_Vector,vector,Vector,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,1,0,1,1,0,1,Rn,,,,,Rd,,,,,0x0E20B400,,"//		ARM64Op_sqdmulh_vector_Vector,                                  	/* 0x0E20B400	SQDMULH   	 */","//		0x0E20B400,	/* SQDMULH   	ARM64Op_sqdmulh_vector_Vector	 */"
738,//,,,ADDP,vector,vector,,,0,Q,0,0,1,1,1,0,-,-,1,Rm,,,,,1,0,1,1,1,1,Rn,,,,,Rd,,,,,0x0E20BC00,,"//		ARM64Op_addp_vector,                                            	/* 0x0E20BC00	ADDP      	 */","//		0x0E20BC00,	/* ADDP      	ARM64Op_addp_vector	 */"
739,//,,,FMAXNM,vector,vector,,,0,Q,0,0,1,1,1,0,0,x,1,Rm,,,,,1,1,0,0,0,1,Rn,,,,,Rd,,,,,0x0E20C400,,"//		ARM64Op_fmaxnm_vector,                                          	/* 0x0E20C400	FMAXNM    	 */","//		0x0E20C400,	/* FMAXNM    	ARM64Op_fmaxnm_vector	 */"
740,//,,,FMLA,vector,vector,,,0,Q,0,0,1,1,1,0,0,x,1,Rm,,,,,1,1,0,0,1,1,Rn,,,,,Rd,,,,,0x0E20CC00,,"//		ARM64Op_fmla_vector,                                            	/* 0x0E20CC00	FMLA      	 */","//		0x0E20CC00,	/* FMLA      	ARM64Op_fmla_vector	 */"
741,//,,,FADD,vector,vector,,,0,Q,0,0,1,1,1,0,0,x,1,Rm,,,,,1,1,0,1,0,1,Rn,,,,,Rd,,,,,0x0E20D400,,"//		ARM64Op_fadd_vector,                                            	/* 0x0E20D400	FADD      	 */","//		0x0E20D400,	/* FADD      	ARM64Op_fadd_vector	 */"
742,//,,,FMULX,Vector,,Vector,,0,Q,0,0,1,1,1,0,0,x,1,Rm,,,,,1,1,0,1,1,1,Rn,,,,,Rd,,,,,0x0E20DC00,,"//		ARM64Op_fmulx_Vector,                                           	/* 0x0E20DC00	FMULX     	 */","//		0x0E20DC00,	/* FMULX     	ARM64Op_fmulx_Vector	 */"
743,//,,,FCMEQ,register_Vector,register,Vector,,0,Q,0,0,1,1,1,0,0,x,1,Rm,,,,,1,1,1,0,0,1,Rn,,,,,Rd,,,,,0x0E20E400,,"//		ARM64Op_fcmeq_register_Vector,                                  	/* 0x0E20E400	FCMEQ     	 */","//		0x0E20E400,	/* FCMEQ     	ARM64Op_fcmeq_register_Vector	 */"
744,//,,,FMAX,vector,vector,,,0,Q,0,0,1,1,1,0,0,x,1,Rm,,,,,1,1,1,1,0,1,Rn,,,,,Rd,,,,,0x0E20F400,,"//		ARM64Op_fmax_vector,                                            	/* 0x0E20F400	FMAX      	 */","//		0x0E20F400,	/* FMAX      	ARM64Op_fmax_vector	 */"
745,//,,,FRECPS,Vector,,Vector,,0,Q,0,0,1,1,1,0,0,x,1,Rm,,,,,1,1,1,1,1,1,Rn,,,,,Rd,,,,,0x0E20FC00,,"//		ARM64Op_frecps_Vector,                                          	/* 0x0E20FC00	FRECPS    	 */","//		0x0E20FC00,	/* FRECPS    	ARM64Op_frecps_Vector	 */"
746,//,,,AND,vector,vector,,,0,Q,0,0,1,1,1,0,0,0,1,Rm,,,,,0,0,0,1,1,1,Rn,,,,,Rd,,,,,0x0E201C00,,"//		ARM64Op_and_vector,                                             	/* 0x0E201C00	AND       	 */","//		0x0E201C00,	/* AND       	ARM64Op_and_vector	 */"
747,//,,,BIC,vector_register,vector_register,,,0,Q,0,0,1,1,1,0,0,1,1,Rm,,,,,0,0,0,1,1,1,Rn,,,,,Rd,,,,,0x0E601C00,,"//		ARM64Op_bic_vector_register,                                    	/* 0x0E601C00	BIC       	 */","//		0x0E601C00,	/* BIC       	ARM64Op_bic_vector_register	 */"
748,//,,,FMINNM,vector,vector,,,0,Q,0,0,1,1,1,0,1,x,1,Rm,,,,,1,1,0,0,0,1,Rn,,,,,Rd,,,,,0x0EA0C400,,"//		ARM64Op_fminnm_vector,                                          	/* 0x0EA0C400	FMINNM    	 */","//		0x0EA0C400,	/* FMINNM    	ARM64Op_fminnm_vector	 */"
749,//,,,FMLS,vector,vector,,,0,Q,0,0,1,1,1,0,1,x,1,Rm,,,,,1,1,0,0,1,1,Rn,,,,,Rd,,,,,0x0EA0CC00,,"//		ARM64Op_fmls_vector,                                            	/* 0x0EA0CC00	FMLS      	 */","//		0x0EA0CC00,	/* FMLS      	ARM64Op_fmls_vector	 */"
750,//,,,FSUB,vector,vector,,,0,Q,0,0,1,1,1,0,1,x,1,Rm,,,,,1,1,0,1,0,1,Rn,,,,,Rd,,,,,0x0EA0D400,,"//		ARM64Op_fsub_vector,                                            	/* 0x0EA0D400	FSUB      	 */","//		0x0EA0D400,	/* FSUB      	ARM64Op_fsub_vector	 */"
751,//,,,FMIN,vector,vector,,,0,Q,0,0,1,1,1,0,1,x,1,Rm,,,,,1,1,1,1,0,1,Rn,,,,,Rd,,,,,0x0EA0F400,,"//		ARM64Op_fmin_vector,                                            	/* 0x0EA0F400	FMIN      	 */","//		0x0EA0F400,	/* FMIN      	ARM64Op_fmin_vector	 */"
752,//,,,FRSQRTS,Vector,,Vector,,0,Q,0,0,1,1,1,0,1,x,1,Rm,,,,,1,1,1,1,1,1,Rn,,,,,Rd,,,,,0x0EA0FC00,,"//		ARM64Op_frsqrts_Vector,                                         	/* 0x0EA0FC00	FRSQRTS   	 */","//		0x0EA0FC00,	/* FRSQRTS   	ARM64Op_frsqrts_Vector	 */"
753,//,,,ORR,vector_register,vector_register,,,0,Q,0,0,1,1,1,0,1,0,1,Rm,,,,,0,0,0,1,1,1,Rn,,,,,Rd,,,,,0x0EA01C00,,"//		ARM64Op_orr_vector_register,                                    	/* 0x0EA01C00	ORR       	 */","//		0x0EA01C00,	/* ORR       	ARM64Op_orr_vector_register	 */"
754,//,,,ORN,vector,vector,,,0,Q,0,0,1,1,1,0,1,1,1,Rm,,,,,0,0,0,1,1,1,Rn,,,,,Rd,,,,,0x0EE01C00,,"//		ARM64Op_orn_vector,                                             	/* 0x0EE01C00	ORN       	 */","//		0x0EE01C00,	/* ORN       	ARM64Op_orn_vector	 */"
755,//,,,UHADD,,,,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,0,0,0,0,1,Rn,,,,,Rd,,,,,0x2E200400,,"//		ARM64Op_uhadd,                                                  	/* 0x2E200400	UHADD     	 */","//		0x2E200400,	/* UHADD     	ARM64Op_uhadd	 */"
756,//,,,UQADD,Vector,,Vector,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,0,0,0,1,1,Rn,,,,,Rd,,,,,0x2E200C00,,"//		ARM64Op_uqadd_Vector,                                           	/* 0x2E200C00	UQADD     	 */","//		0x2E200C00,	/* UQADD     	ARM64Op_uqadd_Vector	 */"
757,//,,,URHADD,,,,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,0,0,1,0,1,Rn,,,,,Rd,,,,,0x2E201400,,"//		ARM64Op_urhadd,                                                 	/* 0x2E201400	URHADD    	 */","//		0x2E201400,	/* URHADD    	ARM64Op_urhadd	 */"
758,//,,,UHSUB,,,,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,0,1,0,0,1,Rn,,,,,Rd,,,,,0x2E202400,,"//		ARM64Op_uhsub,                                                  	/* 0x2E202400	UHSUB     	 */","//		0x2E202400,	/* UHSUB     	ARM64Op_uhsub	 */"
759,//,,, ,Vector,,Vector,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,0,1,0,1,1,Rn,,,,,Rd,,,,,0x2E202C00,,"//		ARM64Op_ _Vector,                                               	/* 0x2E202C00	          	 */","//		0x2E202C00,	/*           	ARM64Op_ _Vector	 */"
760,//,,,CMHI,register_Vector,register,Vector,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,0,1,1,0,1,Rn,,,,,Rd,,,,,0x2E203400,,"//		ARM64Op_cmhi_register_Vector,                                   	/* 0x2E203400	CMHI      	 */","//		0x2E203400,	/* CMHI      	ARM64Op_cmhi_register_Vector	 */"
761,//,,,CMHS,register_Vector,register,Vector,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,0,1,1,1,1,Rn,,,,,Rd,,,,,0x2E203C00,,"//		ARM64Op_cmhs_register_Vector,                                   	/* 0x2E203C00	CMHS      	 */","//		0x2E203C00,	/* CMHS      	ARM64Op_cmhs_register_Vector	 */"
762,//,,,USHL,Vector,,Vector,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,1,0,0,0,1,Rn,,,,,Rd,,,,,0x2E204400,,"//		ARM64Op_ushl_Vector,                                            	/* 0x2E204400	USHL      	 */","//		0x2E204400,	/* USHL      	ARM64Op_ushl_Vector	 */"
763,//,,,UQSHL,register_Vector,register,Vector,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,1,0,0,1,1,Rn,,,,,Rd,,,,,0x2E204C00,,"//		ARM64Op_uqshl_register_Vector,                                  	/* 0x2E204C00	UQSHL     	 */","//		0x2E204C00,	/* UQSHL     	ARM64Op_uqshl_register_Vector	 */"
764,//,,,URSHL,Vector,,Vector,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,1,0,1,0,1,Rn,,,,,Rd,,,,,0x2E205400,,"//		ARM64Op_urshl_Vector,                                           	/* 0x2E205400	URSHL     	 */","//		0x2E205400,	/* URSHL     	ARM64Op_urshl_Vector	 */"
765,//,,,UQRSHL,Vector,,Vector,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,1,0,1,1,1,Rn,,,,,Rd,,,,,0x2E205C00,,"//		ARM64Op_uqrshl_Vector,                                          	/* 0x2E205C00	UQRSHL    	 */","//		0x2E205C00,	/* UQRSHL    	ARM64Op_uqrshl_Vector	 */"
766,//,,,UMAX,,,,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,1,1,0,0,1,Rn,,,,,Rd,,,,,0x2E206400,,"//		ARM64Op_umax,                                                   	/* 0x2E206400	UMAX      	 */","//		0x2E206400,	/* UMAX      	ARM64Op_umax	 */"
767,//,,,UMIN,,,,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,1,1,0,1,1,Rn,,,,,Rd,,,,,0x2E206C00,,"//		ARM64Op_umin,                                                   	/* 0x2E206C00	UMIN      	 */","//		0x2E206C00,	/* UMIN      	ARM64Op_umin	 */"
768,//,,,UABD,,,,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,1,1,1,0,1,Rn,,,,,Rd,,,,,0x2E207400,,"//		ARM64Op_uabd,                                                   	/* 0x2E207400	UABD      	 */","//		0x2E207400,	/* UABD      	ARM64Op_uabd	 */"
769,//,,,UABA,,,,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,0,1,1,1,1,1,Rn,,,,,Rd,,,,,0x2E207C00,,"//		ARM64Op_uaba,                                                   	/* 0x2E207C00	UABA      	 */","//		0x2E207C00,	/* UABA      	ARM64Op_uaba	 */"
770,//,,,SUB,vector_Vector,vector,Vector,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,1,0,0,0,0,1,Rn,,,,,Rd,,,,,0x2E208400,,"//		ARM64Op_sub_vector_Vector,                                      	/* 0x2E208400	SUB       	 */","//		0x2E208400,	/* SUB       	ARM64Op_sub_vector_Vector	 */"
771,//,,,CMEQ,register_Vector,register,Vector,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,1,0,0,0,1,1,Rn,,,,,Rd,,,,,0x2E208C00,,"//		ARM64Op_cmeq_register_Vector,                                   	/* 0x2E208C00	CMEQ      	 */","//		0x2E208C00,	/* CMEQ      	ARM64Op_cmeq_register_Vector	 */"
772,//,,,MLS,vector,vector,,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,1,0,0,1,0,1,Rn,,,,,Rd,,,,,0x2E209400,,"//		ARM64Op_mls_vector,                                             	/* 0x2E209400	MLS       	 */","//		0x2E209400,	/* MLS       	ARM64Op_mls_vector	 */"
773,//,,,PMUL,,,,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,1,0,0,1,1,1,Rn,,,,,Rd,,,,,0x2E209C00,,"//		ARM64Op_pmul,                                                   	/* 0x2E209C00	PMUL      	 */","//		0x2E209C00,	/* PMUL      	ARM64Op_pmul	 */"
774,//,,,UMAXP,,,,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,1,0,1,0,0,1,Rn,,,,,Rd,,,,,0x2E20A400,,"//		ARM64Op_umaxp,                                                  	/* 0x2E20A400	UMAXP     	 */","//		0x2E20A400,	/* UMAXP     	ARM64Op_umaxp	 */"
775,//,,,UMINP,,,,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,1,0,1,0,1,1,Rn,,,,,Rd,,,,,0x2E20AC00,,"//		ARM64Op_uminp,                                                  	/* 0x2E20AC00	UMINP     	 */","//		0x2E20AC00,	/* UMINP     	ARM64Op_uminp	 */"
776,//,,,SQRDMULH,vector_Vector,vector,Vector,,0,Q,1,0,1,1,1,0,-,-,1,Rm,,,,,1,0,1,1,0,1,Rn,,,,,Rd,,,,,0x2E20B400,,"//		ARM64Op_sqrdmulh_vector_Vector,                                 	/* 0x2E20B400	SQRDMULH  	 */","//		0x2E20B400,	/* SQRDMULH  	ARM64Op_sqrdmulh_vector_Vector	 */"
777,//,,,FMAXNMP,vector,vector,,,0,Q,1,0,1,1,1,0,0,x,1,Rm,,,,,1,0,1,1,0,1,Rn,,,,,Rd,,,,,0x2E20B400,,"//		ARM64Op_fmaxnmp_vector,                                         	/* 0x2E20B400	FMAXNMP   	 */","//		0x2E20B400,	/* FMAXNMP   	ARM64Op_fmaxnmp_vector	 */"
778,//,,,FADDP,vector,vector,,,0,Q,1,0,1,1,1,0,0,x,1,Rm,,,,,1,1,0,1,0,1,Rn,,,,,Rd,,,,,0x2E20D400,,"//		ARM64Op_faddp_vector,                                           	/* 0x2E20D400	FADDP     	 */","//		0x2E20D400,	/* FADDP     	ARM64Op_faddp_vector	 */"
779,//,,,FMUL,vector,vector,,,0,Q,1,0,1,1,1,0,0,x,1,Rm,,,,,1,1,0,1,1,1,Rn,,,,,Rd,,,,,0x2E20DC00,,"//		ARM64Op_fmul_vector,                                            	/* 0x2E20DC00	FMUL      	 */","//		0x2E20DC00,	/* FMUL      	ARM64Op_fmul_vector	 */"
780,//,,,FCMGE,register_Vector,register,Vector,,0,Q,1,0,1,1,1,0,0,x,1,Rm,,,,,1,1,1,0,0,1,Rn,,,,,Rd,,,,,0x2E20E400,,"//		ARM64Op_fcmge_register_Vector,                                  	/* 0x2E20E400	FCMGE     	 */","//		0x2E20E400,	/* FCMGE     	ARM64Op_fcmge_register_Vector	 */"
781,//,,,FACGE,Vector,,Vector,,0,Q,1,0,1,1,1,0,0,x,1,Rm,,,,,1,1,1,0,1,1,Rn,,,,,Rd,,,,,0x2E20EC00,,"//		ARM64Op_facge_Vector,                                           	/* 0x2E20EC00	FACGE     	 */","//		0x2E20EC00,	/* FACGE     	ARM64Op_facge_Vector	 */"
782,//,,,FMAXP,vector,vector,,,0,Q,1,0,1,1,1,0,0,x,1,Rm,,,,,1,1,1,1,0,1,Rn,,,,,Rd,,,,,0x2E20F400,,"//		ARM64Op_fmaxp_vector,                                           	/* 0x2E20F400	FMAXP     	 */","//		0x2E20F400,	/* FMAXP     	ARM64Op_fmaxp_vector	 */"
783,//,,,FDIV,vector,vector,,,0,Q,1,0,1,1,1,0,0,x,1,Rm,,,,,1,1,1,1,1,1,Rn,,,,,Rd,,,,,0x2E20FC00,,"//		ARM64Op_fdiv_vector,                                            	/* 0x2E20FC00	FDIV      	 */","//		0x2E20FC00,	/* FDIV      	ARM64Op_fdiv_vector	 */"
784,//,,,EOR,vector,vector,,,0,Q,1,0,1,1,1,0,0,0,1,Rm,,,,,0,0,0,1,1,1,Rn,,,,,Rd,,,,,0x2E201C00,,"//		ARM64Op_eor_vector,                                             	/* 0x2E201C00	EOR       	 */","//		0x2E201C00,	/* EOR       	ARM64Op_eor_vector	 */"
785,//,,,BSL,,,,,0,Q,1,0,1,1,1,0,0,1,1,Rm,,,,,0,0,0,1,1,1,Rn,,,,,Rd,,,,,0x2E601C00,,"//		ARM64Op_bsl,                                                    	/* 0x2E601C00	BSL       	 */","//		0x2E601C00,	/* BSL       	ARM64Op_bsl	 */"
786,//,,,FMINNMP,vector,vector,,,0,Q,1,0,1,1,1,0,1,x,1,Rm,,,,,1,1,0,0,0,1,Rn,,,,,Rd,,,,,0x2EA0C400,,"//		ARM64Op_fminnmp_vector,                                         	/* 0x2EA0C400	FMINNMP   	 */","//		0x2EA0C400,	/* FMINNMP   	ARM64Op_fminnmp_vector	 */"
787,//,,,FABD,Vector,,Vector,,0,Q,1,0,1,1,1,0,1,x,1,Rm,,,,,1,1,0,1,0,1,Rn,,,,,Rd,,,,,0x2EA0D400,,"//		ARM64Op_fabd_Vector,                                            	/* 0x2EA0D400	FABD      	 */","//		0x2EA0D400,	/* FABD      	ARM64Op_fabd_Vector	 */"
788,//,,,FCMGT,register_Vector,register,Vector,,0,Q,1,0,1,1,1,0,1,x,1,Rm,,,,,1,1,1,0,0,1,Rn,,,,,Rd,,,,,0x2EA0E400,,"//		ARM64Op_fcmgt_register_Vector,                                  	/* 0x2EA0E400	FCMGT     	 */","//		0x2EA0E400,	/* FCMGT     	ARM64Op_fcmgt_register_Vector	 */"
789,//,,,FACGT,Vector,,Vector,,0,Q,1,0,1,1,1,0,1,x,1,Rm,,,,,1,1,1,0,1,1,Rn,,,,,Rd,,,,,0x2EA0EC00,,"//		ARM64Op_facgt_Vector,                                           	/* 0x2EA0EC00	FACGT     	 */","//		0x2EA0EC00,	/* FACGT     	ARM64Op_facgt_Vector	 */"
790,//,,,FMINP,vector,vector,,,0,Q,1,0,1,1,1,0,1,x,1,Rm,,,,,1,1,1,1,0,1,Rn,,,,,Rd,,,,,0x2EA0F400,,"//		ARM64Op_fminp_vector,                                           	/* 0x2EA0F400	FMINP     	 */","//		0x2EA0F400,	/* FMINP     	ARM64Op_fminp_vector	 */"
791,//,,,BIT,,,,,0,Q,1,0,1,1,1,0,1,0,1,Rm,,,,,0,0,0,1,1,1,Rn,,,,,Rd,,,,,0x2EA01C00,,"//		ARM64Op_bit,                                                    	/* 0x2EA01C00	BIT       	 */","//		0x2EA01C00,	/* BIT       	ARM64Op_bit	 */"
792,//,,,BIF,,,,,0,Q,1,0,1,1,1,0,1,1,1,Rm,,,,,0,0,0,1,1,1,Rn,,,,,Rd,,,,,0x2EE01C00,,"//		ARM64Op_bif,                                                    	/* 0x2EE01C00	BIF       	 */","//		0x2EE01C00,	/* BIF       	ARM64Op_bif	 */"
793,//,,AdvSIMD three different,,,,,,0,Q,U,0,1,1,1,0,size,,1,Rm,,,,,opcode,,,,0,0,Rn,,,,,Rd,,,,,,,	/* AdvSIMD three different */,	/* AdvSIMD three different */
794,//,,,SADDL,,,,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x0E200000,,"//		ARM64Op_saddl,                                                  	/* 0x0E200000	SADDL     	writes to low half of the dest. register & clears the up half */","//		0x0E200000,	/* SADDL     	ARM64Op_saddl	writes to low half of the dest. register & clears the up half */"
795,//,,,SADDL2,,,,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x4E200000,,"//		ARM64Op_saddl2,                                                 	/* 0x4E200000	SADDL2    	writes to high half of the dest. register & don't touch low half */","//		0x4E200000,	/* SADDL2    	ARM64Op_saddl2	writes to high half of the dest. register & don't touch low half */"
796,//,,,SADDW,,,,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,0,0,0,1,0,0,Rn,,,,,Rd,,,,,0x0E201000,,"//		ARM64Op_saddw,                                                  	/* 0x0E201000	SADDW     	writes to low half of the dest. register & clears the up half */","//		0x0E201000,	/* SADDW     	ARM64Op_saddw	writes to low half of the dest. register & clears the up half */"
797,//,,,SADDW2,,,,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,0,0,0,1,0,0,Rn,,,,,Rd,,,,,0x4E201000,,"//		ARM64Op_saddw2,                                                 	/* 0x4E201000	SADDW2    	writes to high half of the dest. register & don't touch low half */","//		0x4E201000,	/* SADDW2    	ARM64Op_saddw2	writes to high half of the dest. register & don't touch low half */"
798,//,,,SSUBL,,,,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,0,0,1,0,0,0,Rn,,,,,Rd,,,,,0x0E202000,,"//		ARM64Op_ssubl,                                                  	/* 0x0E202000	SSUBL     	writes to low half of the dest. register & clears the up half */","//		0x0E202000,	/* SSUBL     	ARM64Op_ssubl	writes to low half of the dest. register & clears the up half */"
799,//,,,SSUBL2,,,,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,0,0,1,0,0,0,Rn,,,,,Rd,,,,,0x4E202000,,"//		ARM64Op_ssubl2,                                                 	/* 0x4E202000	SSUBL2    	writes to high half of the dest. register & don't touch low half */","//		0x4E202000,	/* SSUBL2    	ARM64Op_ssubl2	writes to high half of the dest. register & don't touch low half */"
800,//,,,SSUBW,,,,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,0,0,1,1,0,0,Rn,,,,,Rd,,,,,0x0E203000,,"//		ARM64Op_ssubw,                                                  	/* 0x0E203000	SSUBW     	writes to low half of the dest. register & clears the up half */","//		0x0E203000,	/* SSUBW     	ARM64Op_ssubw	writes to low half of the dest. register & clears the up half */"
801,//,,,SSUBW2,,,,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,0,0,1,1,0,0,Rn,,,,,Rd,,,,,0x4E203000,,"//		ARM64Op_ssubw2,                                                 	/* 0x4E203000	SSUBW2    	writes to high half of the dest. register & don't touch low half */","//		0x4E203000,	/* SSUBW2    	ARM64Op_ssubw2	writes to high half of the dest. register & don't touch low half */"
802,//,,,ADDHN,,,,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x0E204000,,"//		ARM64Op_addhn,                                                  	/* 0x0E204000	ADDHN     	writes to low half of the dest. register & clears the up half */","//		0x0E204000,	/* ADDHN     	ARM64Op_addhn	writes to low half of the dest. register & clears the up half */"
803,//,,,ADDHN2,,,,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x4E204000,,"//		ARM64Op_addhn2,                                                 	/* 0x4E204000	ADDHN2    	writes to high half of the dest. register & don't touch low half */","//		0x4E204000,	/* ADDHN2    	ARM64Op_addhn2	writes to high half of the dest. register & don't touch low half */"
804,//,,,SABAL,,,,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,0,1,0,1,0,0,Rn,,,,,Rd,,,,,0x0E205000,,"//		ARM64Op_sabal,                                                  	/* 0x0E205000	SABAL     	writes to low half of the dest. register & clears the up half */","//		0x0E205000,	/* SABAL     	ARM64Op_sabal	writes to low half of the dest. register & clears the up half */"
805,//,,,SABAL2,,,,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,0,1,0,1,0,0,Rn,,,,,Rd,,,,,0x4E205000,,"//		ARM64Op_sabal2,                                                 	/* 0x4E205000	SABAL2    	writes to high half of the dest. register & don't touch low half */","//		0x4E205000,	/* SABAL2    	ARM64Op_sabal2	writes to high half of the dest. register & don't touch low half */"
806,//,,,SUBHN,,,,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,0,1,1,0,0,0,Rn,,,,,Rd,,,,,0x0E206000,,"//		ARM64Op_subhn,                                                  	/* 0x0E206000	SUBHN     	writes to low half of the dest. register & clears the up half */","//		0x0E206000,	/* SUBHN     	ARM64Op_subhn	writes to low half of the dest. register & clears the up half */"
807,//,,,SUBHN2,,,,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,0,1,1,0,0,0,Rn,,,,,Rd,,,,,0x4E206000,,"//		ARM64Op_subhn2,                                                 	/* 0x4E206000	SUBHN2    	writes to high half of the dest. register & don't touch low half */","//		0x4E206000,	/* SUBHN2    	ARM64Op_subhn2	writes to high half of the dest. register & don't touch low half */"
808,//,,,SABDL,,,,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,0,1,1,1,0,0,Rn,,,,,Rd,,,,,0x0E207000,,"//		ARM64Op_sabdl,                                                  	/* 0x0E207000	SABDL     	writes to low half of the dest. register & clears the up half */","//		0x0E207000,	/* SABDL     	ARM64Op_sabdl	writes to low half of the dest. register & clears the up half */"
809,//,,,SABDL2,,,,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,0,1,1,1,0,0,Rn,,,,,Rd,,,,,0x4E207000,,"//		ARM64Op_sabdl2,                                                 	/* 0x4E207000	SABDL2    	writes to high half of the dest. register & don't touch low half */","//		0x4E207000,	/* SABDL2    	ARM64Op_sabdl2	writes to high half of the dest. register & don't touch low half */"
810,//,,,SMLAL,vector,vector,,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,1,0,0,0,0,0,Rn,,,,,Rd,,,,,0x0E208000,,"//		ARM64Op_smlal_vector,                                           	/* 0x0E208000	SMLAL     	writes to low half of the dest. register & clears the up half */","//		0x0E208000,	/* SMLAL     	ARM64Op_smlal_vector	writes to low half of the dest. register & clears the up half */"
811,//,,,SMLAL2,vector,vector,,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,1,0,0,0,0,0,Rn,,,,,Rd,,,,,0x4E208000,,"//		ARM64Op_smlal2_vector,                                          	/* 0x4E208000	SMLAL2    	writes to high half of the dest. register & don't touch low half */","//		0x4E208000,	/* SMLAL2    	ARM64Op_smlal2_vector	writes to high half of the dest. register & don't touch low half */"
812,//,,,SQDMLAL,vector_Vector,vector,Vector,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,1,0,0,1,0,0,Rn,,,,,Rd,,,,,0x0E209000,,"//		ARM64Op_sqdmlal_vector_Vector,                                  	/* 0x0E209000	SQDMLAL   	writes to low half of the dest. register & clears the up half */","//		0x0E209000,	/* SQDMLAL   	ARM64Op_sqdmlal_vector_Vector	writes to low half of the dest. register & clears the up half */"
813,//,,,SQDMLAL2,vector_Vector,vector,Vector,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,1,0,0,1,0,0,Rn,,,,,Rd,,,,,0x4E209000,,"//		ARM64Op_sqdmlal2_vector_Vector,                                 	/* 0x4E209000	SQDMLAL2  	writes to high half of the dest. register & don't touch low half */","//		0x4E209000,	/* SQDMLAL2  	ARM64Op_sqdmlal2_vector_Vector	writes to high half of the dest. register & don't touch low half */"
814,//,,,SMLSL,vector,vector,,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,1,0,1,0,0,0,Rn,,,,,Rd,,,,,0x0E20A000,,"//		ARM64Op_smlsl_vector,                                           	/* 0x0E20A000	SMLSL     	writes to low half of the dest. register & clears the up half */","//		0x0E20A000,	/* SMLSL     	ARM64Op_smlsl_vector	writes to low half of the dest. register & clears the up half */"
815,//,,,SMLSL2,vector,vector,,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,1,0,1,0,0,0,Rn,,,,,Rd,,,,,0x4E20A000,,"//		ARM64Op_smlsl2_vector,                                          	/* 0x4E20A000	SMLSL2    	writes to high half of the dest. register & don't touch low half */","//		0x4E20A000,	/* SMLSL2    	ARM64Op_smlsl2_vector	writes to high half of the dest. register & don't touch low half */"
816,//,,,SQDMLSL,vector_Vector,vector,Vector,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,1,0,1,1,0,0,Rn,,,,,Rd,,,,,0x0E20B000,,"//		ARM64Op_sqdmlsl_vector_Vector,                                  	/* 0x0E20B000	SQDMLSL   	writes to low half of the dest. register & clears the up half */","//		0x0E20B000,	/* SQDMLSL   	ARM64Op_sqdmlsl_vector_Vector	writes to low half of the dest. register & clears the up half */"
817,//,,,SQDMLSL2,vector_Vector,vector,Vector,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,1,0,1,1,0,0,Rn,,,,,Rd,,,,,0x4E20B000,,"//		ARM64Op_sqdmlsl2_vector_Vector,                                 	/* 0x4E20B000	SQDMLSL2  	writes to high half of the dest. register & don't touch low half */","//		0x4E20B000,	/* SQDMLSL2  	ARM64Op_sqdmlsl2_vector_Vector	writes to high half of the dest. register & don't touch low half */"
818,//,,,SMULL,vector,vector,,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x0E20C000,,"//		ARM64Op_smull_vector,                                           	/* 0x0E20C000	SMULL     	writes to low half of the dest. register & clears the up half */","//		0x0E20C000,	/* SMULL     	ARM64Op_smull_vector	writes to low half of the dest. register & clears the up half */"
819,//,,,SMULL2,vector,vector,,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x4E20C000,,"//		ARM64Op_smull2_vector,                                          	/* 0x4E20C000	SMULL2    	writes to high half of the dest. register & don't touch low half */","//		0x4E20C000,	/* SMULL2    	ARM64Op_smull2_vector	writes to high half of the dest. register & don't touch low half */"
820,//,,,SQDMULL,vector_Vector,vector,Vector,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,1,1,0,1,0,0,Rn,,,,,Rd,,,,,0x0E20D000,,"//		ARM64Op_sqdmull_vector_Vector,                                  	/* 0x0E20D000	SQDMULL   	writes to low half of the dest. register & clears the up half */","//		0x0E20D000,	/* SQDMULL   	ARM64Op_sqdmull_vector_Vector	writes to low half of the dest. register & clears the up half */"
821,//,,,SQDMULL2,vector_Vector,vector,Vector,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,1,1,0,1,0,0,Rn,,,,,Rd,,,,,0x4E20D000,,"//		ARM64Op_sqdmull2_vector_Vector,                                 	/* 0x4E20D000	SQDMULL2  	writes to high half of the dest. register & don't touch low half */","//		0x4E20D000,	/* SQDMULL2  	ARM64Op_sqdmull2_vector_Vector	writes to high half of the dest. register & don't touch low half */"
822,//,,,PMULL,,,,writes to low half of the dest. register & clears the up half,0,0,0,0,1,1,1,0,size,,1,Rm,,,,,1,1,1,0,0,0,Rn,,,,,Rd,,,,,0x0E20E000,,"//		ARM64Op_pmull,                                                  	/* 0x0E20E000	PMULL     	writes to low half of the dest. register & clears the up half */","//		0x0E20E000,	/* PMULL     	ARM64Op_pmull	writes to low half of the dest. register & clears the up half */"
823,//,,,PMULL2,,,,writes to high half of the dest. register & don't touch low half,0,1,0,0,1,1,1,0,size,,1,Rm,,,,,1,1,1,0,0,0,Rn,,,,,Rd,,,,,0x4E20E000,,"//		ARM64Op_pmull2,                                                 	/* 0x4E20E000	PMULL2    	writes to high half of the dest. register & don't touch low half */","//		0x4E20E000,	/* PMULL2    	ARM64Op_pmull2	writes to high half of the dest. register & don't touch low half */"
824,//,,,UADDL,,,,writes to low half of the dest. register & clears the up half,0,0,1,0,1,1,1,0,size,,1,Rm,,,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x2E200000,,"//		ARM64Op_uaddl,                                                  	/* 0x2E200000	UADDL     	writes to low half of the dest. register & clears the up half */","//		0x2E200000,	/* UADDL     	ARM64Op_uaddl	writes to low half of the dest. register & clears the up half */"
825,//,,,UADDL2,,,,writes to high half of the dest. register & don't touch low half,0,1,1,0,1,1,1,0,size,,1,Rm,,,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x6E200000,,"//		ARM64Op_uaddl2,                                                 	/* 0x6E200000	UADDL2    	writes to high half of the dest. register & don't touch low half */","//		0x6E200000,	/* UADDL2    	ARM64Op_uaddl2	writes to high half of the dest. register & don't touch low half */"
826,//,,,UADDW,,,,writes to low half of the dest. register & clears the up half,0,0,1,0,1,1,1,0,size,,1,Rm,,,,,0,0,0,1,0,0,Rn,,,,,Rd,,,,,0x2E201000,,"//		ARM64Op_uaddw,                                                  	/* 0x2E201000	UADDW     	writes to low half of the dest. register & clears the up half */","//		0x2E201000,	/* UADDW     	ARM64Op_uaddw	writes to low half of the dest. register & clears the up half */"
827,//,,,UADDW2,,,,writes to high half of the dest. register & don't touch low half,0,1,1,0,1,1,1,0,size,,1,Rm,,,,,0,0,0,1,0,0,Rn,,,,,Rd,,,,,0x6E201000,,"//		ARM64Op_uaddw2,                                                 	/* 0x6E201000	UADDW2    	writes to high half of the dest. register & don't touch low half */","//		0x6E201000,	/* UADDW2    	ARM64Op_uaddw2	writes to high half of the dest. register & don't touch low half */"
828,//,,,USUBL,,,,writes to low half of the dest. register & clears the up half,0,0,1,0,1,1,1,0,size,,1,Rm,,,,,0,0,1,0,0,0,Rn,,,,,Rd,,,,,0x2E202000,,"//		ARM64Op_usubl,                                                  	/* 0x2E202000	USUBL     	writes to low half of the dest. register & clears the up half */","//		0x2E202000,	/* USUBL     	ARM64Op_usubl	writes to low half of the dest. register & clears the up half */"
829,//,,,USUBL2,,,,writes to high half of the dest. register & don't touch low half,0,1,1,0,1,1,1,0,size,,1,Rm,,,,,0,0,1,0,0,0,Rn,,,,,Rd,,,,,0x6E202000,,"//		ARM64Op_usubl2,                                                 	/* 0x6E202000	USUBL2    	writes to high half of the dest. register & don't touch low half */","//		0x6E202000,	/* USUBL2    	ARM64Op_usubl2	writes to high half of the dest. register & don't touch low half */"
830,//,,,USUBW,,,,writes to low half of the dest. register & clears the up half,0,0,1,0,1,1,1,0,size,,1,Rm,,,,,0,0,1,1,0,0,Rn,,,,,Rd,,,,,0x2E203000,,"//		ARM64Op_usubw,                                                  	/* 0x2E203000	USUBW     	writes to low half of the dest. register & clears the up half */","//		0x2E203000,	/* USUBW     	ARM64Op_usubw	writes to low half of the dest. register & clears the up half */"
831,//,,,USUBW2,,,,writes to high half of the dest. register & don't touch low half,0,1,1,0,1,1,1,0,size,,1,Rm,,,,,0,0,1,1,0,0,Rn,,,,,Rd,,,,,0x6E203000,,"//		ARM64Op_usubw2,                                                 	/* 0x6E203000	USUBW2    	writes to high half of the dest. register & don't touch low half */","//		0x6E203000,	/* USUBW2    	ARM64Op_usubw2	writes to high half of the dest. register & don't touch low half */"
832,//,,,RADDHN,,,,writes to low half of the dest. register & clears the up half,0,0,1,0,1,1,1,0,size,,1,Rm,,,,,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x2E204000,,"//		ARM64Op_raddhn,                                                 	/* 0x2E204000	RADDHN    	writes to low half of the dest. register & clears the up half */","//		0x2E204000,	/* RADDHN    	ARM64Op_raddhn	writes to low half of the dest. register & clears the up half */"
833,//,,,RADDHN2,,,,writes to high half of the dest. register & don't touch low half,0,1,1,0,1,1,1,0,size,,1,Rm,,,,,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x6E204000,,"//		ARM64Op_raddhn2,                                                	/* 0x6E204000	RADDHN2   	writes to high half of the dest. register & don't touch low half */","//		0x6E204000,	/* RADDHN2   	ARM64Op_raddhn2	writes to high half of the dest. register & don't touch low half */"
834,//,,,UABAL,,,,writes to low half of the dest. register & clears the up half,0,0,1,0,1,1,1,0,size,,1,Rm,,,,,0,1,0,1,0,0,Rn,,,,,Rd,,,,,0x2E205000,,"//		ARM64Op_uabal,                                                  	/* 0x2E205000	UABAL     	writes to low half of the dest. register & clears the up half */","//		0x2E205000,	/* UABAL     	ARM64Op_uabal	writes to low half of the dest. register & clears the up half */"
835,//,,,UABAL2,,,,writes to high half of the dest. register & don't touch low half,0,1,1,0,1,1,1,0,size,,1,Rm,,,,,0,1,0,1,0,0,Rn,,,,,Rd,,,,,0x6E205000,,"//		ARM64Op_uabal2,                                                 	/* 0x6E205000	UABAL2    	writes to high half of the dest. register & don't touch low half */","//		0x6E205000,	/* UABAL2    	ARM64Op_uabal2	writes to high half of the dest. register & don't touch low half */"
836,//,,,RSUBHN,,,,writes to low half of the dest. register & clears the up half,0,0,1,0,1,1,1,0,size,,1,Rm,,,,,0,1,1,0,0,0,Rn,,,,,Rd,,,,,0x2E206000,,"//		ARM64Op_rsubhn,                                                 	/* 0x2E206000	RSUBHN    	writes to low half of the dest. register & clears the up half */","//		0x2E206000,	/* RSUBHN    	ARM64Op_rsubhn	writes to low half of the dest. register & clears the up half */"
837,//,,,RSUBHN2,,,,writes to high half of the dest. register & don't touch low half,0,1,1,0,1,1,1,0,size,,1,Rm,,,,,0,1,1,0,0,0,Rn,,,,,Rd,,,,,0x6E206000,,"//		ARM64Op_rsubhn2,                                                	/* 0x6E206000	RSUBHN2   	writes to high half of the dest. register & don't touch low half */","//		0x6E206000,	/* RSUBHN2   	ARM64Op_rsubhn2	writes to high half of the dest. register & don't touch low half */"
838,//,,,UABDL,,,,writes to low half of the dest. register & clears the up half,0,0,1,0,1,1,1,0,size,,1,Rm,,,,,0,1,1,1,0,0,Rn,,,,,Rd,,,,,0x2E207000,,"//		ARM64Op_uabdl,                                                  	/* 0x2E207000	UABDL     	writes to low half of the dest. register & clears the up half */","//		0x2E207000,	/* UABDL     	ARM64Op_uabdl	writes to low half of the dest. register & clears the up half */"
839,//,,,UABDL2,,,,writes to high half of the dest. register & don't touch low half,0,1,1,0,1,1,1,0,size,,1,Rm,,,,,0,1,1,1,0,0,Rn,,,,,Rd,,,,,0x6E207000,,"//		ARM64Op_uabdl2,                                                 	/* 0x6E207000	UABDL2    	writes to high half of the dest. register & don't touch low half */","//		0x6E207000,	/* UABDL2    	ARM64Op_uabdl2	writes to high half of the dest. register & don't touch low half */"
840,//,,,UMLAL,vector,vector,,writes to low half of the dest. register & clears the up half,0,0,1,0,1,1,1,0,size,,1,Rm,,,,,1,0,0,0,0,0,Rn,,,,,Rd,,,,,0x2E208000,,"//		ARM64Op_umlal_vector,                                           	/* 0x2E208000	UMLAL     	writes to low half of the dest. register & clears the up half */","//		0x2E208000,	/* UMLAL     	ARM64Op_umlal_vector	writes to low half of the dest. register & clears the up half */"
841,//,,,UMLAL2,vector,vector,,writes to high half of the dest. register & don't touch low half,0,1,1,0,1,1,1,0,size,,1,Rm,,,,,1,0,0,0,0,0,Rn,,,,,Rd,,,,,0x6E208000,,"//		ARM64Op_umlal2_vector,                                          	/* 0x6E208000	UMLAL2    	writes to high half of the dest. register & don't touch low half */","//		0x6E208000,	/* UMLAL2    	ARM64Op_umlal2_vector	writes to high half of the dest. register & don't touch low half */"
842,//,,,UMLSL,vector,vector,,writes to low half of the dest. register & clears the up half,0,0,1,0,1,1,1,0,size,,1,Rm,,,,,1,0,1,0,0,0,Rn,,,,,Rd,,,,,0x2E20A000,,"//		ARM64Op_umlsl_vector,                                           	/* 0x2E20A000	UMLSL     	writes to low half of the dest. register & clears the up half */","//		0x2E20A000,	/* UMLSL     	ARM64Op_umlsl_vector	writes to low half of the dest. register & clears the up half */"
843,//,,,UMLSL2,vector,vector,,writes to high half of the dest. register & don't touch low half,0,1,1,0,1,1,1,0,size,,1,Rm,,,,,1,0,1,0,0,0,Rn,,,,,Rd,,,,,0x6E20A000,,"//		ARM64Op_umlsl2_vector,                                          	/* 0x6E20A000	UMLSL2    	writes to high half of the dest. register & don't touch low half */","//		0x6E20A000,	/* UMLSL2    	ARM64Op_umlsl2_vector	writes to high half of the dest. register & don't touch low half */"
844,//,,,UMULL,vector,vector,,writes to low half of the dest. register & clears the up half,0,0,1,0,1,1,1,0,size,,1,Rm,,,,,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x2E20C000,,"//		ARM64Op_umull_vector,                                           	/* 0x2E20C000	UMULL     	writes to low half of the dest. register & clears the up half */","//		0x2E20C000,	/* UMULL     	ARM64Op_umull_vector	writes to low half of the dest. register & clears the up half */"
845,//,,,UMULL2,vector,vector,,writes to high half of the dest. register & don't touch low half,0,1,1,0,1,1,1,0,size,,1,Rm,,,,,1,1,0,0,0,0,Rn,,,,,Rd,,,,,0x6E20C000,,"//		ARM64Op_umull2_vector,                                          	/* 0x6E20C000	UMULL2    	writes to high half of the dest. register & don't touch low half */","//		0x6E20C000,	/* UMULL2    	ARM64Op_umull2_vector	writes to high half of the dest. register & don't touch low half */"
846,//,,AdvSIMD two-reg misc,,,,,,0,Q,U,0,1,1,1,0,size,,1,0,0,0,0,opcode,,,,,1,0,Rn,,,,,Rd,,,,,,,	/* AdvSIMD two-reg misc */,	/* AdvSIMD two-reg misc */
847,//,,,REV64,,,,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,0,0,0,0,0,1,0,Rn,,,,,Rd,,,,,0x0E200800,,"//		ARM64Op_rev64,                                                  	/* 0x0E200800	REV64     	 */","//		0x0E200800,	/* REV64     	ARM64Op_rev64	 */"
848,//,,,REV16,vector,vector,,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,0,0,0,0,1,1,0,Rn,,,,,Rd,,,,,0x0E201800,,"//		ARM64Op_rev16_vector,                                           	/* 0x0E201800	REV16     	 */","//		0x0E201800,	/* REV16     	ARM64Op_rev16_vector	 */"
849,//,,,SADDLP,,,,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,0,0,0,1,0,1,0,Rn,,,,,Rd,,,,,0x0E202800,,"//		ARM64Op_saddlp,                                                 	/* 0x0E202800	SADDLP    	 */","//		0x0E202800,	/* SADDLP    	ARM64Op_saddlp	 */"
850,//,,,SUQADD,Vector,,Vector,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,0,0,0,1,1,1,0,Rn,,,,,Rd,,,,,0x0E203800,,"//		ARM64Op_suqadd_Vector,                                          	/* 0x0E203800	SUQADD    	 */","//		0x0E203800,	/* SUQADD    	ARM64Op_suqadd_Vector	 */"
851,//,,,CLS,vector,vector,,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,0,0,1,0,0,1,0,Rn,,,,,Rd,,,,,0x0E204800,,"//		ARM64Op_cls_vector,                                             	/* 0x0E204800	CLS       	 */","//		0x0E204800,	/* CLS       	ARM64Op_cls_vector	 */"
852,//,,,CNT,,,,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,0,0,1,0,1,1,0,Rn,,,,,Rd,,,,,0x0E205800,,"//		ARM64Op_cnt,                                                    	/* 0x0E205800	CNT       	 */","//		0x0E205800,	/* CNT       	ARM64Op_cnt	 */"
853,//,,,SADALP,,,,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,0,0,1,1,0,1,0,Rn,,,,,Rd,,,,,0x0E206800,,"//		ARM64Op_sadalp,                                                 	/* 0x0E206800	SADALP    	 */","//		0x0E206800,	/* SADALP    	ARM64Op_sadalp	 */"
854,//,,,SQABS,Vector,,Vector,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,0,0,1,1,1,1,0,Rn,,,,,Rd,,,,,0x0E207800,,"//		ARM64Op_sqabs_Vector,                                           	/* 0x0E207800	SQABS     	 */","//		0x0E207800,	/* SQABS     	ARM64Op_sqabs_Vector	 */"
855,//,,,CMGT,zero_Vector,zero,Vector,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,0,1,0,0,0,1,0,Rn,,,,,Rd,,,,,0x0E208800,,"//		ARM64Op_cmgt_zero_Vector,                                       	/* 0x0E208800	CMGT      	 */","//		0x0E208800,	/* CMGT      	ARM64Op_cmgt_zero_Vector	 */"
856,//,,,CMEQ,zero_Vector,zero,Vector,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,0,1,0,0,1,1,0,Rn,,,,,Rd,,,,,0x0E209800,,"//		ARM64Op_cmeq_zero_Vector,                                       	/* 0x0E209800	CMEQ      	 */","//		0x0E209800,	/* CMEQ      	ARM64Op_cmeq_zero_Vector	 */"
857,//,,,CMLT,zero_Vector,zero,Vector,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,0,1,0,1,0,1,0,Rn,,,,,Rd,,,,,0x0E20A800,,"//		ARM64Op_cmlt_zero_Vector,                                       	/* 0x0E20A800	CMLT      	 */","//		0x0E20A800,	/* CMLT      	ARM64Op_cmlt_zero_Vector	 */"
858,//,,,ABS,Vector,,Vector,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,0,1,0,1,1,1,0,Rn,,,,,Rd,,,,,0x0E20B800,,"//		ARM64Op_abs_Vector,                                             	/* 0x0E20B800	ABS       	 */","//		0x0E20B800,	/* ABS       	ARM64Op_abs_Vector	 */"
859,//,,,XTN,,,,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,1,0,0,1,0,1,0,Rn,,,,,Rd,,,,,0x0E212800,,"//		ARM64Op_xtn,                                                    	/* 0x0E212800	XTN       	 */","//		0x0E212800,	/* XTN       	ARM64Op_xtn	 */"
860,//,,,XTN2,,,,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,1,0,0,1,0,1,0,Rn,,,,,Rd,,,,,0x0E212800,,"//		ARM64Op_xtn2,                                                   	/* 0x0E212800	XTN2      	 */","//		0x0E212800,	/* XTN2      	ARM64Op_xtn2	 */"
861,//,,,SQXTN,Vector,,Vector,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,1,0,1,0,0,1,0,Rn,,,,,Rd,,,,,0x0E214800,,"//		ARM64Op_sqxtn_Vector,                                           	/* 0x0E214800	SQXTN     	 */","//		0x0E214800,	/* SQXTN     	ARM64Op_sqxtn_Vector	 */"
862,//,,,SQXTN2,Vector,,Vector,,0,Q,0,0,1,1,1,0,-,-,1,0,0,0,0,1,0,1,0,0,1,0,Rn,,,,,Rd,,,,,0x0E214800,,"//		ARM64Op_sqxtn2_Vector,                                          	/* 0x0E214800	SQXTN2    	 */","//		0x0E214800,	/* SQXTN2    	ARM64Op_sqxtn2_Vector	 */"
863,//,,,FCVTN,,,,,0,Q,0,0,1,1,1,0,0,x,1,0,0,0,0,1,0,1,1,0,1,0,Rn,,,,,Rd,,,,,0x0E216800,,"//		ARM64Op_fcvtn,                                                  	/* 0x0E216800	FCVTN     	 */","//		0x0E216800,	/* FCVTN     	ARM64Op_fcvtn	 */"
864,//,,,FCVTN2,,,,,0,Q,0,0,1,1,1,0,0,x,1,0,0,0,0,1,0,1,1,0,1,0,Rn,,,,,Rd,,,,,0x0E216800,,"//		ARM64Op_fcvtn2,                                                 	/* 0x0E216800	FCVTN2    	 */","//		0x0E216800,	/* FCVTN2    	ARM64Op_fcvtn2	 */"
865,//,,,FCVTL,,,,,0,Q,0,0,1,1,1,0,0,x,1,0,0,0,0,1,0,1,1,1,1,0,Rn,,,,,Rd,,,,,0x0E217800,,"//		ARM64Op_fcvtl,                                                  	/* 0x0E217800	FCVTL     	 */","//		0x0E217800,	/* FCVTL     	ARM64Op_fcvtl	 */"
866,//,,,FCVTL2,,,,,0,Q,0,0,1,1,1,0,0,x,1,0,0,0,0,1,0,1,1,1,1,0,Rn,,,,,Rd,,,,,0x0E217800,,"//		ARM64Op_fcvtl2,                                                 	/* 0x0E217800	FCVTL2    	 */","//		0x0E217800,	/* FCVTL2    	ARM64Op_fcvtl2	 */"
867,//,,,FRINTN,vector,vector,,,0,Q,0,0,1,1,1,0,0,x,1,0,0,0,0,1,1,0,0,0,1,0,Rn,,,,,Rd,,,,,0x0E218800,,"//		ARM64Op_frintn_vector,                                          	/* 0x0E218800	FRINTN    	 */","//		0x0E218800,	/* FRINTN    	ARM64Op_frintn_vector	 */"
868,//,,,FRINTM,vector,vector,,,0,Q,0,0,1,1,1,0,0,x,1,0,0,0,0,1,1,0,0,1,1,0,Rn,,,,,Rd,,,,,0x0E219800,,"//		ARM64Op_frintm_vector,                                          	/* 0x0E219800	FRINTM    	 */","//		0x0E219800,	/* FRINTM    	ARM64Op_frintm_vector	 */"
869,//,,,FCVTNS,vector_Vector,vector,Vector,,0,Q,0,0,1,1,1,0,0,x,1,0,0,0,0,1,1,0,1,0,1,0,Rn,,,,,Rd,,,,,0x0E21A800,,"//		ARM64Op_fcvtns_vector_Vector,                                   	/* 0x0E21A800	FCVTNS    	 */","//		0x0E21A800,	/* FCVTNS    	ARM64Op_fcvtns_vector_Vector	 */"
870,//,,,FCVTMS,vector_Vector,vector,Vector,,0,Q,0,0,1,1,1,0,0,x,1,0,0,0,0,1,1,0,1,1,1,0,Rn,,,,,Rd,,,,,0x0E21B800,,"//		ARM64Op_fcvtms_vector_Vector,                                   	/* 0x0E21B800	FCVTMS    	 */","//		0x0E21B800,	/* FCVTMS    	ARM64Op_fcvtms_vector_Vector	 */"
871,//,,,FCVTAS,vector_Vector,vector,Vector,,0,Q,0,0,1,1,1,0,0,x,1,0,0,0,0,1,1,1,0,0,1,0,Rn,,,,,Rd,,,,,0x0E21C800,,"//		ARM64Op_fcvtas_vector_Vector,                                   	/* 0x0E21C800	FCVTAS    	 */","//		0x0E21C800,	/* FCVTAS    	ARM64Op_fcvtas_vector_Vector	 */"
872,//,,,SCVTF,vector_integer_Vector,vector_integer,Vector,,0,Q,0,0,1,1,1,0,0,x,1,0,0,0,0,1,1,1,0,1,1,0,Rn,,,,,Rd,,,,,0x0E21D800,,"//		ARM64Op_scvtf_vector_integer_Vector,                            	/* 0x0E21D800	SCVTF     	 */","//		0x0E21D800,	/* SCVTF     	ARM64Op_scvtf_vector_integer_Vector	 */"
873,//,,,FCMGT,zero_Vector,zero,Vector,,0,Q,0,0,1,1,1,0,1,x,1,0,0,0,0,0,1,1,0,0,1,0,Rn,,,,,Rd,,,,,0x0EA0C800,,"//		ARM64Op_fcmgt_zero_Vector,                                      	/* 0x0EA0C800	FCMGT     	 */","//		0x0EA0C800,	/* FCMGT     	ARM64Op_fcmgt_zero_Vector	 */"
874,//,,,FCMEQ,zero_Vector,zero,Vector,,0,Q,0,0,1,1,1,0,1,x,1,0,0,0,0,0,1,1,0,1,1,0,Rn,,,,,Rd,,,,,0x0EA0D800,,"//		ARM64Op_fcmeq_zero_Vector,                                      	/* 0x0EA0D800	FCMEQ     	 */","//		0x0EA0D800,	/* FCMEQ     	ARM64Op_fcmeq_zero_Vector	 */"
875,//,,,FCMLT,zero_Vector,zero,Vector,,0,Q,0,0,1,1,1,0,1,x,1,0,0,0,0,0,1,1,1,0,1,0,Rn,,,,,Rd,,,,,0x0EA0E800,,"//		ARM64Op_fcmlt_zero_Vector,                                      	/* 0x0EA0E800	FCMLT     	 */","//		0x0EA0E800,	/* FCMLT     	ARM64Op_fcmlt_zero_Vector	 */"
876,//,,,FABS,vector,vector,,,0,Q,0,0,1,1,1,0,1,x,1,0,0,0,0,0,1,1,1,1,1,0,Rn,,,,,Rd,,,,,0x0EA0F800,,"//		ARM64Op_fabs_vector,                                            	/* 0x0EA0F800	FABS      	 */","//		0x0EA0F800,	/* FABS      	ARM64Op_fabs_vector	 */"
877,//,,,FRINTP,vector,vector,,,0,Q,0,0,1,1,1,0,1,x,1,0,0,0,0,1,1,0,0,0,1,0,Rn,,,,,Rd,,,,,0x0EA18800,,"//		ARM64Op_frintp_vector,                                          	/* 0x0EA18800	FRINTP    	 */","//		0x0EA18800,	/* FRINTP    	ARM64Op_frintp_vector	 */"
878,//,,,FRINTZ,vector,vector,,,0,Q,0,0,1,1,1,0,1,x,1,0,0,0,0,1,1,0,0,1,1,0,Rn,,,,,Rd,,,,,0x0EA19800,,"//		ARM64Op_frintz_vector,                                          	/* 0x0EA19800	FRINTZ    	 */","//		0x0EA19800,	/* FRINTZ    	ARM64Op_frintz_vector	 */"
879,//,,,FCVTPS,vector_Vector,vector,Vector,,0,Q,0,0,1,1,1,0,1,x,1,0,0,0,0,1,1,0,1,0,1,0,Rn,,,,,Rd,,,,,0x0EA1A800,,"//		ARM64Op_fcvtps_vector_Vector,                                   	/* 0x0EA1A800	FCVTPS    	 */","//		0x0EA1A800,	/* FCVTPS    	ARM64Op_fcvtps_vector_Vector	 */"
880,//,,,FCVTZS,vector_integer_Vector,vector_integer,Vector,,0,Q,0,0,1,1,1,0,1,x,1,0,0,0,0,1,1,0,1,1,1,0,Rn,,,,,Rd,,,,,0x0EA1B800,,"//		ARM64Op_fcvtzs_vector_integer_Vector,                           	/* 0x0EA1B800	FCVTZS    	 */","//		0x0EA1B800,	/* FCVTZS    	ARM64Op_fcvtzs_vector_integer_Vector	 */"
881,//,,,URECPE,,,,,0,Q,0,0,1,1,1,0,1,x,1,0,0,0,0,1,1,1,0,0,1,0,Rn,,,,,Rd,,,,,0x0EA1C800,,"//		ARM64Op_urecpe,                                                 	/* 0x0EA1C800	URECPE    	 */","//		0x0EA1C800,	/* URECPE    	ARM64Op_urecpe	 */"
882,//,,,FRECPE,Vector,,Vector,,0,Q,0,0,1,1,1,0,1,x,1,0,0,0,0,1,1,1,0,1,1,0,Rn,,,,,Rd,,,,,0x0EA1D800,,"//		ARM64Op_frecpe_Vector,                                          	/* 0x0EA1D800	FRECPE    	 */","//		0x0EA1D800,	/* FRECPE    	ARM64Op_frecpe_Vector	 */"
883,//,,,REV32,vector,vector,,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,0,0,0,0,0,1,0,Rn,,,,,Rd,,,,,0x2E200800,,"//		ARM64Op_rev32_vector,                                           	/* 0x2E200800	REV32     	 */","//		0x2E200800,	/* REV32     	ARM64Op_rev32_vector	 */"
884,//,,,UADDLP,,,,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,0,0,0,1,0,1,0,Rn,,,,,Rd,,,,,0x2E202800,,"//		ARM64Op_uaddlp,                                                 	/* 0x2E202800	UADDLP    	 */","//		0x2E202800,	/* UADDLP    	ARM64Op_uaddlp	 */"
885,//,,,USQADD,Vector,,Vector,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,0,0,0,1,1,1,0,Rn,,,,,Rd,,,,,0x2E203800,,"//		ARM64Op_usqadd_Vector,                                          	/* 0x2E203800	USQADD    	 */","//		0x2E203800,	/* USQADD    	ARM64Op_usqadd_Vector	 */"
886,//,,,CLZ,vector,vector,,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,0,0,1,0,0,1,0,Rn,,,,,Rd,,,,,0x2E204800,,"//		ARM64Op_clz_vector,                                             	/* 0x2E204800	CLZ       	 */","//		0x2E204800,	/* CLZ       	ARM64Op_clz_vector	 */"
887,//,,,UADALP,,,,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,0,0,1,1,0,1,0,Rn,,,,,Rd,,,,,0x2E206800,,"//		ARM64Op_uadalp,                                                 	/* 0x2E206800	UADALP    	 */","//		0x2E206800,	/* UADALP    	ARM64Op_uadalp	 */"
888,//,,,SQNEG,Vector,,Vector,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,0,0,1,1,1,1,0,Rn,,,,,Rd,,,,,0x2E207800,,"//		ARM64Op_sqneg_Vector,                                           	/* 0x2E207800	SQNEG     	 */","//		0x2E207800,	/* SQNEG     	ARM64Op_sqneg_Vector	 */"
889,//,,,CMGE,zero_Vector,zero,Vector,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,0,1,0,0,0,1,0,Rn,,,,,Rd,,,,,0x2E208800,,"//		ARM64Op_cmge_zero_Vector,                                       	/* 0x2E208800	CMGE      	 */","//		0x2E208800,	/* CMGE      	ARM64Op_cmge_zero_Vector	 */"
890,//,,,CMLE,zero_Vector,zero,Vector,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,0,1,0,0,1,1,0,Rn,,,,,Rd,,,,,0x2E209800,,"//		ARM64Op_cmle_zero_Vector,                                       	/* 0x2E209800	CMLE      	 */","//		0x2E209800,	/* CMLE      	ARM64Op_cmle_zero_Vector	 */"
891,//,,,NEG,vector_Vector,vector,Vector,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,0,1,0,1,1,1,0,Rn,,,,,Rd,,,,,0x2E20B800,,"//		ARM64Op_neg_vector_Vector,                                      	/* 0x2E20B800	NEG       	 */","//		0x2E20B800,	/* NEG       	ARM64Op_neg_vector_Vector	 */"
892,//,,,SQXTUN,Vector,,Vector,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,1,0,0,1,0,1,0,Rn,,,,,Rd,,,,,0x2E212800,,"//		ARM64Op_sqxtun_Vector,                                          	/* 0x2E212800	SQXTUN    	 */","//		0x2E212800,	/* SQXTUN    	ARM64Op_sqxtun_Vector	 */"
893,//,,,SQXTUN2,Vector,,Vector,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,1,0,0,1,0,1,0,Rn,,,,,Rd,,,,,0x2E212800,,"//		ARM64Op_sqxtun2_Vector,                                         	/* 0x2E212800	SQXTUN2   	 */","//		0x2E212800,	/* SQXTUN2   	ARM64Op_sqxtun2_Vector	 */"
894,//,,,SHLL,,,,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,1,0,0,1,1,1,0,Rn,,,,,Rd,,,,,0x2E213800,,"//		ARM64Op_shll,                                                   	/* 0x2E213800	SHLL      	 */","//		0x2E213800,	/* SHLL      	ARM64Op_shll	 */"
895,//,,,SHLL2,,,,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,1,0,0,1,1,1,0,Rn,,,,,Rd,,,,,0x2E213800,,"//		ARM64Op_shll2,                                                  	/* 0x2E213800	SHLL2     	 */","//		0x2E213800,	/* SHLL2     	ARM64Op_shll2	 */"
896,//,,,UQXTN,Vector,,Vector,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,1,0,1,0,0,1,0,Rn,,,,,Rd,,,,,0x2E214800,,"//		ARM64Op_uqxtn_Vector,                                           	/* 0x2E214800	UQXTN     	 */","//		0x2E214800,	/* UQXTN     	ARM64Op_uqxtn_Vector	 */"
897,//,,,UQXTN2,Vector,,Vector,,0,Q,1,0,1,1,1,0,-,-,1,0,0,0,0,1,0,1,0,0,1,0,Rn,,,,,Rd,,,,,0x2E214800,,"//		ARM64Op_uqxtn2_Vector,                                          	/* 0x2E214800	UQXTN2    	 */","//		0x2E214800,	/* UQXTN2    	ARM64Op_uqxtn2_Vector	 */"
898,//,,,FCVTXN,Vector,,Vector,,0,Q,1,0,1,1,1,0,0,x,1,0,0,0,0,1,0,1,1,0,1,0,Rn,,,,,Rd,,,,,0x2E216800,,"//		ARM64Op_fcvtxn_Vector,                                          	/* 0x2E216800	FCVTXN    	 */","//		0x2E216800,	/* FCVTXN    	ARM64Op_fcvtxn_Vector	 */"
899,//,,,FCVTXN2,Vector,,Vector,,0,Q,1,0,1,1,1,0,0,x,1,0,0,0,0,1,0,1,1,0,1,0,Rn,,,,,Rd,,,,,0x2E216800,,"//		ARM64Op_fcvtxn2_Vector,                                         	/* 0x2E216800	FCVTXN2   	 */","//		0x2E216800,	/* FCVTXN2   	ARM64Op_fcvtxn2_Vector	 */"
900,//,,,FRINTA,vector,vector,,,0,Q,1,0,1,1,1,0,0,x,1,0,0,0,0,1,1,0,0,0,1,0,Rn,,,,,Rd,,,,,0x2E218800,,"//		ARM64Op_frinta_vector,                                          	/* 0x2E218800	FRINTA    	 */","//		0x2E218800,	/* FRINTA    	ARM64Op_frinta_vector	 */"
901,//,,,FRINTX,vector,vector,,,0,Q,1,0,1,1,1,0,0,x,1,0,0,0,0,1,1,0,0,1,1,0,Rn,,,,,Rd,,,,,0x2E219800,,"//		ARM64Op_frintx_vector,                                          	/* 0x2E219800	FRINTX    	 */","//		0x2E219800,	/* FRINTX    	ARM64Op_frintx_vector	 */"
902,//,,,FCVTNU,vector_Vector,vector,Vector,,0,Q,1,0,1,1,1,0,0,x,1,0,0,0,0,1,1,0,1,0,1,0,Rn,,,,,Rd,,,,,0x2E21A800,,"//		ARM64Op_fcvtnu_vector_Vector,                                   	/* 0x2E21A800	FCVTNU    	 */","//		0x2E21A800,	/* FCVTNU    	ARM64Op_fcvtnu_vector_Vector	 */"
903,//,,,FCVTMU,vector_Vector,vector,Vector,,0,Q,1,0,1,1,1,0,0,x,1,0,0,0,0,1,1,0,1,1,1,0,Rn,,,,,Rd,,,,,0x2E21B800,,"//		ARM64Op_fcvtmu_vector_Vector,                                   	/* 0x2E21B800	FCVTMU    	 */","//		0x2E21B800,	/* FCVTMU    	ARM64Op_fcvtmu_vector_Vector	 */"
904,//,,,FCVTAU,vector_Vector,vector,Vector,,0,Q,1,0,1,1,1,0,0,x,1,0,0,0,0,1,1,1,0,0,1,0,Rn,,,,,Rd,,,,,0x2E21C800,,"//		ARM64Op_fcvtau_vector_Vector,                                   	/* 0x2E21C800	FCVTAU    	 */","//		0x2E21C800,	/* FCVTAU    	ARM64Op_fcvtau_vector_Vector	 */"
905,//,,,UCVTF,vector_integer_Vector,vector_integer,Vector,,0,Q,1,0,1,1,1,0,0,x,1,0,0,0,0,1,1,1,0,1,1,0,Rn,,,,,Rd,,,,,0x2E21D800,,"//		ARM64Op_ucvtf_vector_integer_Vector,                            	/* 0x2E21D800	UCVTF     	 */","//		0x2E21D800,	/* UCVTF     	ARM64Op_ucvtf_vector_integer_Vector	 */"
906,//,,,NOT,,,,,0,Q,1,0,1,1,1,0,0,0,1,0,0,0,0,0,0,1,0,1,1,0,Rn,,,,,Rd,,,,,0x2E205800,,"//		ARM64Op_not,                                                    	/* 0x2E205800	NOT       	 */","//		0x2E205800,	/* NOT       	ARM64Op_not	 */"
907,//,,,RBIT,vector,vector,,,0,Q,1,0,1,1,1,0,0,1,1,0,0,0,0,0,0,1,0,1,1,0,Rn,,,,,Rd,,,,,0x2E605800,,"//		ARM64Op_rbit_vector,                                            	/* 0x2E605800	RBIT      	 */","//		0x2E605800,	/* RBIT      	ARM64Op_rbit_vector	 */"
908,//,,,FCMGE,zero_Vector,zero,Vector,,0,Q,1,0,1,1,1,0,1,x,1,0,0,0,0,0,1,1,0,0,1,0,Rn,,,,,Rd,,,,,0x2EA0C800,,"//		ARM64Op_fcmge_zero_Vector,                                      	/* 0x2EA0C800	FCMGE     	 */","//		0x2EA0C800,	/* FCMGE     	ARM64Op_fcmge_zero_Vector	 */"
909,//,,,FCMLE,zero_Vector,zero,Vector,,0,Q,1,0,1,1,1,0,1,x,1,0,0,0,0,0,1,1,0,1,1,0,Rn,,,,,Rd,,,,,0x2EA0D800,,"//		ARM64Op_fcmle_zero_Vector,                                      	/* 0x2EA0D800	FCMLE     	 */","//		0x2EA0D800,	/* FCMLE     	ARM64Op_fcmle_zero_Vector	 */"
910,//,,,FNEG,vector,vector,,,0,Q,1,0,1,1,1,0,1,x,1,0,0,0,0,0,1,1,1,1,1,0,Rn,,,,,Rd,,,,,0x2EA0F800,,"//		ARM64Op_fneg_vector,                                            	/* 0x2EA0F800	FNEG      	 */","//		0x2EA0F800,	/* FNEG      	ARM64Op_fneg_vector	 */"
911,//,,,FRINTI,vector,vector,,,0,Q,1,0,1,1,1,0,1,x,1,0,0,0,0,1,1,0,0,1,1,0,Rn,,,,,Rd,,,,,0x2EA19800,,"//		ARM64Op_frinti_vector,                                          	/* 0x2EA19800	FRINTI    	 */","//		0x2EA19800,	/* FRINTI    	ARM64Op_frinti_vector	 */"
912,//,,,FCVTPU,vector_Vector,vector,Vector,,0,Q,1,0,1,1,1,0,1,x,1,0,0,0,0,1,1,0,1,0,1,0,Rn,,,,,Rd,,,,,0x2EA1A800,,"//		ARM64Op_fcvtpu_vector_Vector,                                   	/* 0x2EA1A800	FCVTPU    	 */","//		0x2EA1A800,	/* FCVTPU    	ARM64Op_fcvtpu_vector_Vector	 */"
913,//,,,FCVTZU,vector_integer_Vector,vector_integer,Vector,,0,Q,1,0,1,1,1,0,1,x,1,0,0,0,0,1,1,0,1,1,1,0,Rn,,,,,Rd,,,,,0x2EA1B800,,"//		ARM64Op_fcvtzu_vector_integer_Vector,                           	/* 0x2EA1B800	FCVTZU    	 */","//		0x2EA1B800,	/* FCVTZU    	ARM64Op_fcvtzu_vector_integer_Vector	 */"
914,//,,,URSQRTE,,,,,0,Q,1,0,1,1,1,0,1,x,1,0,0,0,0,1,1,1,0,0,1,0,Rn,,,,,Rd,,,,,0x2EA1C800,,"//		ARM64Op_ursqrte,                                                	/* 0x2EA1C800	URSQRTE   	 */","//		0x2EA1C800,	/* URSQRTE   	ARM64Op_ursqrte	 */"
915,//,,,FRSQRTE,Vector,,Vector,,0,Q,1,0,1,1,1,0,1,x,1,0,0,0,0,1,1,1,0,1,1,0,Rn,,,,,Rd,,,,,0x2EA1D800,,"//		ARM64Op_frsqrte_Vector,                                         	/* 0x2EA1D800	FRSQRTE   	 */","//		0x2EA1D800,	/* FRSQRTE   	ARM64Op_frsqrte_Vector	 */"
916,//,,,FSQRT,vector,vector,,,0,Q,1,0,1,1,1,0,1,x,1,0,0,0,0,1,1,1,1,1,1,0,Rn,,,,,Rd,,,,,0x2EA1F800,,"//		ARM64Op_fsqrt_vector,                                           	/* 0x2EA1F800	FSQRT     	 */","//		0x2EA1F800,	/* FSQRT     	ARM64Op_fsqrt_vector	 */"
917,//,,AdvSIMD across lanes,,,,,,0,Q,U,0,1,1,1,0,size,,1,1,0,0,0,opcode,,,,,1,0,Rn,,,,,Rd,,,,,,,	/* AdvSIMD across lanes */,	/* AdvSIMD across lanes */
918,//,,,SADDLV,,,,,0,Q,0,0,1,1,1,0,-,-,1,1,0,0,0,0,0,0,1,1,1,0,Rn,,,,,Rd,,,,,0x0E303800,,"//		ARM64Op_saddlv,                                                 	/* 0x0E303800	SADDLV    	 */","//		0x0E303800,	/* SADDLV    	ARM64Op_saddlv	 */"
919,//,,,SMAXV,,,,,0,Q,0,0,1,1,1,0,-,-,1,1,0,0,0,0,1,0,1,0,1,0,Rn,,,,,Rd,,,,,0x0E30A800,,"//		ARM64Op_smaxv,                                                  	/* 0x0E30A800	SMAXV     	 */","//		0x0E30A800,	/* SMAXV     	ARM64Op_smaxv	 */"
920,//,,,SMINV,,,,,0,Q,0,0,1,1,1,0,-,-,1,1,0,0,0,1,1,0,1,0,1,0,Rn,,,,,Rd,,,,,0x0E31A800,,"//		ARM64Op_sminv,                                                  	/* 0x0E31A800	SMINV     	 */","//		0x0E31A800,	/* SMINV     	ARM64Op_sminv	 */"
921,//,,,ADDV,,,,,0,Q,0,0,1,1,1,0,-,-,1,1,0,0,0,1,1,0,1,1,1,0,Rn,,,,,Rd,,,,,0x0E31B800,,"//		ARM64Op_addv,                                                   	/* 0x0E31B800	ADDV      	 */","//		0x0E31B800,	/* ADDV      	ARM64Op_addv	 */"
922,//,,,UADDLV,,,,,0,Q,1,0,1,1,1,0,-,-,1,1,0,0,0,0,0,0,1,1,1,0,Rn,,,,,Rd,,,,,0x2E303800,,"//		ARM64Op_uaddlv,                                                 	/* 0x2E303800	UADDLV    	 */","//		0x2E303800,	/* UADDLV    	ARM64Op_uaddlv	 */"
923,//,,,UMAXV,,,,,0,Q,1,0,1,1,1,0,-,-,1,1,0,0,0,0,1,0,1,0,1,0,Rn,,,,,Rd,,,,,0x2E30A800,,"//		ARM64Op_umaxv,                                                  	/* 0x2E30A800	UMAXV     	 */","//		0x2E30A800,	/* UMAXV     	ARM64Op_umaxv	 */"
924,//,,,UMINV,,,,,0,Q,1,0,1,1,1,0,-,-,1,1,0,0,0,1,1,0,1,0,1,0,Rn,,,,,Rd,,,,,0x2E31A800,,"//		ARM64Op_uminv,                                                  	/* 0x2E31A800	UMINV     	 */","//		0x2E31A800,	/* UMINV     	ARM64Op_uminv	 */"
925,//,,,FMAXNMV,,,,,0,Q,1,0,1,1,1,0,0,x,1,1,0,0,0,0,1,1,0,0,1,0,Rn,,,,,Rd,,,,,0x2E30C800,,"//		ARM64Op_fmaxnmv,                                                	/* 0x2E30C800	FMAXNMV   	 */","//		0x2E30C800,	/* FMAXNMV   	ARM64Op_fmaxnmv	 */"
926,//,,,FMAXV,,,,,0,Q,1,0,1,1,1,0,0,x,1,1,0,0,0,0,1,1,1,1,1,0,Rn,,,,,Rd,,,,,0x2E30F800,,"//		ARM64Op_fmaxv,                                                  	/* 0x2E30F800	FMAXV     	 */","//		0x2E30F800,	/* FMAXV     	ARM64Op_fmaxv	 */"
927,//,,,FMINNMV,,,,,0,Q,1,0,1,1,1,0,1,x,1,1,0,0,0,0,1,1,0,0,1,0,Rn,,,,,Rd,,,,,0x2EB0C800,,"//		ARM64Op_fminnmv,                                                	/* 0x2EB0C800	FMINNMV   	 */","//		0x2EB0C800,	/* FMINNMV   	ARM64Op_fminnmv	 */"
928,//,,,FMINV,,,,,0,Q,1,0,1,1,1,0,1,x,1,1,0,0,0,0,1,1,1,1,1,0,Rn,,,,,Rd,,,,,0x2EB0F800,,"//		ARM64Op_fminv,                                                  	/* 0x2EB0F800	FMINV     	 */","//		0x2EB0F800,	/* FMINV     	ARM64Op_fminv	 */"
929,//,,AdvSIMD copy,,,,,,0,Q,op,0,1,1,1,0,0,0,0,imm5,,,,,0,imm4,,,,1,Rn,,,,,Rd,,,,,,,	/* AdvSIMD copy */,	/* AdvSIMD copy */
930,//,,,DUP,element_Vector,element,Vector,,0,-,0,0,1,1,1,0,0,0,0,-,-,-,-,-,0,0,0,0,0,1,Rn,,,,,Rd,,,,,0x0E000400,,"//		ARM64Op_dup_element_Vector,                                     	/* 0x0E000400	DUP       	 */","//		0x0E000400,	/* DUP       	ARM64Op_dup_element_Vector	 */"
931,//,,,DUP,general,general,,,0,-,0,0,1,1,1,0,0,0,0,-,-,-,-,-,0,0,0,0,1,1,Rn,,,,,Rd,,,,,0x0E000C00,,"//		ARM64Op_dup_general,                                            	/* 0x0E000C00	DUP       	 */","//		0x0E000C00,	/* DUP       	ARM64Op_dup_general	 */"
932,//,,,SMOV,32_bit,,32_bit,,0,0,0,0,1,1,1,0,0,0,0,-,-,-,-,-,0,0,1,0,1,1,Rn,,,,,Rd,,,,,0x0E002C00,,"//		ARM64Op_smov_32_bit,                                            	/* 0x0E002C00	SMOV      	 */","//		0x0E002C00,	/* SMOV      	ARM64Op_smov_32_bit	 */"
933,//,,,UMOV,32_bit,,32_bit,,0,0,0,0,1,1,1,0,0,0,0,-,-,-,-,-,0,0,1,1,1,1,Rn,,,,,Rd,,,,,0x0E003C00,,"//		ARM64Op_umov_32_bit,                                            	/* 0x0E003C00	UMOV      	 */","//		0x0E003C00,	/* UMOV      	ARM64Op_umov_32_bit	 */"
934,//,,,INS,general,general,,,0,1,0,0,1,1,1,0,0,0,0,-,-,-,-,-,0,0,0,1,1,1,Rn,,,,,Rd,,,,,0x4E001C00,,"//		ARM64Op_ins_general,                                            	/* 0x4E001C00	INS       	 */","//		0x4E001C00,	/* INS       	ARM64Op_ins_general	 */"
935,//,,,SMOV,64_bit,,64_bit,,0,1,0,0,1,1,1,0,0,0,0,-,-,-,-,-,0,0,1,0,1,1,Rn,,,,,Rd,,,,,0x4E002C00,,"//		ARM64Op_smov_64_bit,                                            	/* 0x4E002C00	SMOV      	 */","//		0x4E002C00,	/* SMOV      	ARM64Op_smov_64_bit	 */"
936,//,,,UMOV,64_bit,,64_bit,,0,1,0,0,1,1,1,0,0,0,0,-,-,-,-,-,0,0,1,1,1,1,Rn,,,,,Rd,,,,,0x4E003C00,,"//		ARM64Op_umov_64_bit,                                            	/* 0x4E003C00	UMOV      	 */","//		0x4E003C00,	/* UMOV      	ARM64Op_umov_64_bit	 */"
937,//,,,INS,element,element,,,0,1,1,0,1,1,1,0,0,0,0,-,-,-,-,-,0,-,-,-,-,1,Rn,,,,,Rd,,,,,0x6E000400,,"//		ARM64Op_ins_element,                                            	/* 0x6E000400	INS       	 */","//		0x6E000400,	/* INS       	ARM64Op_ins_element	 */"
938,//,,AdvSIMD vector x indexed element,,,,,,0,Q,U,0,1,1,1,1,size,,L,M,Rm,,,,opcode,,,,H,0,Rn,,,,,Rd,,,,,,,	/* AdvSIMD vector x indexed element */,	/* AdvSIMD vector x indexed element */
939,//,,,SMLAL,by_element,by_element,,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,0,0,1,0,H,0,Rn,,,,,Rd,,,,,0x0F002000,,"//		ARM64Op_smlal_by_element,                                       	/* 0x0F002000	SMLAL     	 */","//		0x0F002000,	/* SMLAL     	ARM64Op_smlal_by_element	 */"
940,//,,,SMLAL2,by_element,by_element,,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,0,0,1,0,H,0,Rn,,,,,Rd,,,,,0x0F002000,,"//		ARM64Op_smlal2_by_element,                                      	/* 0x0F002000	SMLAL2    	 */","//		0x0F002000,	/* SMLAL2    	ARM64Op_smlal2_by_element	 */"
941,//,,,SQDMLAL,by_element_Vector,by_element,Vector,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,0,0,1,1,H,0,Rn,,,,,Rd,,,,,0x0F003000,,"//		ARM64Op_sqdmlal_by_element_Vector,                              	/* 0x0F003000	SQDMLAL   	 */","//		0x0F003000,	/* SQDMLAL   	ARM64Op_sqdmlal_by_element_Vector	 */"
942,//,,,SQDMLAL2,by_element_Vector,by_element,Vector,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,0,0,1,1,H,0,Rn,,,,,Rd,,,,,0x0F003000,,"//		ARM64Op_sqdmlal2_by_element_Vector,                             	/* 0x0F003000	SQDMLAL2  	 */","//		0x0F003000,	/* SQDMLAL2  	ARM64Op_sqdmlal2_by_element_Vector	 */"
943,//,,,SMLSL,by_element,by_element,,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,0,1,1,0,H,0,Rn,,,,,Rd,,,,,0x0F006000,,"//		ARM64Op_smlsl_by_element,                                       	/* 0x0F006000	SMLSL     	 */","//		0x0F006000,	/* SMLSL     	ARM64Op_smlsl_by_element	 */"
944,//,,,SMLSL2,by_element,by_element,,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,0,1,1,0,H,0,Rn,,,,,Rd,,,,,0x0F006000,,"//		ARM64Op_smlsl2_by_element,                                      	/* 0x0F006000	SMLSL2    	 */","//		0x0F006000,	/* SMLSL2    	ARM64Op_smlsl2_by_element	 */"
945,//,,,SQDMLSL,by_element_Vector,by_element,Vector,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,0,1,1,1,H,0,Rn,,,,,Rd,,,,,0x0F007000,,"//		ARM64Op_sqdmlsl_by_element_Vector,                              	/* 0x0F007000	SQDMLSL   	 */","//		0x0F007000,	/* SQDMLSL   	ARM64Op_sqdmlsl_by_element_Vector	 */"
946,//,,,SQDMLSL2,by_element_Vector,by_element,Vector,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,0,1,1,1,H,0,Rn,,,,,Rd,,,,,0x0F007000,,"//		ARM64Op_sqdmlsl2_by_element_Vector,                             	/* 0x0F007000	SQDMLSL2  	 */","//		0x0F007000,	/* SQDMLSL2  	ARM64Op_sqdmlsl2_by_element_Vector	 */"
947,//,,,MUL,by_element,by_element,,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,1,0,0,0,H,0,Rn,,,,,Rd,,,,,0x0F008000,,"//		ARM64Op_mul_by_element,                                         	/* 0x0F008000	MUL       	 */","//		0x0F008000,	/* MUL       	ARM64Op_mul_by_element	 */"
948,//,,,SMULL,by_element,by_element,,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,1,0,1,0,H,0,Rn,,,,,Rd,,,,,0x0F00A000,,"//		ARM64Op_smull_by_element,                                       	/* 0x0F00A000	SMULL     	 */","//		0x0F00A000,	/* SMULL     	ARM64Op_smull_by_element	 */"
949,//,,,SMULL2,by_element,by_element,,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,1,0,1,0,H,0,Rn,,,,,Rd,,,,,0x0F00A000,,"//		ARM64Op_smull2_by_element,                                      	/* 0x0F00A000	SMULL2    	 */","//		0x0F00A000,	/* SMULL2    	ARM64Op_smull2_by_element	 */"
950,//,,,SQDMULL,by_element_Vector,by_element,Vector,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,1,0,1,1,H,0,Rn,,,,,Rd,,,,,0x0F00B000,,"//		ARM64Op_sqdmull_by_element_Vector,                              	/* 0x0F00B000	SQDMULL   	 */","//		0x0F00B000,	/* SQDMULL   	ARM64Op_sqdmull_by_element_Vector	 */"
951,//,,,SQDMULL2,by_element_Vector,by_element,Vector,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,1,0,1,1,H,0,Rn,,,,,Rd,,,,,0x0F00B000,,"//		ARM64Op_sqdmull2_by_element_Vector,                             	/* 0x0F00B000	SQDMULL2  	 */","//		0x0F00B000,	/* SQDMULL2  	ARM64Op_sqdmull2_by_element_Vector	 */"
952,//,,,SQDMULH,by_element_Vector,by_element,Vector,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,1,1,0,0,H,0,Rn,,,,,Rd,,,,,0x0F00C000,,"//		ARM64Op_sqdmulh_by_element_Vector,                              	/* 0x0F00C000	SQDMULH   	 */","//		0x0F00C000,	/* SQDMULH   	ARM64Op_sqdmulh_by_element_Vector	 */"
953,//,,,SQRDMULH,by_element_Vector,by_element,Vector,,0,Q,0,0,1,1,1,1,-,-,L,M,Rm,,,,1,1,0,1,H,0,Rn,,,,,Rd,,,,,0x0F00D000,,"//		ARM64Op_sqrdmulh_by_element_Vector,                             	/* 0x0F00D000	SQRDMULH  	 */","//		0x0F00D000,	/* SQRDMULH  	ARM64Op_sqrdmulh_by_element_Vector	 */"
954,//,,,FMLA,by_element_Vector,by_element,Vector,,0,Q,0,0,1,1,1,1,1,x,L,M,Rm,,,,0,0,0,1,H,0,Rn,,,,,Rd,,,,,0x0F801000,,"//		ARM64Op_fmla_by_element_Vector,                                 	/* 0x0F801000	FMLA      	 */","//		0x0F801000,	/* FMLA      	ARM64Op_fmla_by_element_Vector	 */"
955,//,,,FMLS,by_element_Vector,by_element,Vector,,0,Q,0,0,1,1,1,1,1,x,L,M,Rm,,,,0,1,0,1,H,0,Rn,,,,,Rd,,,,,0x0F805000,,"//		ARM64Op_fmls_by_element_Vector,                                 	/* 0x0F805000	FMLS      	 */","//		0x0F805000,	/* FMLS      	ARM64Op_fmls_by_element_Vector	 */"
956,//,,,FMUL,by_element_Vector,by_element,Vector,,0,Q,0,0,1,1,1,1,1,x,L,M,Rm,,,,1,0,0,1,H,0,Rn,,,,,Rd,,,,,0x0F809000,,"//		ARM64Op_fmul_by_element_Vector,                                 	/* 0x0F809000	FMUL      	 */","//		0x0F809000,	/* FMUL      	ARM64Op_fmul_by_element_Vector	 */"
957,//,,,MLA,by_element,by_element,,,0,Q,1,0,1,1,1,1,-,-,L,M,Rm,,,,0,0,0,0,H,0,Rn,,,,,Rd,,,,,0x2F000000,,"//		ARM64Op_mla_by_element,                                         	/* 0x2F000000	MLA       	 */","//		0x2F000000,	/* MLA       	ARM64Op_mla_by_element	 */"
958,//,,,UMLAL,by_element,by_element,,,0,Q,1,0,1,1,1,1,-,-,L,M,Rm,,,,0,0,1,0,H,0,Rn,,,,,Rd,,,,,0x2F002000,,"//		ARM64Op_umlal_by_element,                                       	/* 0x2F002000	UMLAL     	 */","//		0x2F002000,	/* UMLAL     	ARM64Op_umlal_by_element	 */"
959,//,,,UMLAL2,by_element,by_element,,,0,Q,1,0,1,1,1,1,-,-,L,M,Rm,,,,0,0,1,0,H,0,Rn,,,,,Rd,,,,,0x2F002000,,"//		ARM64Op_umlal2_by_element,                                      	/* 0x2F002000	UMLAL2    	 */","//		0x2F002000,	/* UMLAL2    	ARM64Op_umlal2_by_element	 */"
960,//,,,MLS,by_element,by_element,,,0,Q,1,0,1,1,1,1,-,-,L,M,Rm,,,,0,1,0,0,H,0,Rn,,,,,Rd,,,,,0x2F004000,,"//		ARM64Op_mls_by_element,                                         	/* 0x2F004000	MLS       	 */","//		0x2F004000,	/* MLS       	ARM64Op_mls_by_element	 */"
961,//,,,UMLSL,by_element,by_element,,,0,Q,1,0,1,1,1,1,-,-,L,M,Rm,,,,0,1,1,0,H,0,Rn,,,,,Rd,,,,,0x2F006000,,"//		ARM64Op_umlsl_by_element,                                       	/* 0x2F006000	UMLSL     	 */","//		0x2F006000,	/* UMLSL     	ARM64Op_umlsl_by_element	 */"
962,//,,,UMLSL2,by_element,by_element,,,0,Q,1,0,1,1,1,1,-,-,L,M,Rm,,,,0,1,1,0,H,0,Rn,,,,,Rd,,,,,0x2F006000,,"//		ARM64Op_umlsl2_by_element,                                      	/* 0x2F006000	UMLSL2    	 */","//		0x2F006000,	/* UMLSL2    	ARM64Op_umlsl2_by_element	 */"
963,//,,,UMULL,by_element,by_element,,,0,Q,1,0,1,1,1,1,-,-,L,M,Rm,,,,1,0,1,0,H,0,Rn,,,,,Rd,,,,,0x2F00A000,,"//		ARM64Op_umull_by_element,                                       	/* 0x2F00A000	UMULL     	 */","//		0x2F00A000,	/* UMULL     	ARM64Op_umull_by_element	 */"
964,//,,,UMULL2,by_element,by_element,,,0,Q,1,0,1,1,1,1,-,-,L,M,Rm,,,,1,0,1,0,H,0,Rn,,,,,Rd,,,,,0x2F00A000,,"//		ARM64Op_umull2_by_element,                                      	/* 0x2F00A000	UMULL2    	 */","//		0x2F00A000,	/* UMULL2    	ARM64Op_umull2_by_element	 */"
965,//,,,FMULX,by_element_Vector,by_element,Vector,,0,Q,1,0,1,1,1,1,1,x,L,M,Rm,,,,1,0,0,1,H,0,Rn,,,,,Rd,,,,,0x2F809000,,"//		ARM64Op_fmulx_by_element_Vector,                                	/* 0x2F809000	FMULX     	 */","//		0x2F809000,	/* FMULX     	ARM64Op_fmulx_by_element_Vector	 */"
966,//,,AdvSIMD modified immediate,,,,,,0,Q,op,0,1,1,1,1,0,0,0,0,0,a,b,c,cmode,,,,o2,1,d,e,f,g,h,Rd,,,,,,,	/* AdvSIMD modified immediate */,	/* AdvSIMD modified immediate */
967,//,,,MOVI,32_bit_shifted_immediate,,32_bit_shifted_immediate,,0,-,0,0,1,1,1,1,0,0,0,0,0,a,b,c,0,x,x,0,0,1,d,e,f,g,h,Rd,,,,,0x0F000400,,"//		ARM64Op_movi_32_bit_shifted_immediate,                          	/* 0x0F000400	MOVI      	 */","//		0x0F000400,	/* MOVI      	ARM64Op_movi_32_bit_shifted_immediate	 */"
968,//,,,ORR,vector_immediate_32_bit,vector_immediate,32_bit,,0,-,0,0,1,1,1,1,0,0,0,0,0,a,b,c,0,x,x,1,0,1,d,e,f,g,h,Rd,,,,,0x0F001400,,"//		ARM64Op_orr_vector_immediate_32_bit,                            	/* 0x0F001400	ORR       	 */","//		0x0F001400,	/* ORR       	ARM64Op_orr_vector_immediate_32_bit	 */"
969,//,,,MOVI,16_bit_shifted_immediate,,16_bit_shifted_immediate,,0,-,0,0,1,1,1,1,0,0,0,0,0,a,b,c,1,0,x,0,0,1,d,e,f,g,h,Rd,,,,,0x0F008400,,"//		ARM64Op_movi_16_bit_shifted_immediate,                          	/* 0x0F008400	MOVI      	 */","//		0x0F008400,	/* MOVI      	ARM64Op_movi_16_bit_shifted_immediate	 */"
970,//,,,ORR,vector_immediate_16_bit,vector_immediate,16_bit,,0,-,0,0,1,1,1,1,0,0,0,0,0,a,b,c,1,0,x,1,0,1,d,e,f,g,h,Rd,,,,,0x0F009400,,"//		ARM64Op_orr_vector_immediate_16_bit,                            	/* 0x0F009400	ORR       	 */","//		0x0F009400,	/* ORR       	ARM64Op_orr_vector_immediate_16_bit	 */"
971,//,,,MOVI,32_bit_shifting_ones,,32_bit_shifting_ones,,0,-,0,0,1,1,1,1,0,0,0,0,0,a,b,c,1,1,0,x,0,1,d,e,f,g,h,Rd,,,,,0x0F00C400,,"//		ARM64Op_movi_32_bit_shifting_ones,                              	/* 0x0F00C400	MOVI      	 */","//		0x0F00C400,	/* MOVI      	ARM64Op_movi_32_bit_shifting_ones	 */"
972,//,,,MOVI,8_bit,,8_bit,,0,-,0,0,1,1,1,1,0,0,0,0,0,a,b,c,1,1,1,0,0,1,d,e,f,g,h,Rd,,,,,0x0F00E400,,"//		ARM64Op_movi_8_bit,                                             	/* 0x0F00E400	MOVI      	 */","//		0x0F00E400,	/* MOVI      	ARM64Op_movi_8_bit	 */"
973,//,,,FMOV,vector_immediate_Single_precision,vector_immediate,Single_precision,,0,-,0,0,1,1,1,1,0,0,0,0,0,a,b,c,1,1,1,1,0,1,d,e,f,g,h,Rd,,,,,0x0F00F400,,"//		ARM64Op_fmov_vector_immediate_Single_precision,                 	/* 0x0F00F400	FMOV      	 */","//		0x0F00F400,	/* FMOV      	ARM64Op_fmov_vector_immediate_Single_precision	 */"
974,//,,,MVNI,32_bit_shifted_immediate,,32_bit_shifted_immediate,,0,-,1,0,1,1,1,1,0,0,0,0,0,a,b,c,0,x,x,0,0,1,d,e,f,g,h,Rd,,,,,0x2F000400,,"//		ARM64Op_mvni_32_bit_shifted_immediate,                          	/* 0x2F000400	MVNI      	 */","//		0x2F000400,	/* MVNI      	ARM64Op_mvni_32_bit_shifted_immediate	 */"
975,//,,,BIC,vector_immediate_32_bit,vector_immediate,32_bit,,0,-,1,0,1,1,1,1,0,0,0,0,0,a,b,c,0,x,x,1,0,1,d,e,f,g,h,Rd,,,,,0x2F001400,,"//		ARM64Op_bic_vector_immediate_32_bit,                            	/* 0x2F001400	BIC       	 */","//		0x2F001400,	/* BIC       	ARM64Op_bic_vector_immediate_32_bit	 */"
976,//,,,MVNI,16_bit_shifted_immediate,,16_bit_shifted_immediate,,0,-,1,0,1,1,1,1,0,0,0,0,0,a,b,c,1,0,x,0,0,1,d,e,f,g,h,Rd,,,,,0x2F008400,,"//		ARM64Op_mvni_16_bit_shifted_immediate,                          	/* 0x2F008400	MVNI      	 */","//		0x2F008400,	/* MVNI      	ARM64Op_mvni_16_bit_shifted_immediate	 */"
977,//,,,BIC,vector_immediate_16_bit,vector_immediate,16_bit,,0,-,1,0,1,1,1,1,0,0,0,0,0,a,b,c,1,0,x,1,0,1,d,e,f,g,h,Rd,,,,,0x2F009400,,"//		ARM64Op_bic_vector_immediate_16_bit,                            	/* 0x2F009400	BIC       	 */","//		0x2F009400,	/* BIC       	ARM64Op_bic_vector_immediate_16_bit	 */"
978,//,,,MVNI,32_bit_shifting_ones,,32_bit_shifting_ones,,0,-,1,0,1,1,1,1,0,0,0,0,0,a,b,c,1,1,0,x,0,1,d,e,f,g,h,Rd,,,,,0x2F00C400,,"//		ARM64Op_mvni_32_bit_shifting_ones,                              	/* 0x2F00C400	MVNI      	 */","//		0x2F00C400,	/* MVNI      	ARM64Op_mvni_32_bit_shifting_ones	 */"
979,//,,,MOVI,64_bit_scalar,,64_bit_scalar,,0,0,1,0,1,1,1,1,0,0,0,0,0,a,b,c,1,1,1,0,0,1,d,e,f,g,h,Rd,,,,,0x2F00E400,,"//		ARM64Op_movi_64_bit_scalar,                                     	/* 0x2F00E400	MOVI      	 */","//		0x2F00E400,	/* MOVI      	ARM64Op_movi_64_bit_scalar	 */"
980,//,,,MOVI,64_bit_vector,,64_bit_vector,,0,1,1,0,1,1,1,1,0,0,0,0,0,a,b,c,1,1,1,0,0,1,d,e,f,g,h,Rd,,,,,0x6F00E400,,"//		ARM64Op_movi_64_bit_vector,                                     	/* 0x6F00E400	MOVI      	 */","//		0x6F00E400,	/* MOVI      	ARM64Op_movi_64_bit_vector	 */"
981,//,,,FMOV,vector_immediate_Double_precision,vector_immediate,Double_precision,,0,1,1,0,1,1,1,1,0,0,0,0,0,a,b,c,1,1,1,1,0,1,d,e,f,g,h,Rd,,,,,0x6F00F400,,"//		ARM64Op_fmov_vector_immediate_Double_precision,                 	/* 0x6F00F400	FMOV      	 */","//		0x6F00F400,	/* FMOV      	ARM64Op_fmov_vector_immediate_Double_precision	 */"
982,//,,AdvSIMD shift by immediate,,,,,,0,Q,U,0,1,1,1,1,0,immh,,,,immb,,,opcode,,,,,1,Rn,,,,,Rd,,,,,,,	/* AdvSIMD shift by immediate */,	/* AdvSIMD shift by immediate */
983,//,,,SSHR,Vector,,Vector,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,0,0,0,0,0,1,Rn,,,,,Rd,,,,,0x0F000400,,"//		ARM64Op_sshr_Vector,                                            	/* 0x0F000400	SSHR      	 */","//		0x0F000400,	/* SSHR      	ARM64Op_sshr_Vector	 */"
984,//,,,SSRA,Vector,,Vector,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,0,0,0,1,0,1,Rn,,,,,Rd,,,,,0x0F001400,,"//		ARM64Op_ssra_Vector,                                            	/* 0x0F001400	SSRA      	 */","//		0x0F001400,	/* SSRA      	ARM64Op_ssra_Vector	 */"
985,//,,,SRSHR,Vector,,Vector,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,0,0,1,0,0,1,Rn,,,,,Rd,,,,,0x0F002400,,"//		ARM64Op_srshr_Vector,                                           	/* 0x0F002400	SRSHR     	 */","//		0x0F002400,	/* SRSHR     	ARM64Op_srshr_Vector	 */"
986,//,,,SRSRA,Vector,,Vector,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,0,0,1,1,0,1,Rn,,,,,Rd,,,,,0x0F003400,,"//		ARM64Op_srsra_Vector,                                           	/* 0x0F003400	SRSRA     	 */","//		0x0F003400,	/* SRSRA     	ARM64Op_srsra_Vector	 */"
987,//,,,SHL,Vector,,Vector,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,0,1,0,1,0,1,Rn,,,,,Rd,,,,,0x0F005400,,"//		ARM64Op_shl_Vector,                                             	/* 0x0F005400	SHL       	 */","//		0x0F005400,	/* SHL       	ARM64Op_shl_Vector	 */"
988,//,,,SQSHL,immediate_Vector,immediate,Vector,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,0,1,1,1,0,1,Rn,,,,,Rd,,,,,0x0F007400,,"//		ARM64Op_sqshl_immediate_Vector,                                 	/* 0x0F007400	SQSHL     	 */","//		0x0F007400,	/* SQSHL     	ARM64Op_sqshl_immediate_Vector	 */"
989,//,,,SHRN,,,,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,0,0,1,Rn,,,,,Rd,,,,,0x0F008400,,"//		ARM64Op_shrn,                                                   	/* 0x0F008400	SHRN      	 */","//		0x0F008400,	/* SHRN      	ARM64Op_shrn	 */"
990,//,,,SHRN2,,,,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,0,0,1,Rn,,,,,Rd,,,,,0x0F008400,,"//		ARM64Op_shrn2,                                                  	/* 0x0F008400	SHRN2     	 */","//		0x0F008400,	/* SHRN2     	ARM64Op_shrn2	 */"
991,//,,,RSHRN,,,,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,0,1,1,Rn,,,,,Rd,,,,,0x0F008C00,,"//		ARM64Op_rshrn,                                                  	/* 0x0F008C00	RSHRN     	 */","//		0x0F008C00,	/* RSHRN     	ARM64Op_rshrn	 */"
992,//,,,RSHRN2,,,,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,0,1,1,Rn,,,,,Rd,,,,,0x0F008C00,,"//		ARM64Op_rshrn2,                                                 	/* 0x0F008C00	RSHRN2    	 */","//		0x0F008C00,	/* RSHRN2    	ARM64Op_rshrn2	 */"
993,//,,,SQSHRN,Vector,,Vector,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,1,0,1,Rn,,,,,Rd,,,,,0x0F009400,,"//		ARM64Op_sqshrn_Vector,                                          	/* 0x0F009400	SQSHRN    	 */","//		0x0F009400,	/* SQSHRN    	ARM64Op_sqshrn_Vector	 */"
994,//,,,SQSHRN2,Vector,,Vector,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,1,0,1,Rn,,,,,Rd,,,,,0x0F009400,,"//		ARM64Op_sqshrn2_Vector,                                         	/* 0x0F009400	SQSHRN2   	 */","//		0x0F009400,	/* SQSHRN2   	ARM64Op_sqshrn2_Vector	 */"
995,//,,,SQRSHRN,Vector,,Vector,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,1,1,1,Rn,,,,,Rd,,,,,0x0F009C00,,"//		ARM64Op_sqrshrn_Vector,                                         	/* 0x0F009C00	SQRSHRN   	 */","//		0x0F009C00,	/* SQRSHRN   	ARM64Op_sqrshrn_Vector	 */"
996,//,,,SQRSHRN2,Vector,,Vector,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,1,1,1,Rn,,,,,Rd,,,,,0x0F009C00,,"//		ARM64Op_sqrshrn2_Vector,                                        	/* 0x0F009C00	SQRSHRN2  	 */","//		0x0F009C00,	/* SQRSHRN2  	ARM64Op_sqrshrn2_Vector	 */"
997,//,,,SSHLL,,,,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,1,0,1,0,0,1,Rn,,,,,Rd,,,,,0x0F00A400,,"//		ARM64Op_sshll,                                                  	/* 0x0F00A400	SSHLL     	 */","//		0x0F00A400,	/* SSHLL     	ARM64Op_sshll	 */"
998,//,,,SSHLL2,,,,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,1,0,1,0,0,1,Rn,,,,,Rd,,,,,0x0F00A400,,"//		ARM64Op_sshll2,                                                 	/* 0x0F00A400	SSHLL2    	 */","//		0x0F00A400,	/* SSHLL2    	ARM64Op_sshll2	 */"
999,//,,,SCVTF,vector_fixed_point_Vector,vector_fixed_point,Vector,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,1,1,1,0,0,1,Rn,,,,,Rd,,,,,0x0F00E400,,"//		ARM64Op_scvtf_vector_fixed_point_Vector,                        	/* 0x0F00E400	SCVTF     	 */","//		0x0F00E400,	/* SCVTF     	ARM64Op_scvtf_vector_fixed_point_Vector	 */"
1000,//,,,FCVTZS,vector_fixed_point_Vector,vector_fixed_point,Vector,,0,Q,0,0,1,1,1,1,0,immh,,,,immb,,,1,1,1,1,1,1,Rn,,,,,Rd,,,,,0x0F00FC00,,"//		ARM64Op_fcvtzs_vector_fixed_point_Vector,                       	/* 0x0F00FC00	FCVTZS    	 */","//		0x0F00FC00,	/* FCVTZS    	ARM64Op_fcvtzs_vector_fixed_point_Vector	 */"
1001,//,,,USHR,Vector,,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,0,0,0,0,0,1,Rn,,,,,Rd,,,,,0x2F000400,,"//		ARM64Op_ushr_Vector,                                            	/* 0x2F000400	USHR      	 */","//		0x2F000400,	/* USHR      	ARM64Op_ushr_Vector	 */"
1002,//,,,USRA,Vector,,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,0,0,0,1,0,1,Rn,,,,,Rd,,,,,0x2F001400,,"//		ARM64Op_usra_Vector,                                            	/* 0x2F001400	USRA      	 */","//		0x2F001400,	/* USRA      	ARM64Op_usra_Vector	 */"
1003,//,,,URSHR,Vector,,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,0,0,1,0,0,1,Rn,,,,,Rd,,,,,0x2F002400,,"//		ARM64Op_urshr_Vector,                                           	/* 0x2F002400	URSHR     	 */","//		0x2F002400,	/* URSHR     	ARM64Op_urshr_Vector	 */"
1004,//,,,URSRA,Vector,,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,0,0,1,1,0,1,Rn,,,,,Rd,,,,,0x2F003400,,"//		ARM64Op_ursra_Vector,                                           	/* 0x2F003400	URSRA     	 */","//		0x2F003400,	/* URSRA     	ARM64Op_ursra_Vector	 */"
1005,//,,,SRI,Vector,,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,0,1,0,0,0,1,Rn,,,,,Rd,,,,,0x2F004400,,"//		ARM64Op_sri_Vector,                                             	/* 0x2F004400	SRI       	 */","//		0x2F004400,	/* SRI       	ARM64Op_sri_Vector	 */"
1006,//,,,SLI,Vector,,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,0,1,0,1,0,1,Rn,,,,,Rd,,,,,0x2F005400,,"//		ARM64Op_sli_Vector,                                             	/* 0x2F005400	SLI       	 */","//		0x2F005400,	/* SLI       	ARM64Op_sli_Vector	 */"
1007,//,,,SQSHLU,Vector,,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,0,1,1,0,0,1,Rn,,,,,Rd,,,,,0x2F006400,,"//		ARM64Op_sqshlu_Vector,                                          	/* 0x2F006400	SQSHLU    	 */","//		0x2F006400,	/* SQSHLU    	ARM64Op_sqshlu_Vector	 */"
1008,//,,,UQSHL,immediate_Vector,immediate,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,0,1,1,1,0,1,Rn,,,,,Rd,,,,,0x2F007400,,"//		ARM64Op_uqshl_immediate_Vector,                                 	/* 0x2F007400	UQSHL     	 */","//		0x2F007400,	/* UQSHL     	ARM64Op_uqshl_immediate_Vector	 */"
1009,//,,,SQSHRUN,Vector,,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,0,0,1,Rn,,,,,Rd,,,,,0x2F008400,,"//		ARM64Op_sqshrun_Vector,                                         	/* 0x2F008400	SQSHRUN   	 */","//		0x2F008400,	/* SQSHRUN   	ARM64Op_sqshrun_Vector	 */"
1010,//,,,SQSHRUN2,Vector,,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,0,0,1,Rn,,,,,Rd,,,,,0x2F008400,,"//		ARM64Op_sqshrun2_Vector,                                        	/* 0x2F008400	SQSHRUN2  	 */","//		0x2F008400,	/* SQSHRUN2  	ARM64Op_sqshrun2_Vector	 */"
1011,//,,,SQRSHRUN,Vector,,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,0,1,1,Rn,,,,,Rd,,,,,0x2F008C00,,"//		ARM64Op_sqrshrun_Vector,                                        	/* 0x2F008C00	SQRSHRUN  	 */","//		0x2F008C00,	/* SQRSHRUN  	ARM64Op_sqrshrun_Vector	 */"
1012,//,,,SQRSHRUN2,Vector,,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,0,1,1,Rn,,,,,Rd,,,,,0x2F008C00,,"//		ARM64Op_sqrshrun2_Vector,                                       	/* 0x2F008C00	SQRSHRUN2 	 */","//		0x2F008C00,	/* SQRSHRUN2 	ARM64Op_sqrshrun2_Vector	 */"
1013,//,,,UQSHRN,Vector,,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,1,0,1,Rn,,,,,Rd,,,,,0x2F009400,,"//		ARM64Op_uqshrn_Vector,                                          	/* 0x2F009400	UQSHRN    	 */","//		0x2F009400,	/* UQSHRN    	ARM64Op_uqshrn_Vector	 */"
1014,//,,,UQRSHRN,Vector,,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,1,1,1,Rn,,,,,Rd,,,,,0x2F009C00,,"//		ARM64Op_uqrshrn_Vector,                                         	/* 0x2F009C00	UQRSHRN   	 */","//		0x2F009C00,	/* UQRSHRN   	ARM64Op_uqrshrn_Vector	 */"
1015,//,,,UQRSHRN2,Vector,,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,1,0,0,1,1,1,Rn,,,,,Rd,,,,,0x2F009C00,,"//		ARM64Op_uqrshrn2_Vector,                                        	/* 0x2F009C00	UQRSHRN2  	 */","//		0x2F009C00,	/* UQRSHRN2  	ARM64Op_uqrshrn2_Vector	 */"
1016,//,,,USHLL,,,,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,1,0,1,0,0,1,Rn,,,,,Rd,,,,,0x2F00A400,,"//		ARM64Op_ushll,                                                  	/* 0x2F00A400	USHLL     	 */","//		0x2F00A400,	/* USHLL     	ARM64Op_ushll	 */"
1017,//,,,USHLL2,,,,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,1,0,1,0,0,1,Rn,,,,,Rd,,,,,0x2F00A400,,"//		ARM64Op_ushll2,                                                 	/* 0x2F00A400	USHLL2    	 */","//		0x2F00A400,	/* USHLL2    	ARM64Op_ushll2	 */"
1018,//,,,UCVTF,vector_fixed_point_Vector,vector_fixed_point,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,1,1,1,0,0,1,Rn,,,,,Rd,,,,,0x2F00E400,,"//		ARM64Op_ucvtf_vector_fixed_point_Vector,                        	/* 0x2F00E400	UCVTF     	 */","//		0x2F00E400,	/* UCVTF     	ARM64Op_ucvtf_vector_fixed_point_Vector	 */"
1019,//,,,FCVTZU,vector_fixed_point_Vector,vector_fixed_point,Vector,,0,Q,1,0,1,1,1,1,0,immh,,,,immb,,,1,1,1,1,1,1,Rn,,,,,Rd,,,,,0x2F00FC00,,"//		ARM64Op_fcvtzu_vector_fixed_point_Vector,                       	/* 0x2F00FC00	FCVTZU    	 */","//		0x2F00FC00,	/* FCVTZU    	ARM64Op_fcvtzu_vector_fixed_point_Vector	 */"
1020,//,,AdvSIMD TBL/TBX,,,,,,0,Q,0,0,1,1,1,0,op2,,0,Rm,,,,,0,len,,op,0,0,Rn,,,,,Rd,,,,,,,	/* AdvSIMD TBL/TBX */,	/* AdvSIMD TBL/TBX */
1021,//,,,TBL,Single_register_table,,Single_register_table,,0,Q,0,0,1,1,1,0,0,0,0,Rm,,,,,0,0,0,0,0,0,Rn,,,,,Rd,,,,,0x0E000000,,"//		ARM64Op_tbl_Single_register_table,                              	/* 0x0E000000	TBL       	 */","//		0x0E000000,	/* TBL       	ARM64Op_tbl_Single_register_table	 */"
1022,//,,,TBX,Single_register_table,,Single_register_table,,0,Q,0,0,1,1,1,0,0,0,0,Rm,,,,,0,0,0,1,0,0,Rn,,,,,Rd,,,,,0x0E001000,,"//		ARM64Op_tbx_Single_register_table,                              	/* 0x0E001000	TBX       	 */","//		0x0E001000,	/* TBX       	ARM64Op_tbx_Single_register_table	 */"
1023,//,,,TBL,Two_register_table,,Two_register_table,,0,Q,0,0,1,1,1,0,0,0,0,Rm,,,,,0,0,1,0,0,0,Rn,,,,,Rd,,,,,0x0E002000,,"//		ARM64Op_tbl_Two_register_table,                                 	/* 0x0E002000	TBL       	 */","//		0x0E002000,	/* TBL       	ARM64Op_tbl_Two_register_table	 */"
1024,//,,,TBX,Two_register_table,,Two_register_table,,0,Q,0,0,1,1,1,0,0,0,0,Rm,,,,,0,0,1,1,0,0,Rn,,,,,Rd,,,,,0x0E003000,,"//		ARM64Op_tbx_Two_register_table,                                 	/* 0x0E003000	TBX       	 */","//		0x0E003000,	/* TBX       	ARM64Op_tbx_Two_register_table	 */"
1025,//,,,TBL,Three_register_table,,Three_register_table,,0,Q,0,0,1,1,1,0,0,0,0,Rm,,,,,0,1,0,0,0,0,Rn,,,,,Rd,,,,,0x0E004000,,"//		ARM64Op_tbl_Three_register_table,                               	/* 0x0E004000	TBL       	 */","//		0x0E004000,	/* TBL       	ARM64Op_tbl_Three_register_table	 */"
1026,//,,,TBX,Three_register_table,,Three_register_table,,0,Q,0,0,1,1,1,0,0,0,0,Rm,,,,,0,1,0,1,0,0,Rn,,,,,Rd,,,,,0x0E005000,,"//		ARM64Op_tbx_Three_register_table,                               	/* 0x0E005000	TBX       	 */","//		0x0E005000,	/* TBX       	ARM64Op_tbx_Three_register_table	 */"
1027,//,,,TBL,Four_register_table,,Four_register_table,,0,Q,0,0,1,1,1,0,0,0,0,Rm,,,,,0,1,1,0,0,0,Rn,,,,,Rd,,,,,0x0E006000,,"//		ARM64Op_tbl_Four_register_table,                                	/* 0x0E006000	TBL       	 */","//		0x0E006000,	/* TBL       	ARM64Op_tbl_Four_register_table	 */"
1028,//,,,TBX,Four_register_table,,Four_register_table,,0,Q,0,0,1,1,1,0,0,0,0,Rm,,,,,0,1,1,1,0,0,Rn,,,,,Rd,,,,,0x0E007000,,"//		ARM64Op_tbx_Four_register_table,                                	/* 0x0E007000	TBX       	 */","//		0x0E007000,	/* TBX       	ARM64Op_tbx_Four_register_table	 */"
1029,//,,AdvSIMD ZIP/UZP/TRN,,,,,,0,Q,0,0,1,1,1,0,size,,0,Rm,,,,,0,opcode,,,1,0,Rn,,,,,Rd,,,,,,,	/* AdvSIMD ZIP/UZP/TRN */,	/* AdvSIMD ZIP/UZP/TRN */
1030,//,,,UZP1,,,,,0,Q,0,0,1,1,1,0,size,,0,Rm,,,,,0,0,0,1,1,0,Rn,,,,,Rd,,,,,0x0E001800,,"//		ARM64Op_uzp1,                                                   	/* 0x0E001800	UZP1      	 */","//		0x0E001800,	/* UZP1      	ARM64Op_uzp1	 */"
1031,//,,,TRN1,,,,,0,Q,0,0,1,1,1,0,size,,0,Rm,,,,,0,0,1,0,1,0,Rn,,,,,Rd,,,,,0x0E002800,,"//		ARM64Op_trn1,                                                   	/* 0x0E002800	TRN1      	 */","//		0x0E002800,	/* TRN1      	ARM64Op_trn1	 */"
1032,//,,,ZIP1,,,,,0,Q,0,0,1,1,1,0,size,,0,Rm,,,,,0,0,1,1,1,0,Rn,,,,,Rd,,,,,0x0E003800,,"//		ARM64Op_zip1,                                                   	/* 0x0E003800	ZIP1      	 */","//		0x0E003800,	/* ZIP1      	ARM64Op_zip1	 */"
1033,//,,,UZP2,,,,,0,Q,0,0,1,1,1,0,size,,0,Rm,,,,,0,1,0,1,1,0,Rn,,,,,Rd,,,,,0x0E005800,,"//		ARM64Op_uzp2,                                                   	/* 0x0E005800	UZP2      	 */","//		0x0E005800,	/* UZP2      	ARM64Op_uzp2	 */"
1034,//,,,TRN2,,,,,0,Q,0,0,1,1,1,0,size,,0,Rm,,,,,0,1,1,0,1,0,Rn,,,,,Rd,,,,,0x0E006800,,"//		ARM64Op_trn2,                                                   	/* 0x0E006800	TRN2      	 */","//		0x0E006800,	/* TRN2      	ARM64Op_trn2	 */"
1035,//,,,ZIP2,,,,,0,Q,0,0,1,1,1,0,size,,0,Rm,,,,,0,1,1,1,1,0,Rn,,,,,Rd,,,,,0x0E007800,,"//		ARM64Op_zip2,                                                   	/* 0x0E007800	ZIP2      	 */","//		0x0E007800,	/* ZIP2      	ARM64Op_zip2	 */"
1036,//,,AdvSIMD EXT,,,,,,0,Q,1,0,1,1,1,0,op2,,0,Rm,,,,,0,imm4,,,,0,Rn,,,,,Rd,,,,,,,	/* AdvSIMD EXT */,	/* AdvSIMD EXT */
1037,//,,,EXT,,,,,0,Q,1,0,1,1,1,0,0,0,0,Rm,,,,,0,imm4,,,,0,Rn,,,,,Rd,,,,,0x2E000000,,"//		ARM64Op_ext,                                                    	/* 0x2E000000	EXT       	 */","//		0x2E000000,	/* EXT       	ARM64Op_ext	 */"
1038,//,Loads and stores,,,,,,,,,,,1,,0,,,,,,,,,,,,,,,,,,,,,,,,,,,,/* Loads and stores */,/* Loads and stores */
1039,//,,AdvSIMD load/store multiple structures,,,,,,0,Q,0,0,1,1,0,0,0,L,0,0,0,0,0,0,opcode,,,,size,,Rn,,,,,Rt,,,,,,,	/* AdvSIMD load/store multiple structures */,	/* AdvSIMD load/store multiple structures */
1040,//,,,ST4,multiple_structures_No_offset,multiple_structures,No_offset,,0,Q,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,size,,Rn,,,,,Rt,,,,,0x0C000000,,"//		ARM64Op_st4_multiple_structures_No_offset,                      	/* 0x0C000000	ST4       	 */","//		0x0C000000,	/* ST4       	ARM64Op_st4_multiple_structures_No_offset	 */"
1041,//,,,ST1,multiple_structures_Four_registers,multiple_structures,Four_registers,,0,Q,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,size,,Rn,,,,,Rt,,,,,0x0C002000,,"//		ARM64Op_st1_multiple_structures_Four_registers,                 	/* 0x0C002000	ST1       	 */","//		0x0C002000,	/* ST1       	ARM64Op_st1_multiple_structures_Four_registers	 */"
1042,//,,,ST3,multiple_structures_No_offset,multiple_structures,No_offset,,0,Q,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,size,,Rn,,,,,Rt,,,,,0x0C004000,,"//		ARM64Op_st3_multiple_structures_No_offset,                      	/* 0x0C004000	ST3       	 */","//		0x0C004000,	/* ST3       	ARM64Op_st3_multiple_structures_No_offset	 */"
1043,//,,,ST1,multiple_structures_Three_registers,multiple_structures,Three_registers,,0,Q,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,1,1,0,size,,Rn,,,,,Rt,,,,,0x0C006000,,"//		ARM64Op_st1_multiple_structures_Three_registers,                	/* 0x0C006000	ST1       	 */","//		0x0C006000,	/* ST1       	ARM64Op_st1_multiple_structures_Three_registers	 */"
1044,//,,,ST1,multiple_structures_One_register,multiple_structures,One_register,,0,Q,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,1,1,1,size,,Rn,,,,,Rt,,,,,0x0C007000,,"//		ARM64Op_st1_multiple_structures_One_register,                   	/* 0x0C007000	ST1       	 */","//		0x0C007000,	/* ST1       	ARM64Op_st1_multiple_structures_One_register	 */"
1045,//,,,ST2,multiple_structures_No_offset,multiple_structures,No_offset,,0,Q,0,0,1,1,0,0,0,0,0,0,0,0,0,0,1,0,0,0,size,,Rn,,,,,Rt,,,,,0x0C008000,,"//		ARM64Op_st2_multiple_structures_No_offset,                      	/* 0x0C008000	ST2       	 */","//		0x0C008000,	/* ST2       	ARM64Op_st2_multiple_structures_No_offset	 */"
1046,//,,,ST1,multiple_structures_Two_registers,multiple_structures,Two_registers,,0,Q,0,0,1,1,0,0,0,0,0,0,0,0,0,0,1,0,1,0,size,,Rn,,,,,Rt,,,,,0x0C00A000,,"//		ARM64Op_st1_multiple_structures_Two_registers,                  	/* 0x0C00A000	ST1       	 */","//		0x0C00A000,	/* ST1       	ARM64Op_st1_multiple_structures_Two_registers	 */"
1047,//,,,LD4,multiple_structures_No_offset,multiple_structures,No_offset,,0,Q,0,0,1,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,size,,Rn,,,,,Rt,,,,,0x0C400000,,"//		ARM64Op_ld4_multiple_structures_No_offset,                      	/* 0x0C400000	LD4       	 */","//		0x0C400000,	/* LD4       	ARM64Op_ld4_multiple_structures_No_offset	 */"
1048,//,,,LD1,multiple_structures_Four_registers,multiple_structures,Four_registers,,0,Q,0,0,1,1,0,0,0,1,0,0,0,0,0,0,0,0,1,0,size,,Rn,,,,,Rt,,,,,0x0C402000,,"//		ARM64Op_ld1_multiple_structures_Four_registers,                 	/* 0x0C402000	LD1       	 */","//		0x0C402000,	/* LD1       	ARM64Op_ld1_multiple_structures_Four_registers	 */"
1049,//,,,LD3,multiple_structures_No_offset,multiple_structures,No_offset,,0,Q,0,0,1,1,0,0,0,1,0,0,0,0,0,0,0,1,0,0,size,,Rn,,,,,Rt,,,,,0x0C404000,,"//		ARM64Op_ld3_multiple_structures_No_offset,                      	/* 0x0C404000	LD3       	 */","//		0x0C404000,	/* LD3       	ARM64Op_ld3_multiple_structures_No_offset	 */"
1050,//,,,LD1,multiple_structures_Three_registers,multiple_structures,Three_registers,,0,Q,0,0,1,1,0,0,0,1,0,0,0,0,0,0,0,1,1,0,size,,Rn,,,,,Rt,,,,,0x0C406000,,"//		ARM64Op_ld1_multiple_structures_Three_registers,                	/* 0x0C406000	LD1       	 */","//		0x0C406000,	/* LD1       	ARM64Op_ld1_multiple_structures_Three_registers	 */"
1051,//,,,LD1,multiple_structures_One_register,multiple_structures,One_register,,0,Q,0,0,1,1,0,0,0,1,0,0,0,0,0,0,0,1,1,1,size,,Rn,,,,,Rt,,,,,0x0C407000,,"//		ARM64Op_ld1_multiple_structures_One_register,                   	/* 0x0C407000	LD1       	 */","//		0x0C407000,	/* LD1       	ARM64Op_ld1_multiple_structures_One_register	 */"
1052,//,,,LD2,multiple_structures_No_offset,multiple_structures,No_offset,,0,Q,0,0,1,1,0,0,0,1,0,0,0,0,0,0,1,0,0,0,size,,Rn,,,,,Rt,,,,,0x0C408000,,"//		ARM64Op_ld2_multiple_structures_No_offset,                      	/* 0x0C408000	LD2       	 */","//		0x0C408000,	/* LD2       	ARM64Op_ld2_multiple_structures_No_offset	 */"
1053,//,,,LD1,multiple_structures_Two_registers,multiple_structures,Two_registers,,0,Q,0,0,1,1,0,0,0,1,0,0,0,0,0,0,1,0,1,0,size,,Rn,,,,,Rt,,,,,0x0C40A000,,"//		ARM64Op_ld1_multiple_structures_Two_registers,                  	/* 0x0C40A000	LD1       	 */","//		0x0C40A000,	/* LD1       	ARM64Op_ld1_multiple_structures_Two_registers	 */"
1054,//,,AdvSIMD load/store multiple structures (post-indexed),,,,,,0,Q,0,0,1,1,0,0,1,L,0,Rm,,,,,opcode,,,,size,,Rn,,,,,Rt,,,,,,,	/* AdvSIMD load/store multiple structures (post-indexed) */,	/* AdvSIMD load/store multiple structures (post-indexed) */
1055,//,,,ST4,multiple_structures_Register_offset,multiple_structures,Register_offset,Rm != 11111,0,Q,0,0,1,1,0,0,1,0,0,Rm,,,,,0,0,0,0,size,,Rn,,,,,Rt,,,,,0x0C800000,,"//		ARM64Op_st4_multiple_structures_Register_offset,                	/* 0x0C800000	ST4       	Rm != 11111 */","//		0x0C800000,	/* ST4       	ARM64Op_st4_multiple_structures_Register_offset	Rm != 11111 */"
1056,//,,,ST1,multiple_structures_Four_registers_register_offset,multiple_structures,Four_registers_register_offset,Rm != 11111,0,Q,0,0,1,1,0,0,1,0,0,Rm,,,,,0,0,1,0,size,,Rn,,,,,Rt,,,,,0x0C802000,,"//		ARM64Op_st1_multiple_structures_Four_registers_register_offset, 	/* 0x0C802000	ST1       	Rm != 11111 */","//		0x0C802000,	/* ST1       	ARM64Op_st1_multiple_structures_Four_registers_register_offset	Rm != 11111 */"
1057,//,,,ST3,multiple_structures_Register_offset,multiple_structures,Register_offset,Rm != 11111,0,Q,0,0,1,1,0,0,1,0,0,Rm,,,,,0,1,0,0,size,,Rn,,,,,Rt,,,,,0x0C804000,,"//		ARM64Op_st3_multiple_structures_Register_offset,                	/* 0x0C804000	ST3       	Rm != 11111 */","//		0x0C804000,	/* ST3       	ARM64Op_st3_multiple_structures_Register_offset	Rm != 11111 */"
1058,//,,,ST1,multiple_structures_Three_registers_register_offset,multiple_structures,Three_registers_register_offset,Rm != 11111,0,Q,0,0,1,1,0,0,1,0,0,Rm,,,,,0,1,1,0,size,,Rn,,,,,Rt,,,,,0x0C806000,,"//		ARM64Op_st1_multiple_structures_Three_registers_register_offset,	/* 0x0C806000	ST1       	Rm != 11111 */","//		0x0C806000,	/* ST1       	ARM64Op_st1_multiple_structures_Three_registers_register_offset	Rm != 11111 */"
1059,//,,,ST1,multiple_structures_One_register_register_offset,multiple_structures,One_register_register_offset,Rm != 11111,0,Q,0,0,1,1,0,0,1,0,0,Rm,,,,,0,1,1,1,size,,Rn,,,,,Rt,,,,,0x0C807000,,"//		ARM64Op_st1_multiple_structures_One_register_register_offset,   	/* 0x0C807000	ST1       	Rm != 11111 */","//		0x0C807000,	/* ST1       	ARM64Op_st1_multiple_structures_One_register_register_offset	Rm != 11111 */"
1060,//,,,ST2,multiple_structures_Register_offset,multiple_structures,Register_offset,Rm != 11111,0,Q,0,0,1,1,0,0,1,0,0,Rm,,,,,1,0,0,0,size,,Rn,,,,,Rt,,,,,0x0C808000,,"//		ARM64Op_st2_multiple_structures_Register_offset,                	/* 0x0C808000	ST2       	Rm != 11111 */","//		0x0C808000,	/* ST2       	ARM64Op_st2_multiple_structures_Register_offset	Rm != 11111 */"
1061,//,,,ST1,multiple_structures_Two_registers_register_offset,multiple_structures,Two_registers_register_offset,Rm != 11111,0,Q,0,0,1,1,0,0,1,0,0,Rm,,,,,1,0,1,0,size,,Rn,,,,,Rt,,,,,0x0C80A000,,"//		ARM64Op_st1_multiple_structures_Two_registers_register_offset,  	/* 0x0C80A000	ST1       	Rm != 11111 */","//		0x0C80A000,	/* ST1       	ARM64Op_st1_multiple_structures_Two_registers_register_offset	Rm != 11111 */"
1062,//,,,ST4,multiple_structures_Immediate_offset,multiple_structures,Immediate_offset,,0,Q,0,0,1,1,0,0,1,0,0,1,1,1,1,1,0,0,0,0,size,,Rn,,,,,Rt,,,,,0x0C9F0000,,"//		ARM64Op_st4_multiple_structures_Immediate_offset,               	/* 0x0C9F0000	ST4       	 */","//		0x0C9F0000,	/* ST4       	ARM64Op_st4_multiple_structures_Immediate_offset	 */"
1063,//,,,ST1,multiple_structures_Four_registers_immediate_offset,multiple_structures,Four_registers_immediate_offset,,0,Q,0,0,1,1,0,0,1,0,0,1,1,1,1,1,0,0,1,0,size,,Rn,,,,,Rt,,,,,0x0C9F2000,,"//		ARM64Op_st1_multiple_structures_Four_registers_immediate_offset,	/* 0x0C9F2000	ST1       	 */","//		0x0C9F2000,	/* ST1       	ARM64Op_st1_multiple_structures_Four_registers_immediate_offset	 */"
1064,//,,,ST3,multiple_structures_Immediate_offset,multiple_structures,Immediate_offset,,0,Q,0,0,1,1,0,0,1,0,0,1,1,1,1,1,0,1,0,0,size,,Rn,,,,,Rt,,,,,0x0C9F4000,,"//		ARM64Op_st3_multiple_structures_Immediate_offset,               	/* 0x0C9F4000	ST3       	 */","//		0x0C9F4000,	/* ST3       	ARM64Op_st3_multiple_structures_Immediate_offset	 */"
1065,//,,,ST1,multiple_structures_Three_registers_immediate_offset,multiple_structures,Three_registers_immediate_offset,,0,Q,0,0,1,1,0,0,1,0,0,1,1,1,1,1,0,1,1,0,size,,Rn,,,,,Rt,,,,,0x0C9F6000,,//		ARM64Op_st1_multiple_structures_Three_registers_immediate_offset	/* 0x0C9F6000	ST1       	 */,"//		0x0C9F6000,	/* ST1       	ARM64Op_st1_multiple_structures_Three_registers_immediate_offset	 */"
1066,//,,,ST1,multiple_structures_One_register_immediate_offset,multiple_structures,One_register_immediate_offset,,0,Q,0,0,1,1,0,0,1,0,0,1,1,1,1,1,0,1,1,1,size,,Rn,,,,,Rt,,,,,0x0C9F7000,,"//		ARM64Op_st1_multiple_structures_One_register_immediate_offset,  	/* 0x0C9F7000	ST1       	 */","//		0x0C9F7000,	/* ST1       	ARM64Op_st1_multiple_structures_One_register_immediate_offset	 */"
1067,//,,,ST2,multiple_structures_Immediate_offset,multiple_structures,Immediate_offset,,0,Q,0,0,1,1,0,0,1,0,0,1,1,1,1,1,1,0,0,0,size,,Rn,,,,,Rt,,,,,0x0C9F8000,,"//		ARM64Op_st2_multiple_structures_Immediate_offset,               	/* 0x0C9F8000	ST2       	 */","//		0x0C9F8000,	/* ST2       	ARM64Op_st2_multiple_structures_Immediate_offset	 */"
1068,//,,,ST1,multiple_structures_Two_registers_immediate_offset,multiple_structures,Two_registers_immediate_offset,,0,Q,0,0,1,1,0,0,1,0,0,1,1,1,1,1,1,0,1,0,size,,Rn,,,,,Rt,,,,,0x0C9FA000,,"//		ARM64Op_st1_multiple_structures_Two_registers_immediate_offset, 	/* 0x0C9FA000	ST1       	 */","//		0x0C9FA000,	/* ST1       	ARM64Op_st1_multiple_structures_Two_registers_immediate_offset	 */"
1069,//,,,LD4,multiple_structures_Register_offset,multiple_structures,Register_offset,Rm != 11111,0,Q,0,0,1,1,0,0,1,1,0,Rm,,,,,0,0,0,0,size,,Rn,,,,,Rt,,,,,0x0CC00000,,"//		ARM64Op_ld4_multiple_structures_Register_offset,                	/* 0x0CC00000	LD4       	Rm != 11111 */","//		0x0CC00000,	/* LD4       	ARM64Op_ld4_multiple_structures_Register_offset	Rm != 11111 */"
1070,//,,,LD1,multiple_structures_Four_registers_register_offset,multiple_structures,Four_registers_register_offset,Rm != 11111,0,Q,0,0,1,1,0,0,1,1,0,Rm,,,,,0,0,1,0,size,,Rn,,,,,Rt,,,,,0x0CC02000,,"//		ARM64Op_ld1_multiple_structures_Four_registers_register_offset, 	/* 0x0CC02000	LD1       	Rm != 11111 */","//		0x0CC02000,	/* LD1       	ARM64Op_ld1_multiple_structures_Four_registers_register_offset	Rm != 11111 */"
1071,//,,,LD3,multiple_structures_Register_offset,multiple_structures,Register_offset,Rm != 11111,0,Q,0,0,1,1,0,0,1,1,0,Rm,,,,,0,1,0,0,size,,Rn,,,,,Rt,,,,,0x0CC04000,,"//		ARM64Op_ld3_multiple_structures_Register_offset,                	/* 0x0CC04000	LD3       	Rm != 11111 */","//		0x0CC04000,	/* LD3       	ARM64Op_ld3_multiple_structures_Register_offset	Rm != 11111 */"
1072,//,,,LD1,multiple_structures_Three_registers_register_offset,multiple_structures,Three_registers_register_offset,Rm != 11111,0,Q,0,0,1,1,0,0,1,1,0,Rm,,,,,0,1,1,0,size,,Rn,,,,,Rt,,,,,0x0CC06000,,"//		ARM64Op_ld1_multiple_structures_Three_registers_register_offset,	/* 0x0CC06000	LD1       	Rm != 11111 */","//		0x0CC06000,	/* LD1       	ARM64Op_ld1_multiple_structures_Three_registers_register_offset	Rm != 11111 */"
1073,//,,,LD1,multiple_structures_One_register_register_offset,multiple_structures,One_register_register_offset,Rm != 11111,0,Q,0,0,1,1,0,0,1,1,0,Rm,,,,,0,1,1,1,size,,Rn,,,,,Rt,,,,,0x0CC07000,,"//		ARM64Op_ld1_multiple_structures_One_register_register_offset,   	/* 0x0CC07000	LD1       	Rm != 11111 */","//		0x0CC07000,	/* LD1       	ARM64Op_ld1_multiple_structures_One_register_register_offset	Rm != 11111 */"
1074,//,,,LD2,multiple_structures_Register_offset,multiple_structures,Register_offset,Rm != 11111,0,Q,0,0,1,1,0,0,1,1,0,Rm,,,,,1,0,0,0,size,,Rn,,,,,Rt,,,,,0x0CC08000,,"//		ARM64Op_ld2_multiple_structures_Register_offset,                	/* 0x0CC08000	LD2       	Rm != 11111 */","//		0x0CC08000,	/* LD2       	ARM64Op_ld2_multiple_structures_Register_offset	Rm != 11111 */"
1075,//,,,LD1,multiple_structures_Two_registers_register_offset,multiple_structures,Two_registers_register_offset,Rm != 11111,0,Q,0,0,1,1,0,0,1,1,0,Rm,,,,,1,0,1,0,size,,Rn,,,,,Rt,,,,,0x0CC0A000,,"//		ARM64Op_ld1_multiple_structures_Two_registers_register_offset,  	/* 0x0CC0A000	LD1       	Rm != 11111 */","//		0x0CC0A000,	/* LD1       	ARM64Op_ld1_multiple_structures_Two_registers_register_offset	Rm != 11111 */"
1076,//,,,LD4,multiple_structures_Immediate_offset,multiple_structures,Immediate_offset,,0,Q,0,0,1,1,0,0,1,1,0,1,1,1,1,1,0,0,0,0,size,,Rn,,,,,Rt,,,,,0x0CDF0000,,"//		ARM64Op_ld4_multiple_structures_Immediate_offset,               	/* 0x0CDF0000	LD4       	 */","//		0x0CDF0000,	/* LD4       	ARM64Op_ld4_multiple_structures_Immediate_offset	 */"
1077,//,,,LD1,multiple_structures_Four_registers_immediate_offset,multiple_structures,Four_registers_immediate_offset,,0,Q,0,0,1,1,0,0,1,1,0,1,1,1,1,1,0,0,1,0,size,,Rn,,,,,Rt,,,,,0x0CDF2000,,"//		ARM64Op_ld1_multiple_structures_Four_registers_immediate_offset,	/* 0x0CDF2000	LD1       	 */","//		0x0CDF2000,	/* LD1       	ARM64Op_ld1_multiple_structures_Four_registers_immediate_offset	 */"
1078,//,,,LD3,multiple_structures_Immediate_offset,multiple_structures,Immediate_offset,,0,Q,0,0,1,1,0,0,1,1,0,1,1,1,1,1,0,1,0,0,size,,Rn,,,,,Rt,,,,,0x0CDF4000,,"//		ARM64Op_ld3_multiple_structures_Immediate_offset,               	/* 0x0CDF4000	LD3       	 */","//		0x0CDF4000,	/* LD3       	ARM64Op_ld3_multiple_structures_Immediate_offset	 */"
1079,//,,,LD1,multiple_structures_Three_registers_immediate_offset,multiple_structures,Three_registers_immediate_offset,,0,Q,0,0,1,1,0,0,1,1,0,1,1,1,1,1,0,1,1,0,size,,Rn,,,,,Rt,,,,,0x0CDF6000,,//		ARM64Op_ld1_multiple_structures_Three_registers_immediate_offset	/* 0x0CDF6000	LD1       	 */,"//		0x0CDF6000,	/* LD1       	ARM64Op_ld1_multiple_structures_Three_registers_immediate_offset	 */"
1080,//,,,LD1,multiple_structures_One_register_immediate_offset,multiple_structures,One_register_immediate_offset,,0,Q,0,0,1,1,0,0,1,1,0,1,1,1,1,1,0,1,1,1,size,,Rn,,,,,Rt,,,,,0x0CDF7000,,"//		ARM64Op_ld1_multiple_structures_One_register_immediate_offset,  	/* 0x0CDF7000	LD1       	 */","//		0x0CDF7000,	/* LD1       	ARM64Op_ld1_multiple_structures_One_register_immediate_offset	 */"
1081,//,,,LD2,multiple_structures_Immediate_offset,multiple_structures,Immediate_offset,,0,Q,0,0,1,1,0,0,1,1,0,1,1,1,1,1,1,0,0,0,size,,Rn,,,,,Rt,,,,,0x0CDF8000,,"//		ARM64Op_ld2_multiple_structures_Immediate_offset,               	/* 0x0CDF8000	LD2       	 */","//		0x0CDF8000,	/* LD2       	ARM64Op_ld2_multiple_structures_Immediate_offset	 */"
1082,//,,,LD1,multiple_structures_Two_registers_immediate_offset,multiple_structures,Two_registers_immediate_offset,,0,Q,0,0,1,1,0,0,1,1,0,1,1,1,1,1,1,0,1,0,size,,Rn,,,,,Rt,,,,,0x0CDFA000,,"//		ARM64Op_ld1_multiple_structures_Two_registers_immediate_offset, 	/* 0x0CDFA000	LD1       	 */","//		0x0CDFA000,	/* LD1       	ARM64Op_ld1_multiple_structures_Two_registers_immediate_offset	 */"
1083,//,,AdvSIMD load/store single structure,,,,,,0,Q,0,0,1,1,0,1,0,L,R,0,0,0,0,0,opcode,,,S,size,,Rn,,,,,Rt,,,,,,,	/* AdvSIMD load/store single structure */,	/* AdvSIMD load/store single structure */
1084,//,,,ST1,single_structure_8_bit,single_structure,8_bit,,0,Q,0,0,1,1,0,1,0,0,0,0,0,0,0,0,0,0,0,-,-,-,Rn,,,,,Rt,,,,,0x0D000000,,"//		ARM64Op_st1_single_structure_8_bit,                             	/* 0x0D000000	ST1       	 */","//		0x0D000000,	/* ST1       	ARM64Op_st1_single_structure_8_bit	 */"
1085,//,,,ST3,single_structure_8_bit,single_structure,8_bit,,0,Q,0,0,1,1,0,1,0,0,0,0,0,0,0,0,0,0,1,-,-,-,Rn,,,,,Rt,,,,,0x0D002000,,"//		ARM64Op_st3_single_structure_8_bit,                             	/* 0x0D002000	ST3       	 */","//		0x0D002000,	/* ST3       	ARM64Op_st3_single_structure_8_bit	 */"
1086,//,,,ST1,single_structure_16_bit,single_structure,16_bit,,0,Q,0,0,1,1,0,1,0,0,0,0,0,0,0,0,0,1,0,-,x,0,Rn,,,,,Rt,,,,,0x0D004000,,"//		ARM64Op_st1_single_structure_16_bit,                            	/* 0x0D004000	ST1       	 */","//		0x0D004000,	/* ST1       	ARM64Op_st1_single_structure_16_bit	 */"
1087,//,,,ST3,single_structure_16_bit,single_structure,16_bit,,0,Q,0,0,1,1,0,1,0,0,0,0,0,0,0,0,0,1,1,-,x,0,Rn,,,,,Rt,,,,,0x0D006000,,"//		ARM64Op_st3_single_structure_16_bit,                            	/* 0x0D006000	ST3       	 */","//		0x0D006000,	/* ST3       	ARM64Op_st3_single_structure_16_bit	 */"
1088,//,,,ST1,single_structure_32_bit,single_structure,32_bit,,0,Q,0,0,1,1,0,1,0,0,0,0,0,0,0,0,1,0,0,-,0,0,Rn,,,,,Rt,,,,,0x0D008000,,"//		ARM64Op_st1_single_structure_32_bit,                            	/* 0x0D008000	ST1       	 */","//		0x0D008000,	/* ST1       	ARM64Op_st1_single_structure_32_bit	 */"
1089,//,,,ST1,single_structure_64_bit,single_structure,64_bit,,0,Q,0,0,1,1,0,1,0,0,0,0,0,0,0,0,1,0,0,0,0,1,Rn,,,,,Rt,,,,,0x0D008400,,"//		ARM64Op_st1_single_structure_64_bit,                            	/* 0x0D008400	ST1       	 */","//		0x0D008400,	/* ST1       	ARM64Op_st1_single_structure_64_bit	 */"
1090,//,,,ST3,single_structure_32_bit,single_structure,32_bit,,0,Q,0,0,1,1,0,1,0,0,0,0,0,0,0,0,1,0,1,-,0,0,Rn,,,,,Rt,,,,,0x0D00A000,,"//		ARM64Op_st3_single_structure_32_bit,                            	/* 0x0D00A000	ST3       	 */","//		0x0D00A000,	/* ST3       	ARM64Op_st3_single_structure_32_bit	 */"
1091,//,,,ST3,single_structure_64_bit,single_structure,64_bit,,0,Q,0,0,1,1,0,1,0,0,0,0,0,0,0,0,1,0,1,0,0,1,Rn,,,,,Rt,,,,,0x0D00A400,,"//		ARM64Op_st3_single_structure_64_bit,                            	/* 0x0D00A400	ST3       	 */","//		0x0D00A400,	/* ST3       	ARM64Op_st3_single_structure_64_bit	 */"
1092,//,,,ST2,single_structure_8_bit,single_structure,8_bit,,0,Q,0,0,1,1,0,1,0,0,1,0,0,0,0,0,0,0,0,-,-,-,Rn,,,,,Rt,,,,,0x0D200000,,"//		ARM64Op_st2_single_structure_8_bit,                             	/* 0x0D200000	ST2       	 */","//		0x0D200000,	/* ST2       	ARM64Op_st2_single_structure_8_bit	 */"
1093,//,,,ST4,single_structure_8_bit,single_structure,8_bit,,0,Q,0,0,1,1,0,1,0,0,1,0,0,0,0,0,0,0,1,-,-,-,Rn,,,,,Rt,,,,,0x0D202000,,"//		ARM64Op_st4_single_structure_8_bit,                             	/* 0x0D202000	ST4       	 */","//		0x0D202000,	/* ST4       	ARM64Op_st4_single_structure_8_bit	 */"
1094,//,,,ST2,single_structure_16_bit,single_structure,16_bit,,0,Q,0,0,1,1,0,1,0,0,1,0,0,0,0,0,0,1,0,-,x,0,Rn,,,,,Rt,,,,,0x0D204000,,"//		ARM64Op_st2_single_structure_16_bit,                            	/* 0x0D204000	ST2       	 */","//		0x0D204000,	/* ST2       	ARM64Op_st2_single_structure_16_bit	 */"
1095,//,,,ST4,single_structure_16_bit,single_structure,16_bit,,0,Q,0,0,1,1,0,1,0,0,1,0,0,0,0,0,0,1,1,-,x,0,Rn,,,,,Rt,,,,,0x0D206000,,"//		ARM64Op_st4_single_structure_16_bit,                            	/* 0x0D206000	ST4       	 */","//		0x0D206000,	/* ST4       	ARM64Op_st4_single_structure_16_bit	 */"
1096,//,,,ST2,single_structure_32_bit,single_structure,32_bit,,0,Q,0,0,1,1,0,1,0,0,1,0,0,0,0,0,1,0,0,-,0,0,Rn,,,,,Rt,,,,,0x0D208000,,"//		ARM64Op_st2_single_structure_32_bit,                            	/* 0x0D208000	ST2       	 */","//		0x0D208000,	/* ST2       	ARM64Op_st2_single_structure_32_bit	 */"
1097,//,,,ST2,single_structure_64_bit,single_structure,64_bit,,0,Q,0,0,1,1,0,1,0,0,1,0,0,0,0,0,1,0,0,0,0,1,Rn,,,,,Rt,,,,,0x0D208400,,"//		ARM64Op_st2_single_structure_64_bit,                            	/* 0x0D208400	ST2       	 */","//		0x0D208400,	/* ST2       	ARM64Op_st2_single_structure_64_bit	 */"
1098,//,,,ST4,single_structure_32_bit,single_structure,32_bit,,0,Q,0,0,1,1,0,1,0,0,1,0,0,0,0,0,1,0,1,-,0,0,Rn,,,,,Rt,,,,,0x0D20A000,,"//		ARM64Op_st4_single_structure_32_bit,                            	/* 0x0D20A000	ST4       	 */","//		0x0D20A000,	/* ST4       	ARM64Op_st4_single_structure_32_bit	 */"
1099,//,,,ST4,single_structure_64_bit,single_structure,64_bit,,0,Q,0,0,1,1,0,1,0,0,1,0,0,0,0,0,1,0,1,0,0,1,Rn,,,,,Rt,,,,,0x0D20A400,,"//		ARM64Op_st4_single_structure_64_bit,                            	/* 0x0D20A400	ST4       	 */","//		0x0D20A400,	/* ST4       	ARM64Op_st4_single_structure_64_bit	 */"
1100,//,,,LD1,single_structure_8_bit,single_structure,8_bit,,0,Q,0,0,1,1,0,1,0,1,0,0,0,0,0,0,0,0,0,-,-,-,Rn,,,,,Rt,,,,,0x0D400000,,"//		ARM64Op_ld1_single_structure_8_bit,                             	/* 0x0D400000	LD1       	 */","//		0x0D400000,	/* LD1       	ARM64Op_ld1_single_structure_8_bit	 */"
1101,//,,,LD3,single_structure_8_bit,single_structure,8_bit,,0,Q,0,0,1,1,0,1,0,1,0,0,0,0,0,0,0,0,1,-,-,-,Rn,,,,,Rt,,,,,0x0D402000,,"//		ARM64Op_ld3_single_structure_8_bit,                             	/* 0x0D402000	LD3       	 */","//		0x0D402000,	/* LD3       	ARM64Op_ld3_single_structure_8_bit	 */"
1102,//,,,LD1,single_structure_16_bit,single_structure,16_bit,,0,Q,0,0,1,1,0,1,0,1,0,0,0,0,0,0,0,1,0,-,x,0,Rn,,,,,Rt,,,,,0x0D404000,,"//		ARM64Op_ld1_single_structure_16_bit,                            	/* 0x0D404000	LD1       	 */","//		0x0D404000,	/* LD1       	ARM64Op_ld1_single_structure_16_bit	 */"
1103,//,,,LD3,single_structure_16_bit,single_structure,16_bit,,0,Q,0,0,1,1,0,1,0,1,0,0,0,0,0,0,0,1,1,-,x,0,Rn,,,,,Rt,,,,,0x0D406000,,"//		ARM64Op_ld3_single_structure_16_bit,                            	/* 0x0D406000	LD3       	 */","//		0x0D406000,	/* LD3       	ARM64Op_ld3_single_structure_16_bit	 */"
1104,//,,,LD1,single_structure_32_bit,single_structure,32_bit,,0,Q,0,0,1,1,0,1,0,1,0,0,0,0,0,0,1,0,0,-,0,0,Rn,,,,,Rt,,,,,0x0D408000,,"//		ARM64Op_ld1_single_structure_32_bit,                            	/* 0x0D408000	LD1       	 */","//		0x0D408000,	/* LD1       	ARM64Op_ld1_single_structure_32_bit	 */"
1105,//,,,LD1,single_structure_64_bit,single_structure,64_bit,,0,Q,0,0,1,1,0,1,0,1,0,0,0,0,0,0,1,0,0,0,0,1,Rn,,,,,Rt,,,,,0x0D408400,,"//		ARM64Op_ld1_single_structure_64_bit,                            	/* 0x0D408400	LD1       	 */","//		0x0D408400,	/* LD1       	ARM64Op_ld1_single_structure_64_bit	 */"
1106,//,,,LD3,single_structure_32_bit,single_structure,32_bit,,0,Q,0,0,1,1,0,1,0,1,0,0,0,0,0,0,1,0,1,-,0,0,Rn,,,,,Rt,,,,,0x0D40A000,,"//		ARM64Op_ld3_single_structure_32_bit,                            	/* 0x0D40A000	LD3       	 */","//		0x0D40A000,	/* LD3       	ARM64Op_ld3_single_structure_32_bit	 */"
1107,//,,,LD3,single_structure_64_bit,single_structure,64_bit,,0,Q,0,0,1,1,0,1,0,1,0,0,0,0,0,0,1,0,1,0,0,1,Rn,,,,,Rt,,,,,0x0D40A400,,"//		ARM64Op_ld3_single_structure_64_bit,                            	/* 0x0D40A400	LD3       	 */","//		0x0D40A400,	/* LD3       	ARM64Op_ld3_single_structure_64_bit	 */"
1108,//,,,LD1R,No_offset,,No_offset,,0,Q,0,0,1,1,0,1,0,1,0,0,0,0,0,0,1,1,0,0,-,-,Rn,,,,,Rt,,,,,0x0D40C000,,"//		ARM64Op_ld1r_No_offset,                                         	/* 0x0D40C000	LD1R      	 */","//		0x0D40C000,	/* LD1R      	ARM64Op_ld1r_No_offset	 */"
1109,//,,,LD3R,No_offset,,No_offset,,0,Q,0,0,1,1,0,1,0,1,0,0,0,0,0,0,1,1,1,0,-,-,Rn,,,,,Rt,,,,,0x0D40E000,,"//		ARM64Op_ld3r_No_offset,                                         	/* 0x0D40E000	LD3R      	 */","//		0x0D40E000,	/* LD3R      	ARM64Op_ld3r_No_offset	 */"
1110,//,,,LD2,single_structure_8_bit,single_structure,8_bit,,0,Q,0,0,1,1,0,1,0,1,1,0,0,0,0,0,0,0,0,-,-,-,Rn,,,,,Rt,,,,,0x0D600000,,"//		ARM64Op_ld2_single_structure_8_bit,                             	/* 0x0D600000	LD2       	 */","//		0x0D600000,	/* LD2       	ARM64Op_ld2_single_structure_8_bit	 */"
1111,//,,,LD4,single_structure_8_bit,single_structure,8_bit,,0,Q,0,0,1,1,0,1,0,1,1,0,0,0,0,0,0,0,1,-,-,-,Rn,,,,,Rt,,,,,0x0D602000,,"//		ARM64Op_ld4_single_structure_8_bit,                             	/* 0x0D602000	LD4       	 */","//		0x0D602000,	/* LD4       	ARM64Op_ld4_single_structure_8_bit	 */"
1112,//,,,LD2,single_structure_16_bit,single_structure,16_bit,,0,Q,0,0,1,1,0,1,0,1,1,0,0,0,0,0,0,1,0,-,x,0,Rn,,,,,Rt,,,,,0x0D604000,,"//		ARM64Op_ld2_single_structure_16_bit,                            	/* 0x0D604000	LD2       	 */","//		0x0D604000,	/* LD2       	ARM64Op_ld2_single_structure_16_bit	 */"
1113,//,,,LD4,single_structure_16_bit,single_structure,16_bit,,0,Q,0,0,1,1,0,1,0,1,1,0,0,0,0,0,0,1,1,-,x,0,Rn,,,,,Rt,,,,,0x0D606000,,"//		ARM64Op_ld4_single_structure_16_bit,                            	/* 0x0D606000	LD4       	 */","//		0x0D606000,	/* LD4       	ARM64Op_ld4_single_structure_16_bit	 */"
1114,//,,,LD2,single_structure_32_bit,single_structure,32_bit,,0,Q,0,0,1,1,0,1,0,1,1,0,0,0,0,0,1,0,0,-,0,0,Rn,,,,,Rt,,,,,0x0D608000,,"//		ARM64Op_ld2_single_structure_32_bit,                            	/* 0x0D608000	LD2       	 */","//		0x0D608000,	/* LD2       	ARM64Op_ld2_single_structure_32_bit	 */"
1115,//,,,LD2,single_structure_64_bit,single_structure,64_bit,,0,Q,0,0,1,1,0,1,0,1,1,0,0,0,0,0,1,0,0,0,0,1,Rn,,,,,Rt,,,,,0x0D608400,,"//		ARM64Op_ld2_single_structure_64_bit,                            	/* 0x0D608400	LD2       	 */","//		0x0D608400,	/* LD2       	ARM64Op_ld2_single_structure_64_bit	 */"
1116,//,,,LD4,single_structure_32_bit,single_structure,32_bit,,0,Q,0,0,1,1,0,1,0,1,1,0,0,0,0,0,1,0,1,-,0,0,Rn,,,,,Rt,,,,,0x0D60A000,,"//		ARM64Op_ld4_single_structure_32_bit,                            	/* 0x0D60A000	LD4       	 */","//		0x0D60A000,	/* LD4       	ARM64Op_ld4_single_structure_32_bit	 */"
1117,//,,,LD4,single_structure_64_bit,single_structure,64_bit,,0,Q,0,0,1,1,0,1,0,1,1,0,0,0,0,0,1,0,1,0,0,1,Rn,,,,,Rt,,,,,0x0D60A400,,"//		ARM64Op_ld4_single_structure_64_bit,                            	/* 0x0D60A400	LD4       	 */","//		0x0D60A400,	/* LD4       	ARM64Op_ld4_single_structure_64_bit	 */"
1118,//,,,LD2R,No_offset,,No_offset,,0,Q,0,0,1,1,0,1,0,1,1,0,0,0,0,0,1,1,0,0,-,-,Rn,,,,,Rt,,,,,0x0D60C000,,"//		ARM64Op_ld2r_No_offset,                                         	/* 0x0D60C000	LD2R      	 */","//		0x0D60C000,	/* LD2R      	ARM64Op_ld2r_No_offset	 */"
1119,//,,,LD4R,No_offset,,No_offset,,0,Q,0,0,1,1,0,1,0,1,1,0,0,0,0,0,1,1,1,0,-,-,Rn,,,,,Rt,,,,,0x0D60E000,,"//		ARM64Op_ld4r_No_offset,                                         	/* 0x0D60E000	LD4R      	 */","//		0x0D60E000,	/* LD4R      	ARM64Op_ld4r_No_offset	 */"
1120,//,,AdvSIMD load/store single structure (post-indexed),,,,,,0,Q,0,0,1,1,0,1,1,L,R,Rm,,,,,opcode,,,S,size,,Rn,,,,,Rt,,,,,,,	/* AdvSIMD load/store single structure (post-indexed) */,	/* AdvSIMD load/store single structure (post-indexed) */
1121,//,,,ST1,single_structure_8_bit_register_offset,single_structure,8_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,0,Rm,,,,,0,0,0,-,-,-,Rn,,,,,Rt,,,,,0x0D800000,,"//		ARM64Op_st1_single_structure_8_bit_register_offset,             	/* 0x0D800000	ST1       	Rm != 11111 */","//		0x0D800000,	/* ST1       	ARM64Op_st1_single_structure_8_bit_register_offset	Rm != 11111 */"
1122,//,,,ST3,single_structure_8_bit_register_offset,single_structure,8_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,0,Rm,,,,,0,0,1,-,-,-,Rn,,,,,Rt,,,,,0x0D802000,,"//		ARM64Op_st3_single_structure_8_bit_register_offset,             	/* 0x0D802000	ST3       	Rm != 11111 */","//		0x0D802000,	/* ST3       	ARM64Op_st3_single_structure_8_bit_register_offset	Rm != 11111 */"
1123,//,,,ST1,single_structure_16_bit_register_offset,single_structure,16_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,0,Rm,,,,,0,1,0,-,x,0,Rn,,,,,Rt,,,,,0x0D804000,,"//		ARM64Op_st1_single_structure_16_bit_register_offset,            	/* 0x0D804000	ST1       	Rm != 11111 */","//		0x0D804000,	/* ST1       	ARM64Op_st1_single_structure_16_bit_register_offset	Rm != 11111 */"
1124,//,,,ST3,single_structure_16_bit_register_offset,single_structure,16_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,0,Rm,,,,,0,1,1,-,x,0,Rn,,,,,Rt,,,,,0x0D806000,,"//		ARM64Op_st3_single_structure_16_bit_register_offset,            	/* 0x0D806000	ST3       	Rm != 11111 */","//		0x0D806000,	/* ST3       	ARM64Op_st3_single_structure_16_bit_register_offset	Rm != 11111 */"
1125,//,,,ST1,single_structure_32_bit_register_offset,single_structure,32_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,0,Rm,,,,,1,0,0,-,0,0,Rn,,,,,Rt,,,,,0x0D808000,,"//		ARM64Op_st1_single_structure_32_bit_register_offset,            	/* 0x0D808000	ST1       	Rm != 11111 */","//		0x0D808000,	/* ST1       	ARM64Op_st1_single_structure_32_bit_register_offset	Rm != 11111 */"
1126,//,,,ST1,single_structure_64_bit_register_offset,single_structure,64_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,0,Rm,,,,,1,0,0,0,0,1,Rn,,,,,Rt,,,,,0x0D808400,,"//		ARM64Op_st1_single_structure_64_bit_register_offset,            	/* 0x0D808400	ST1       	Rm != 11111 */","//		0x0D808400,	/* ST1       	ARM64Op_st1_single_structure_64_bit_register_offset	Rm != 11111 */"
1127,//,,,ST3,single_structure_32_bit_register_offset,single_structure,32_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,0,Rm,,,,,1,0,1,-,0,0,Rn,,,,,Rt,,,,,0x0D80A000,,"//		ARM64Op_st3_single_structure_32_bit_register_offset,            	/* 0x0D80A000	ST3       	Rm != 11111 */","//		0x0D80A000,	/* ST3       	ARM64Op_st3_single_structure_32_bit_register_offset	Rm != 11111 */"
1128,//,,,ST3,single_structure_64_bit_register_offset,single_structure,64_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,0,Rm,,,,,1,0,1,0,0,1,Rn,,,,,Rt,,,,,0x0D80A400,,"//		ARM64Op_st3_single_structure_64_bit_register_offset,            	/* 0x0D80A400	ST3       	Rm != 11111 */","//		0x0D80A400,	/* ST3       	ARM64Op_st3_single_structure_64_bit_register_offset	Rm != 11111 */"
1129,//,,,ST1,single_structure_8_bit_immediate_offset,single_structure,8_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,0,1,1,1,1,1,0,0,0,-,-,-,Rn,,,,,Rt,,,,,0x0D9F0000,,"//		ARM64Op_st1_single_structure_8_bit_immediate_offset,            	/* 0x0D9F0000	ST1       	 */","//		0x0D9F0000,	/* ST1       	ARM64Op_st1_single_structure_8_bit_immediate_offset	 */"
1130,//,,,ST3,single_structure_8_bit_immediate_offset,single_structure,8_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,0,1,1,1,1,1,0,0,1,-,-,-,Rn,,,,,Rt,,,,,0x0D9F2000,,"//		ARM64Op_st3_single_structure_8_bit_immediate_offset,            	/* 0x0D9F2000	ST3       	 */","//		0x0D9F2000,	/* ST3       	ARM64Op_st3_single_structure_8_bit_immediate_offset	 */"
1131,//,,,ST1,single_structure_16_bit_immediate_offset,single_structure,16_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,0,1,1,1,1,1,0,1,0,-,x,0,Rn,,,,,Rt,,,,,0x0D9F4000,,"//		ARM64Op_st1_single_structure_16_bit_immediate_offset,           	/* 0x0D9F4000	ST1       	 */","//		0x0D9F4000,	/* ST1       	ARM64Op_st1_single_structure_16_bit_immediate_offset	 */"
1132,//,,,ST3,single_structure_16_bit_immediate_offset,single_structure,16_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,0,1,1,1,1,1,0,1,1,-,x,0,Rn,,,,,Rt,,,,,0x0D9F6000,,"//		ARM64Op_st3_single_structure_16_bit_immediate_offset,           	/* 0x0D9F6000	ST3       	 */","//		0x0D9F6000,	/* ST3       	ARM64Op_st3_single_structure_16_bit_immediate_offset	 */"
1133,//,,,ST1,single_structure_32_bit_immediate_offset,single_structure,32_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,0,1,1,1,1,1,1,0,0,-,0,0,Rn,,,,,Rt,,,,,0x0D9F8000,,"//		ARM64Op_st1_single_structure_32_bit_immediate_offset,           	/* 0x0D9F8000	ST1       	 */","//		0x0D9F8000,	/* ST1       	ARM64Op_st1_single_structure_32_bit_immediate_offset	 */"
1134,//,,,ST1,single_structure_64_bit_immediate_offset,single_structure,64_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,0,1,1,1,1,1,1,0,0,0,0,1,Rn,,,,,Rt,,,,,0x0D9F8400,,"//		ARM64Op_st1_single_structure_64_bit_immediate_offset,           	/* 0x0D9F8400	ST1       	 */","//		0x0D9F8400,	/* ST1       	ARM64Op_st1_single_structure_64_bit_immediate_offset	 */"
1135,//,,,ST3,single_structure_32_bit_immediate_offset,single_structure,32_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,0,1,1,1,1,1,1,0,1,-,0,0,Rn,,,,,Rt,,,,,0x0D9FA000,,"//		ARM64Op_st3_single_structure_32_bit_immediate_offset,           	/* 0x0D9FA000	ST3       	 */","//		0x0D9FA000,	/* ST3       	ARM64Op_st3_single_structure_32_bit_immediate_offset	 */"
1136,//,,,ST3,single_structure_64_bit_immediate_offset,single_structure,64_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,0,1,1,1,1,1,1,0,1,0,0,1,Rn,,,,,Rt,,,,,0x0D9FA400,,"//		ARM64Op_st3_single_structure_64_bit_immediate_offset,           	/* 0x0D9FA400	ST3       	 */","//		0x0D9FA400,	/* ST3       	ARM64Op_st3_single_structure_64_bit_immediate_offset	 */"
1137,//,,,ST2,single_structure_8_bit_register_offset,single_structure,8_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,1,Rm,,,,,0,0,0,-,-,-,Rn,,,,,Rt,,,,,0x0DA00000,,"//		ARM64Op_st2_single_structure_8_bit_register_offset,             	/* 0x0DA00000	ST2       	Rm != 11111 */","//		0x0DA00000,	/* ST2       	ARM64Op_st2_single_structure_8_bit_register_offset	Rm != 11111 */"
1138,//,,,ST4,single_structure_8_bit_register_offset,single_structure,8_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,1,Rm,,,,,0,0,1,-,-,-,Rn,,,,,Rt,,,,,0x0DA02000,,"//		ARM64Op_st4_single_structure_8_bit_register_offset,             	/* 0x0DA02000	ST4       	Rm != 11111 */","//		0x0DA02000,	/* ST4       	ARM64Op_st4_single_structure_8_bit_register_offset	Rm != 11111 */"
1139,//,,,ST2,single_structure_16_bit_register_offset,single_structure,16_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,1,Rm,,,,,0,1,0,-,x,0,Rn,,,,,Rt,,,,,0x0DA04000,,"//		ARM64Op_st2_single_structure_16_bit_register_offset,            	/* 0x0DA04000	ST2       	Rm != 11111 */","//		0x0DA04000,	/* ST2       	ARM64Op_st2_single_structure_16_bit_register_offset	Rm != 11111 */"
1140,//,,,ST4,single_structure_16_bit_register_offset,single_structure,16_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,1,Rm,,,,,0,1,1,-,x,0,Rn,,,,,Rt,,,,,0x0DA06000,,"//		ARM64Op_st4_single_structure_16_bit_register_offset,            	/* 0x0DA06000	ST4       	Rm != 11111 */","//		0x0DA06000,	/* ST4       	ARM64Op_st4_single_structure_16_bit_register_offset	Rm != 11111 */"
1141,//,,,ST2,single_structure_32_bit_register_offset,single_structure,32_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,1,Rm,,,,,1,0,0,-,0,0,Rn,,,,,Rt,,,,,0x0DA08000,,"//		ARM64Op_st2_single_structure_32_bit_register_offset,            	/* 0x0DA08000	ST2       	Rm != 11111 */","//		0x0DA08000,	/* ST2       	ARM64Op_st2_single_structure_32_bit_register_offset	Rm != 11111 */"
1142,//,,,ST2,single_structure_64_bit_register_offset,single_structure,64_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,1,Rm,,,,,1,0,0,0,0,1,Rn,,,,,Rt,,,,,0x0DA08400,,"//		ARM64Op_st2_single_structure_64_bit_register_offset,            	/* 0x0DA08400	ST2       	Rm != 11111 */","//		0x0DA08400,	/* ST2       	ARM64Op_st2_single_structure_64_bit_register_offset	Rm != 11111 */"
1143,//,,,ST4,single_structure_32_bit_register_offset,single_structure,32_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,1,Rm,,,,,1,0,1,-,0,0,Rn,,,,,Rt,,,,,0x0DA0A000,,"//		ARM64Op_st4_single_structure_32_bit_register_offset,            	/* 0x0DA0A000	ST4       	Rm != 11111 */","//		0x0DA0A000,	/* ST4       	ARM64Op_st4_single_structure_32_bit_register_offset	Rm != 11111 */"
1144,//,,,ST4,single_structure_64_bit_register_offset,single_structure,64_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,0,1,Rm,,,,,1,0,1,0,0,1,Rn,,,,,Rt,,,,,0x0DA0A400,,"//		ARM64Op_st4_single_structure_64_bit_register_offset,            	/* 0x0DA0A400	ST4       	Rm != 11111 */","//		0x0DA0A400,	/* ST4       	ARM64Op_st4_single_structure_64_bit_register_offset	Rm != 11111 */"
1145,//,,,ST2,single_structure_8_bit_immediate_offset,single_structure,8_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,1,1,1,1,1,1,0,0,0,-,-,-,Rn,,,,,Rt,,,,,0x0DBF0000,,"//		ARM64Op_st2_single_structure_8_bit_immediate_offset,            	/* 0x0DBF0000	ST2       	 */","//		0x0DBF0000,	/* ST2       	ARM64Op_st2_single_structure_8_bit_immediate_offset	 */"
1146,//,,,ST4,single_structure_8_bit_immediate_offset,single_structure,8_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,1,1,1,1,1,1,0,0,1,-,-,-,Rn,,,,,Rt,,,,,0x0DBF2000,,"//		ARM64Op_st4_single_structure_8_bit_immediate_offset,            	/* 0x0DBF2000	ST4       	 */","//		0x0DBF2000,	/* ST4       	ARM64Op_st4_single_structure_8_bit_immediate_offset	 */"
1147,//,,,ST2,single_structure_16_bit_immediate_offset,single_structure,16_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,1,1,1,1,1,1,0,1,0,-,x,0,Rn,,,,,Rt,,,,,0x0DBF4000,,"//		ARM64Op_st2_single_structure_16_bit_immediate_offset,           	/* 0x0DBF4000	ST2       	 */","//		0x0DBF4000,	/* ST2       	ARM64Op_st2_single_structure_16_bit_immediate_offset	 */"
1148,//,,,ST4,single_structure_16_bit_immediate_offset,single_structure,16_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,1,1,1,1,1,1,0,1,1,-,x,0,Rn,,,,,Rt,,,,,0x0DBF6000,,"//		ARM64Op_st4_single_structure_16_bit_immediate_offset,           	/* 0x0DBF6000	ST4       	 */","//		0x0DBF6000,	/* ST4       	ARM64Op_st4_single_structure_16_bit_immediate_offset	 */"
1149,//,,,ST2,single_structure_32_bit_immediate_offset,single_structure,32_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,1,1,1,1,1,1,1,0,0,-,0,0,Rn,,,,,Rt,,,,,0x0DBF8000,,"//		ARM64Op_st2_single_structure_32_bit_immediate_offset,           	/* 0x0DBF8000	ST2       	 */","//		0x0DBF8000,	/* ST2       	ARM64Op_st2_single_structure_32_bit_immediate_offset	 */"
1150,//,,,ST2,single_structure_64_bit_immediate_offset,single_structure,64_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,1,1,1,1,1,1,1,0,0,0,0,1,Rn,,,,,Rt,,,,,0x0DBF8400,,"//		ARM64Op_st2_single_structure_64_bit_immediate_offset,           	/* 0x0DBF8400	ST2       	 */","//		0x0DBF8400,	/* ST2       	ARM64Op_st2_single_structure_64_bit_immediate_offset	 */"
1151,//,,,ST4,single_structure_32_bit_immediate_offset,single_structure,32_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,1,1,1,1,1,1,1,0,1,-,0,0,Rn,,,,,Rt,,,,,0x0DBFA000,,"//		ARM64Op_st4_single_structure_32_bit_immediate_offset,           	/* 0x0DBFA000	ST4       	 */","//		0x0DBFA000,	/* ST4       	ARM64Op_st4_single_structure_32_bit_immediate_offset	 */"
1152,//,,,ST4,single_structure_64_bit_immediate_offset,single_structure,64_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,0,1,1,1,1,1,1,1,0,1,0,0,1,Rn,,,,,Rt,,,,,0x0DBFA400,,"//		ARM64Op_st4_single_structure_64_bit_immediate_offset,           	/* 0x0DBFA400	ST4       	 */","//		0x0DBFA400,	/* ST4       	ARM64Op_st4_single_structure_64_bit_immediate_offset	 */"
1153,//,,,LD1,single_structure_8_bit_register_offset,single_structure,8_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,0,Rm,,,,,0,0,0,-,-,-,Rn,,,,,Rt,,,,,0x0DC00000,,"//		ARM64Op_ld1_single_structure_8_bit_register_offset,             	/* 0x0DC00000	LD1       	Rm != 11111 */","//		0x0DC00000,	/* LD1       	ARM64Op_ld1_single_structure_8_bit_register_offset	Rm != 11111 */"
1154,//,,,LD3,single_structure_8_bit_register_offset,single_structure,8_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,0,Rm,,,,,0,0,1,-,-,-,Rn,,,,,Rt,,,,,0x0DC02000,,"//		ARM64Op_ld3_single_structure_8_bit_register_offset,             	/* 0x0DC02000	LD3       	Rm != 11111 */","//		0x0DC02000,	/* LD3       	ARM64Op_ld3_single_structure_8_bit_register_offset	Rm != 11111 */"
1155,//,,,LD1,single_structure_16_bit_register_offset,single_structure,16_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,0,Rm,,,,,0,1,0,-,x,0,Rn,,,,,Rt,,,,,0x0DC04000,,"//		ARM64Op_ld1_single_structure_16_bit_register_offset,            	/* 0x0DC04000	LD1       	Rm != 11111 */","//		0x0DC04000,	/* LD1       	ARM64Op_ld1_single_structure_16_bit_register_offset	Rm != 11111 */"
1156,//,,,LD3,single_structure_16_bit_register_offset,single_structure,16_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,0,Rm,,,,,0,1,1,-,x,0,Rn,,,,,Rt,,,,,0x0DC06000,,"//		ARM64Op_ld3_single_structure_16_bit_register_offset,            	/* 0x0DC06000	LD3       	Rm != 11111 */","//		0x0DC06000,	/* LD3       	ARM64Op_ld3_single_structure_16_bit_register_offset	Rm != 11111 */"
1157,//,,,LD1,single_structure_32_bit_register_offset,single_structure,32_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,0,Rm,,,,,1,0,0,-,0,0,Rn,,,,,Rt,,,,,0x0DC08000,,"//		ARM64Op_ld1_single_structure_32_bit_register_offset,            	/* 0x0DC08000	LD1       	Rm != 11111 */","//		0x0DC08000,	/* LD1       	ARM64Op_ld1_single_structure_32_bit_register_offset	Rm != 11111 */"
1158,//,,,LD1,single_structure_64_bit_register_offset,single_structure,64_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,0,Rm,,,,,1,0,0,0,0,1,Rn,,,,,Rt,,,,,0x0DC08400,,"//		ARM64Op_ld1_single_structure_64_bit_register_offset,            	/* 0x0DC08400	LD1       	Rm != 11111 */","//		0x0DC08400,	/* LD1       	ARM64Op_ld1_single_structure_64_bit_register_offset	Rm != 11111 */"
1159,//,,,LD3,single_structure_32_bit_register_offset,single_structure,32_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,0,Rm,,,,,1,0,1,-,0,0,Rn,,,,,Rt,,,,,0x0DC0A000,,"//		ARM64Op_ld3_single_structure_32_bit_register_offset,            	/* 0x0DC0A000	LD3       	Rm != 11111 */","//		0x0DC0A000,	/* LD3       	ARM64Op_ld3_single_structure_32_bit_register_offset	Rm != 11111 */"
1160,//,,,LD3,single_structure_64_bit_register_offset,single_structure,64_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,0,Rm,,,,,1,0,1,0,0,1,Rn,,,,,Rt,,,,,0x0DC0A400,,"//		ARM64Op_ld3_single_structure_64_bit_register_offset,            	/* 0x0DC0A400	LD3       	Rm != 11111 */","//		0x0DC0A400,	/* LD3       	ARM64Op_ld3_single_structure_64_bit_register_offset	Rm != 11111 */"
1161,//,,,LD1R,Register_offset,,Register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,0,Rm,,,,,1,1,0,0,-,-,Rn,,,,,Rt,,,,,0x0DC0C000,,"//		ARM64Op_ld1r_Register_offset,                                   	/* 0x0DC0C000	LD1R      	Rm != 11111 */","//		0x0DC0C000,	/* LD1R      	ARM64Op_ld1r_Register_offset	Rm != 11111 */"
1162,//,,,LD3R,Register_offset,,Register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,0,Rm,,,,,1,1,1,0,-,-,Rn,,,,,Rt,,,,,0x0DC0E000,,"//		ARM64Op_ld3r_Register_offset,                                   	/* 0x0DC0E000	LD3R      	Rm != 11111 */","//		0x0DC0E000,	/* LD3R      	ARM64Op_ld3r_Register_offset	Rm != 11111 */"
1163,//,,,LD1,single_structure_8_bit_immediate_offset,single_structure,8_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,0,1,1,1,1,1,0,0,0,-,-,-,Rn,,,,,Rt,,,,,0x0DDF0000,,"//		ARM64Op_ld1_single_structure_8_bit_immediate_offset,            	/* 0x0DDF0000	LD1       	 */","//		0x0DDF0000,	/* LD1       	ARM64Op_ld1_single_structure_8_bit_immediate_offset	 */"
1164,//,,,LD3,single_structure_8_bit_immediate_offset,single_structure,8_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,0,1,1,1,1,1,0,0,1,-,-,-,Rn,,,,,Rt,,,,,0x0DDF2000,,"//		ARM64Op_ld3_single_structure_8_bit_immediate_offset,            	/* 0x0DDF2000	LD3       	 */","//		0x0DDF2000,	/* LD3       	ARM64Op_ld3_single_structure_8_bit_immediate_offset	 */"
1165,//,,,LD1,single_structure_16_bit_immediate_offset,single_structure,16_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,0,1,1,1,1,1,0,1,0,-,x,0,Rn,,,,,Rt,,,,,0x0DDF4000,,"//		ARM64Op_ld1_single_structure_16_bit_immediate_offset,           	/* 0x0DDF4000	LD1       	 */","//		0x0DDF4000,	/* LD1       	ARM64Op_ld1_single_structure_16_bit_immediate_offset	 */"
1166,//,,,LD3,single_structure_16_bit_immediate_offset,single_structure,16_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,0,1,1,1,1,1,0,1,1,-,x,0,Rn,,,,,Rt,,,,,0x0DDF6000,,"//		ARM64Op_ld3_single_structure_16_bit_immediate_offset,           	/* 0x0DDF6000	LD3       	 */","//		0x0DDF6000,	/* LD3       	ARM64Op_ld3_single_structure_16_bit_immediate_offset	 */"
1167,//,,,LD1,single_structure_32_bit_immediate_offset,single_structure,32_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,0,1,1,1,1,1,1,0,0,-,0,0,Rn,,,,,Rt,,,,,0x0DDF8000,,"//		ARM64Op_ld1_single_structure_32_bit_immediate_offset,           	/* 0x0DDF8000	LD1       	 */","//		0x0DDF8000,	/* LD1       	ARM64Op_ld1_single_structure_32_bit_immediate_offset	 */"
1168,//,,,LD1,single_structure_64_bit_immediate_offset,single_structure,64_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,0,1,1,1,1,1,1,0,0,0,0,1,Rn,,,,,Rt,,,,,0x0DDF8400,,"//		ARM64Op_ld1_single_structure_64_bit_immediate_offset,           	/* 0x0DDF8400	LD1       	 */","//		0x0DDF8400,	/* LD1       	ARM64Op_ld1_single_structure_64_bit_immediate_offset	 */"
1169,//,,,LD3,single_structure_32_bit_immediate_offset,single_structure,32_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,0,1,1,1,1,1,1,0,1,-,0,0,Rn,,,,,Rt,,,,,0x0DDFA000,,"//		ARM64Op_ld3_single_structure_32_bit_immediate_offset,           	/* 0x0DDFA000	LD3       	 */","//		0x0DDFA000,	/* LD3       	ARM64Op_ld3_single_structure_32_bit_immediate_offset	 */"
1170,//,,,LD3,single_structure_64_bit_immediate_offset,single_structure,64_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,0,1,1,1,1,1,1,0,1,0,0,1,Rn,,,,,Rt,,,,,0x0DDFA400,,"//		ARM64Op_ld3_single_structure_64_bit_immediate_offset,           	/* 0x0DDFA400	LD3       	 */","//		0x0DDFA400,	/* LD3       	ARM64Op_ld3_single_structure_64_bit_immediate_offset	 */"
1171,//,,,LD1R,Immediate_offset,,Immediate_offset,,0,Q,0,0,1,1,0,1,1,1,0,1,1,1,1,1,1,1,0,0,-,-,Rn,,,,,Rt,,,,,0x0DDFC000,,"//		ARM64Op_ld1r_Immediate_offset,                                  	/* 0x0DDFC000	LD1R      	 */","//		0x0DDFC000,	/* LD1R      	ARM64Op_ld1r_Immediate_offset	 */"
1172,//,,,LD3R,Immediate_offset,,Immediate_offset,,0,Q,0,0,1,1,0,1,1,1,0,1,1,1,1,1,1,1,1,0,-,-,Rn,,,,,Rt,,,,,0x0DDFE000,,"//		ARM64Op_ld3r_Immediate_offset,                                  	/* 0x0DDFE000	LD3R      	 */","//		0x0DDFE000,	/* LD3R      	ARM64Op_ld3r_Immediate_offset	 */"
1173,//,,,LD2,single_structure_8_bit_register_offset,single_structure,8_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,1,Rm,,,,,0,0,0,-,-,-,Rn,,,,,Rt,,,,,0x0DE00000,,"//		ARM64Op_ld2_single_structure_8_bit_register_offset,             	/* 0x0DE00000	LD2       	Rm != 11111 */","//		0x0DE00000,	/* LD2       	ARM64Op_ld2_single_structure_8_bit_register_offset	Rm != 11111 */"
1174,//,,,LD4,single_structure_8_bit_register_offset,single_structure,8_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,1,Rm,,,,,0,0,1,-,-,-,Rn,,,,,Rt,,,,,0x0DE02000,,"//		ARM64Op_ld4_single_structure_8_bit_register_offset,             	/* 0x0DE02000	LD4       	Rm != 11111 */","//		0x0DE02000,	/* LD4       	ARM64Op_ld4_single_structure_8_bit_register_offset	Rm != 11111 */"
1175,//,,,LD2,single_structure_16_bit_register_offset,single_structure,16_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,1,Rm,,,,,0,1,0,-,x,0,Rn,,,,,Rt,,,,,0x0DE04000,,"//		ARM64Op_ld2_single_structure_16_bit_register_offset,            	/* 0x0DE04000	LD2       	Rm != 11111 */","//		0x0DE04000,	/* LD2       	ARM64Op_ld2_single_structure_16_bit_register_offset	Rm != 11111 */"
1176,//,,,LD4,single_structure_16_bit_register_offset,single_structure,16_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,1,Rm,,,,,0,1,1,-,x,0,Rn,,,,,Rt,,,,,0x0DE06000,,"//		ARM64Op_ld4_single_structure_16_bit_register_offset,            	/* 0x0DE06000	LD4       	Rm != 11111 */","//		0x0DE06000,	/* LD4       	ARM64Op_ld4_single_structure_16_bit_register_offset	Rm != 11111 */"
1177,//,,,LD2,single_structure_32_bit_register_offset,single_structure,32_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,1,Rm,,,,,1,0,0,-,0,0,Rn,,,,,Rt,,,,,0x0DE08000,,"//		ARM64Op_ld2_single_structure_32_bit_register_offset,            	/* 0x0DE08000	LD2       	Rm != 11111 */","//		0x0DE08000,	/* LD2       	ARM64Op_ld2_single_structure_32_bit_register_offset	Rm != 11111 */"
1178,//,,,LD2,single_structure_64_bit_register_offset,single_structure,64_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,1,Rm,,,,,1,0,0,0,0,1,Rn,,,,,Rt,,,,,0x0DE08400,,"//		ARM64Op_ld2_single_structure_64_bit_register_offset,            	/* 0x0DE08400	LD2       	Rm != 11111 */","//		0x0DE08400,	/* LD2       	ARM64Op_ld2_single_structure_64_bit_register_offset	Rm != 11111 */"
1179,//,,,LD4,single_structure_32_bit_register_offset,single_structure,32_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,1,Rm,,,,,1,0,1,-,0,0,Rn,,,,,Rt,,,,,0x0DE0A000,,"//		ARM64Op_ld4_single_structure_32_bit_register_offset,            	/* 0x0DE0A000	LD4       	Rm != 11111 */","//		0x0DE0A000,	/* LD4       	ARM64Op_ld4_single_structure_32_bit_register_offset	Rm != 11111 */"
1180,//,,,LD4,single_structure_64_bit_register_offset,single_structure,64_bit_register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,1,Rm,,,,,1,0,1,0,0,1,Rn,,,,,Rt,,,,,0x0DE0A400,,"//		ARM64Op_ld4_single_structure_64_bit_register_offset,            	/* 0x0DE0A400	LD4       	Rm != 11111 */","//		0x0DE0A400,	/* LD4       	ARM64Op_ld4_single_structure_64_bit_register_offset	Rm != 11111 */"
1181,//,,,LD2R,Register_offset,,Register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,1,Rm,,,,,1,1,0,0,-,-,Rn,,,,,Rt,,,,,0x0DE0C000,,"//		ARM64Op_ld2r_Register_offset,                                   	/* 0x0DE0C000	LD2R      	Rm != 11111 */","//		0x0DE0C000,	/* LD2R      	ARM64Op_ld2r_Register_offset	Rm != 11111 */"
1182,//,,,LD4R,Register_offset,,Register_offset,Rm != 11111,0,Q,0,0,1,1,0,1,1,1,1,Rm,,,,,1,1,1,0,-,-,Rn,,,,,Rt,,,,,0x0DE0E000,,"//		ARM64Op_ld4r_Register_offset,                                   	/* 0x0DE0E000	LD4R      	Rm != 11111 */","//		0x0DE0E000,	/* LD4R      	ARM64Op_ld4r_Register_offset	Rm != 11111 */"
1183,//,,,LD2,single_structure_8_bit_immediate_offset,single_structure,8_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,1,1,1,1,1,1,0,0,0,-,-,-,Rn,,,,,Rt,,,,,0x0DFF0000,,"//		ARM64Op_ld2_single_structure_8_bit_immediate_offset,            	/* 0x0DFF0000	LD2       	 */","//		0x0DFF0000,	/* LD2       	ARM64Op_ld2_single_structure_8_bit_immediate_offset	 */"
1184,//,,,LD4,single_structure_8_bit_immediate_offset,single_structure,8_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,1,1,1,1,1,1,0,0,1,-,-,-,Rn,,,,,Rt,,,,,0x0DFF2000,,"//		ARM64Op_ld4_single_structure_8_bit_immediate_offset,            	/* 0x0DFF2000	LD4       	 */","//		0x0DFF2000,	/* LD4       	ARM64Op_ld4_single_structure_8_bit_immediate_offset	 */"
1185,//,,,LD2,single_structure_16_bit_immediate_offset,single_structure,16_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,1,1,1,1,1,1,0,1,0,-,x,0,Rn,,,,,Rt,,,,,0x0DFF4000,,"//		ARM64Op_ld2_single_structure_16_bit_immediate_offset,           	/* 0x0DFF4000	LD2       	 */","//		0x0DFF4000,	/* LD2       	ARM64Op_ld2_single_structure_16_bit_immediate_offset	 */"
1186,//,,,LD4,single_structure_16_bit_immediate_offset,single_structure,16_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,1,1,1,1,1,1,0,1,1,-,x,0,Rn,,,,,Rt,,,,,0x0DFF6000,,"//		ARM64Op_ld4_single_structure_16_bit_immediate_offset,           	/* 0x0DFF6000	LD4       	 */","//		0x0DFF6000,	/* LD4       	ARM64Op_ld4_single_structure_16_bit_immediate_offset	 */"
1187,//,,,LD2,single_structure_32_bit_immediate_offset,single_structure,32_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,1,1,1,1,1,1,1,0,0,-,0,0,Rn,,,,,Rt,,,,,0x0DFF8000,,"//		ARM64Op_ld2_single_structure_32_bit_immediate_offset,           	/* 0x0DFF8000	LD2       	 */","//		0x0DFF8000,	/* LD2       	ARM64Op_ld2_single_structure_32_bit_immediate_offset	 */"
1188,//,,,LD2,single_structure_64_bit_immediate_offset,single_structure,64_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,1,1,1,1,1,1,1,0,0,0,0,1,Rn,,,,,Rt,,,,,0x0DFF8400,,"//		ARM64Op_ld2_single_structure_64_bit_immediate_offset,           	/* 0x0DFF8400	LD2       	 */","//		0x0DFF8400,	/* LD2       	ARM64Op_ld2_single_structure_64_bit_immediate_offset	 */"
1189,//,,,LD4,single_structure_32_bit_immediate_offset,single_structure,32_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,1,1,1,1,1,1,1,0,1,-,0,0,Rn,,,,,Rt,,,,,0x0DFFA000,,"//		ARM64Op_ld4_single_structure_32_bit_immediate_offset,           	/* 0x0DFFA000	LD4       	 */","//		0x0DFFA000,	/* LD4       	ARM64Op_ld4_single_structure_32_bit_immediate_offset	 */"
1190,//,,,LD4,single_structure_64_bit_immediate_offset,single_structure,64_bit_immediate_offset,,0,Q,0,0,1,1,0,1,1,1,1,1,1,1,1,1,1,0,1,0,0,1,Rn,,,,,Rt,,,,,0x0DFFA400,,"//		ARM64Op_ld4_single_structure_64_bit_immediate_offset,           	/* 0x0DFFA400	LD4       	 */","//		0x0DFFA400,	/* LD4       	ARM64Op_ld4_single_structure_64_bit_immediate_offset	 */"
1191,//,,,LD2R,Immediate_offset,,Immediate_offset,,0,Q,0,0,1,1,0,1,1,1,1,1,1,1,1,1,1,1,0,0,-,-,Rn,,,,,Rt,,,,,0x0DFFC000,,"//		ARM64Op_ld2r_Immediate_offset,                                  	/* 0x0DFFC000	LD2R      	 */","//		0x0DFFC000,	/* LD2R      	ARM64Op_ld2r_Immediate_offset	 */"
1192,//,,,LD4R,Immediate_offset,,Immediate_offset,,0,Q,0,0,1,1,0,1,1,1,1,1,1,1,1,1,1,1,1,0,-,-,Rn,,,,,Rt,,,,,0x0DFFE000,,"//		ARM64Op_ld4r_Immediate_offset,                                  	/* 0x0DFFE000	LD4R      	 */","//		0x0DFFE000,	/* LD4R      	ARM64Op_ld4r_Immediate_offset	 */"