Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Source\cgb\system.qsys --block-symbol-file --output-directory=C:\Source\cgb\system --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading cgb/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding uart_0 [altera_avalon_uart 19.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Warning: system.uart_0: uart_0.s1 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Source\cgb\system.qsys --synthesis=VERILOG --output-directory=C:\Source\cgb\system\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading cgb/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding uart_0 [altera_avalon_uart 19.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Warning: system.uart_0: uart_0.s1 must be connected to an Avalon-MM master
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: uart_0: Starting RTL generation for module 'system_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=system_uart_0 --dir=C:/Users/nxf58324/AppData/Local/Temp/4/alt8358_7396886437805658337.dir/0002_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/nxf58324/AppData/Local/Temp/4/alt8358_7396886437805658337.dir/0002_uart_0_gen//system_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'system_uart_0'
Info: uart_0: "system" instantiated altera_avalon_uart "uart_0"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: system: Done "system" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
