<profile>

<section name = "Vivado HLS Report for 'A_IO_L2_in_boundary'" level="0">
<item name = "Date">Sat Sep 14 23:31:24 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.032 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">811, 33580, 4.055 us, 0.168 ms, 811, 33580, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_A_IO_L2_in_intra_trans_fu_103">A_IO_L2_in_intra_trans, 1, 514, 5.000 ns, 2.570 us, 1, 514, none</column>
<column name="grp_A_IO_L2_in_inter_trans_boundary_fu_111">A_IO_L2_in_inter_trans_boundary, 10, 10, 50.000 ns, 50.000 ns, 10, 10, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">808, 33064, 202 ~ 8266, -, -, 4, no</column>
<column name=" + Loop 1.1">200, 8264, 50 ~ 2066, -, -, 4, no</column>
<column name="  ++ Loop 1.1.1">48, 2064, 12 ~ 516, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 45, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 53, 312, -</column>
<column name="Memory">30, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 194, -</column>
<column name="Register">-, -, 32, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">2, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_A_IO_L2_in_inter_trans_boundary_fu_111">A_IO_L2_in_inter_trans_boundary, 0, 0, 14, 88, 0</column>
<column name="grp_A_IO_L2_in_intra_trans_fu_103">A_IO_L2_in_intra_trans, 0, 0, 39, 224, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_A_ping_V_U">A_IO_L2_in_local_A_ping_V, 15, 0, 0, 0, 8, 512, 1, 4096</column>
<column name="local_A_pong_V_U">A_IO_L2_in_local_A_ping_V, 15, 0, 0, 0, 8, 512, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c0_V_fu_133_p2">+, 0, 0, 4, 3, 1</column>
<column name="c1_V_fu_145_p2">+, 0, 0, 4, 3, 1</column>
<column name="c2_V_fu_157_p2">+, 0, 0, 4, 3, 1</column>
<column name="icmp_ln270_fu_127_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln271_fu_139_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln272_fu_151_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="xor_ln316_fu_163_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="arb_2_reg_91">9, 2, 1, 2</column>
<column name="fifo_A_in_V_V_read">9, 2, 1, 2</column>
<column name="fifo_A_local_out_V_V_write">9, 2, 1, 2</column>
<column name="grp_A_IO_L2_in_intra_trans_fu_103_intra_trans_en">15, 3, 1, 3</column>
<column name="grp_A_IO_L2_in_intra_trans_fu_103_local_A_V_q0">15, 3, 512, 1536</column>
<column name="local_A_ping_V_ce0">9, 2, 1, 2</column>
<column name="local_A_ping_V_ce1">9, 2, 1, 2</column>
<column name="local_A_ping_V_we1">9, 2, 1, 2</column>
<column name="local_A_pong_V_ce0">9, 2, 1, 2</column>
<column name="local_A_pong_V_ce1">9, 2, 1, 2</column>
<column name="local_A_pong_V_we1">9, 2, 1, 2</column>
<column name="p_016_0_reg_58">9, 2, 3, 6</column>
<column name="p_047_0_reg_69">9, 2, 3, 6</column>
<column name="p_060_0_reg_80">9, 2, 3, 6</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="arb_2_reg_91">1, 0, 1, 0</column>
<column name="c0_V_reg_184">3, 0, 3, 0</column>
<column name="c1_V_reg_197">3, 0, 3, 0</column>
<column name="c2_V_reg_205">3, 0, 3, 0</column>
<column name="grp_A_IO_L2_in_inter_trans_boundary_fu_111_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_A_IO_L2_in_intra_trans_fu_103_ap_start_reg">1, 0, 1, 0</column>
<column name="intra_trans_en_0_fu_46">1, 0, 1, 0</column>
<column name="intra_trans_en_0_load_3_reg_210">1, 0, 1, 0</column>
<column name="intra_trans_en_0_load_reg_189">1, 0, 1, 0</column>
<column name="p_016_0_reg_58">3, 0, 3, 0</column>
<column name="p_047_0_reg_69">3, 0, 3, 0</column>
<column name="p_060_0_reg_80">3, 0, 3, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, A_IO_L2_in_boundary, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, A_IO_L2_in_boundary, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, A_IO_L2_in_boundary, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, A_IO_L2_in_boundary, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, A_IO_L2_in_boundary, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, A_IO_L2_in_boundary, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, A_IO_L2_in_boundary, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, A_IO_L2_in_boundary, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, A_IO_L2_in_boundary, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, A_IO_L2_in_boundary, return value</column>
<column name="fifo_A_in_V_V_dout">in, 512, ap_fifo, fifo_A_in_V_V, pointer</column>
<column name="fifo_A_in_V_V_empty_n">in, 1, ap_fifo, fifo_A_in_V_V, pointer</column>
<column name="fifo_A_in_V_V_read">out, 1, ap_fifo, fifo_A_in_V_V, pointer</column>
<column name="fifo_A_local_out_V_V_din">out, 64, ap_fifo, fifo_A_local_out_V_V, pointer</column>
<column name="fifo_A_local_out_V_V_full_n">in, 1, ap_fifo, fifo_A_local_out_V_V, pointer</column>
<column name="fifo_A_local_out_V_V_write">out, 1, ap_fifo, fifo_A_local_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
