/*
rst
| sel_read_a
| |    sel_read_b
| |    |    en_write_reg
| |    |    | sel_write_reg
| |    |    | |    data_write_reg
| |    |    | |    |        en_write_flags
| |    |    | |    |        | data_write_flags
| |    |    | |    |        | |    en_write_ip
| |    |    | |    |        | |    | data_write_ip
| |    |    | |    |        | |    | |         r_read_a r_read_b r_flags  r_ip     r_cs     r_ds
| |    |    | |    |        | |    | |         |        |        |        |        |        | 
0_0000_0000_0_0000_00000000_0_0000_0_00000000__00000000_00000000_00000000_00000000_00000000_00000000 */
// At the start all registers are zeroes
0_0000_0000_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_0001_0001_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_0010_0010_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_0011_0011_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_0100_0100_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_0101_0101_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_0110_0110_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_0111_0111_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_1000_1000_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_1001_1001_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_1010_1010_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_1011_1011_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_1100_1100_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_1101_1101_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_1110_1110_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_1111_1111_0_XXXX_XXXXXXXX_0_XXXX_0_XXXXXXXX__11111111_11111111_00000000_00000000_00000000_00000000 // Except the `always FF` register
// If we write to a register the changes are reflected on next clock
0_0001_0001_1_0001_00010001_0_XXXX_0_XXXXXXXX__00000000_00000000_00000000_00000000_00000000_00000000
0_0001_0001_1_0010_00100010_0_XXXX_0_XXXXXXXX__00010001_00010001_00000000_00000000_00000000_00000000
0_0010_0010_1_0011_00110011_0_XXXX_0_XXXXXXXX__00100010_00100010_00000000_00000000_00000000_00000000
0_0011_0011_1_0100_01000100_0_XXXX_0_XXXXXXXX__00110011_00110011_00000000_00000000_00000000_00000000
0_0100_0100_1_0101_01010101_0_XXXX_0_XXXXXXXX__01000100_01000100_00000000_00000000_00000000_00000000