# hades.models.Design file
#  
[name] Aula27_04
[components]
hades.models.gates.InvSmall i8 13800 6000 @N 1001 5.0E-9
hades.models.gates.InvSmall i7 13800 7200 @N 1001 5.0E-9
hades.models.gates.And2 i6 9600 4200 @N 1001 1.0E-8
hades.models.gates.And2 i5 15000 9000 @N 1001 1.0E-8
hades.models.gates.Or2 i4 18000 6000 @N 1001 1.0E-8
hades.models.gates.Or2 i3 18000 3000 @N 1001 1.0E-8
hades.models.gates.Or2 i2 9600 9600 @N 1001 1.0E-8
hades.models.rtlib.io.IpinVector i1 12600 1200 @N 1001 2 01_B 1.0E-9 2
hades.models.rtlib.io.IpinVector i0 7200 7800 @N 1001 6 011110_B 1.0E-9 2
hades.models.rtlib.io.MergeBits i12 18600 12000 @N 1001 3 1.0E-8
hades.models.rtlib.io.OpinVector i11 23400 12600 @N 1001 3 1.0E-9 2
hades.models.rtlib.io.Expander i10 2400 9600 @N 1001 6 1.0E-8
hades.models.rtlib.io.Expander i9 7800 2400 @N 1001 2 1.0E-8
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 2 i10 Y0 i2 B 2 2 6000 10800 6000 11400 2 6000 11400 9600 11400 0 
hades.signals.SignalStdLogicVector n8 6 2 i0 Y i10 A 3 2 7200 7800 7200 9000 2 7200 9000 3000 9000 2 3000 9000 3000 9600 0 
hades.signals.SignalStdLogic1164 n7 2 i10 Y1 i6 B 4 2 5400 10800 5400 12000 2 5400 12000 9000 12000 2 9000 12000 9000 6000 2 9000 6000 9600 6000 0 
hades.signals.SignalStdLogic1164 n6 2 i6 Y i3 B 2 2 13200 5400 18000 5400 2 18000 5400 18000 4800 0 
hades.signals.SignalStdLogic1164 n5 4 i9 Y1 i5 A i6 A i8 A 6 2 8400 6600 8400 9600 2 8400 9600 15000 9600 2 8400 3600 8400 4800 2 8400 4800 9600 4800 2 8400 4800 8400 6600 2 8400 6600 13800 6600 2 8400 4800 8400 6600 
hades.signals.SignalStdLogic1164 n4 2 i9 Y0 i3 A 4 2 9000 3600 9000 4200 2 9000 4200 17400 4200 2 17400 4200 17400 3600 2 17400 3600 18000 3600 0 
hades.signals.SignalStdLogicVector n3 2 2 i1 Y i9 A 4 2 12600 1200 13200 1200 2 13200 1200 13200 1800 2 13200 1800 8400 1800 2 8400 1800 8400 2400 0 
hades.signals.SignalStdLogicVector n15 3 2 i12 Y i11 A 4 2 19200 13200 19200 13800 2 19200 13800 22800 13800 2 22800 13800 22800 12600 2 22800 12600 23400 12600 0 
hades.signals.SignalStdLogic1164 n2 2 i7 Y i4 B 1 2 18000 7800 15600 7800 0 
hades.signals.SignalStdLogic1164 n14 2 i3 Y i12 A2 4 2 21600 4200 23400 4200 2 23400 4200 23400 10800 2 23400 10800 19200 10800 2 19200 10800 19200 12000 0 
hades.signals.SignalStdLogic1164 n1 2 i8 Y i4 A 1 2 15600 6600 18000 6600 0 
hades.signals.SignalStdLogic1164 n13 2 i4 Y i12 A1 3 2 21600 7200 21600 9000 2 21600 9000 19800 9000 2 19800 9000 19800 12000 0 
hades.signals.SignalStdLogic1164 n0 2 i2 Y i5 B 1 2 13200 10800 15000 10800 0 
hades.signals.SignalStdLogic1164 n12 2 i5 Y i12 A0 2 2 18600 10200 20400 10200 2 20400 10200 20400 12000 0 
hades.signals.SignalStdLogic1164 n11 2 i10 Y2 i7 A 3 2 4800 10800 4800 13200 2 4800 13200 13800 13200 2 13800 13200 13800 7800 0 
hades.signals.SignalStdLogic1164 n10 2 i10 Y3 i2 A 4 2 4200 10800 4200 12600 2 4200 12600 8400 12600 2 8400 12600 8400 10200 2 8400 10200 9600 10200 0 
[end signals]
[end]
