{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615654887870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615654887870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 13 18:01:27 2021 " "Processing started: Sat Mar 13 18:01:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615654887870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654887870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_lab -c nios_lab_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_lab -c nios_lab_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654887870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615654889879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615654889879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/nios_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/nios_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys " "Found entity 1: nios_sys" {  } { { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_irq_mapper " "Found entity 1: nios_sys_irq_mapper" {  } { { "nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0 " "Found entity 1: nios_sys_mm_interconnect_0" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_sys_mm_interconnect_0_rsp_mux_001" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903938 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_mux " "Found entity 1: nios_sys_mm_interconnect_0_rsp_mux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_demux_011 " "Found entity 1: nios_sys_mm_interconnect_0_rsp_demux_011" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_011.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_demux_009 " "Found entity 1: nios_sys_mm_interconnect_0_rsp_demux_009" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_009.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_demux_005 " "Found entity 1: nios_sys_mm_interconnect_0_rsp_demux_005" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_005.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios_sys_mm_interconnect_0_rsp_demux_003" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_demux " "Found entity 1: nios_sys_mm_interconnect_0_rsp_demux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_sys_mm_interconnect_0_cmd_mux_003" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_mux " "Found entity 1: nios_sys_mm_interconnect_0_cmd_mux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_sys_mm_interconnect_0_cmd_demux_001" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_demux " "Found entity 1: nios_sys_mm_interconnect_0_cmd_demux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615654903985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615654903985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_005_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903985 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router_005 " "Found entity 2: nios_sys_mm_interconnect_0_router_005" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615654903985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615654903985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_002_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903985 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router_002 " "Found entity 2: nios_sys_mm_interconnect_0_router_002" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615654903985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615654903985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_001_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903985 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router_001 " "Found entity 2: nios_sys_mm_interconnect_0_router_001" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654903985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654903985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615654904001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615654904001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904001 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router " "Found entity 2: nios_sys_mm_interconnect_0_router" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_timer0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_timer0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_timer0 " "Found entity 1: nios_sys_timer0" {  } { { "nios_sys/synthesis/submodules/nios_sys_timer0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_timer0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_sys_id " "Found entity 1: nios_sys_sys_id" {  } { { "nios_sys/synthesis/submodules/nios_sys_sys_id.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_spi_lis3dh " "Found entity 1: nios_sys_spi_lis3dh" {  } { { "nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file nios_sys/synthesis/submodules/nios_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_pll_dffpipe_l2c " "Found entity 1: nios_sys_pll_dffpipe_l2c" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904047 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_pll_stdsync_sv6 " "Found entity 2: nios_sys_pll_stdsync_sv6" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904047 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sys_pll_altpll_50g2 " "Found entity 3: nios_sys_pll_altpll_50g2" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904047 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sys_pll " "Found entity 4: nios_sys_pll" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_pio_lis3dh.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_pio_lis3dh.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_pio_lis3dh " "Found entity 1: nios_sys_pio_lis3dh" {  } { { "nios_sys/synthesis/submodules/nios_sys_pio_lis3dh.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pio_lis3dh.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_pio_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_pio_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_pio_leds " "Found entity 1: nios_sys_pio_leds" {  } { { "nios_sys/synthesis/submodules/nios_sys_pio_leds.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pio_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_pio_button.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_pio_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_pio_button " "Found entity 1: nios_sys_pio_button" {  } { { "nios_sys/synthesis/submodules/nios_sys_pio_button.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pio_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_onchip_ram " "Found entity 1: nios_sys_onchip_ram" {  } { { "nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file nios_sys/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904079 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904079 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904079 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904079 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904079 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_util.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904079 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_util.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "nios_sys/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios " "Found entity 1: nios_sys_nios" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_register_bank_a_module " "Found entity 1: nios_sys_nios_cpu_register_bank_a_module" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_nios_cpu_register_bank_b_module " "Found entity 2: nios_sys_nios_cpu_register_bank_b_module" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sys_nios_cpu_nios2_oci_debug " "Found entity 3: nios_sys_nios_cpu_nios2_oci_debug" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sys_nios_cpu_nios2_oci_break " "Found entity 4: nios_sys_nios_cpu_nios2_oci_break" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sys_nios_cpu_nios2_oci_xbrk " "Found entity 5: nios_sys_nios_cpu_nios2_oci_xbrk" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_sys_nios_cpu_nios2_oci_dbrk " "Found entity 6: nios_sys_nios_cpu_nios2_oci_dbrk" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_sys_nios_cpu_nios2_oci_itrace " "Found entity 7: nios_sys_nios_cpu_nios2_oci_itrace" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_sys_nios_cpu_nios2_oci_td_mode " "Found entity 8: nios_sys_nios_cpu_nios2_oci_td_mode" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_sys_nios_cpu_nios2_oci_dtrace " "Found entity 9: nios_sys_nios_cpu_nios2_oci_dtrace" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_sys_nios_cpu_nios2_oci_fifo " "Found entity 13: nios_sys_nios_cpu_nios2_oci_fifo" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_sys_nios_cpu_nios2_oci_pib " "Found entity 14: nios_sys_nios_cpu_nios2_oci_pib" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_sys_nios_cpu_nios2_oci_im " "Found entity 15: nios_sys_nios_cpu_nios2_oci_im" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_sys_nios_cpu_nios2_performance_monitors " "Found entity 16: nios_sys_nios_cpu_nios2_performance_monitors" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_sys_nios_cpu_nios2_avalon_reg " "Found entity 17: nios_sys_nios_cpu_nios2_avalon_reg" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_sys_nios_cpu_ociram_sp_ram_module " "Found entity 18: nios_sys_nios_cpu_ociram_sp_ram_module" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_sys_nios_cpu_nios2_ocimem " "Found entity 19: nios_sys_nios_cpu_nios2_ocimem" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_sys_nios_cpu_nios2_oci " "Found entity 20: nios_sys_nios_cpu_nios2_oci" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_sys_nios_cpu " "Found entity 21: nios_sys_nios_cpu" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_debug_slave_sysclk " "Found entity 1: nios_sys_nios_cpu_debug_slave_sysclk" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_debug_slave_tck " "Found entity 1: nios_sys_nios_cpu_debug_slave_tck" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_tck.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_debug_slave_wrapper " "Found entity 1: nios_sys_nios_cpu_debug_slave_wrapper" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_test_bench " "Found entity 1: nios_sys_nios_cpu_test_bench" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_test_bench.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_jtag_uart_sim_scfifo_w " "Found entity 1: nios_sys_jtag_uart_sim_scfifo_w" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904251 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_jtag_uart_scfifo_w " "Found entity 2: nios_sys_jtag_uart_scfifo_w" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904251 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sys_jtag_uart_sim_scfifo_r " "Found entity 3: nios_sys_jtag_uart_sim_scfifo_r" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904251 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sys_jtag_uart_scfifo_r " "Found entity 4: nios_sys_jtag_uart_scfifo_r" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904251 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sys_jtag_uart " "Found entity 5: nios_sys_jtag_uart" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_adc0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_adc0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_adc0 " "Found entity 1: nios_sys_adc0" {  } { { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904282 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615654904297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "nios_sys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "nios_sys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_lab_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_lab_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_lab_top " "Found entity 1: nios_lab_top" {  } { { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654904313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654904313 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_sys_spi_lis3dh.v(402) " "Verilog HDL or VHDL warning at nios_sys_spi_lis3dh.v(402): conditional expression evaluates to a constant" {  } { { "nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1615654904360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_lab_top " "Elaborating entity \"nios_lab_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615654904610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys nios_sys:u0 " "Elaborating entity \"nios_sys\" for hierarchy \"nios_sys:u0\"" {  } { { "nios_lab_top.v" "u0" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654904657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_adc0 nios_sys:u0\|nios_sys_adc0:adc0 " "Elaborating entity \"nios_sys_adc0\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\"" {  } { { "nios_sys/synthesis/nios_sys.v" "adc0" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654904719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "control_internal" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654904735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654904735 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615654904735 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654904829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654904829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654904829 ""}  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615654904829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654904844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905203 ""}  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615654905203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654905282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654905282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654905328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654905328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654905375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654905375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654905453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654905453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654905563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654905563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654905672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654905672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "sequencer_internal" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "sample_store_internal" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654905985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654905985 ""}  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615654905985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_v5s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654906063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654906063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654906063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_jtag_uart nios_sys:u0\|nios_sys_jtag_uart:jtag_uart " "Elaborating entity \"nios_sys_jtag_uart\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\"" {  } { { "nios_sys/synthesis/nios_sys.v" "jtag_uart" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654906109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_jtag_uart_scfifo_w nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w " "Elaborating entity \"nios_sys_jtag_uart_scfifo_w\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "the_nios_sys_jtag_uart_scfifo_w" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654906125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "wfifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654906344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654906344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654906344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654906344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654906344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654906344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654906344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654906344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654906344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654906344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654906344 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615654906344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654906422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654906422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654906422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654906453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654906453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654906469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654906500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654906500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654906516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654906609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654906609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654906609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_jtag_uart_scfifo_r nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_r:the_nios_sys_jtag_uart_scfifo_r " "Elaborating entity \"nios_sys_jtag_uart_scfifo_r\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_r:the_nios_sys_jtag_uart_scfifo_r\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "the_nios_sys_jtag_uart_scfifo_r" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654906641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "nios_sys_jtag_uart_alt_jtag_atlantic" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654907078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654907109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654907109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654907109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654907109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654907109 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615654907109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654907922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios nios_sys:u0\|nios_sys_nios:nios " "Elaborating entity \"nios_sys_nios\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\"" {  } { { "nios_sys/synthesis/nios_sys.v" "nios" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu " "Elaborating entity \"nios_sys_nios_cpu\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios.v" "cpu" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_test_bench nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_test_bench:the_nios_sys_nios_cpu_test_bench " "Elaborating entity \"nios_sys_nios_cpu_test_bench\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_test_bench:the_nios_sys_nios_cpu_test_bench\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_test_bench" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_register_bank_a_module nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a " "Elaborating entity \"nios_sys_nios_cpu_register_bank_a_module\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "nios_sys_nios_cpu_register_bank_a" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_altsyncram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654908453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654908453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654908453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654908453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654908453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654908453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654908453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654908453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654908453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654908453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654908453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654908453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654908453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654908453 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615654908453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654908546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654908546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_register_bank_b_module nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_b_module:nios_sys_nios_cpu_register_bank_b " "Elaborating entity \"nios_sys_nios_cpu_register_bank_b_module\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_b_module:nios_sys_nios_cpu_register_bank_b\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "nios_sys_nios_cpu_register_bank_b" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_debug nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_debug:the_nios_sys_nios_cpu_nios2_oci_debug " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_debug\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_debug:the_nios_sys_nios_cpu_nios2_oci_debug\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_debug" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_break nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_break:the_nios_sys_nios_cpu_nios2_oci_break " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_break\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_break:the_nios_sys_nios_cpu_nios2_oci_break\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_break" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_xbrk nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_xbrk:the_nios_sys_nios_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_xbrk\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_xbrk:the_nios_sys_nios_cpu_nios2_oci_xbrk\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_xbrk" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_dbrk nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_dbrk:the_nios_sys_nios_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_dbrk\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_dbrk:the_nios_sys_nios_cpu_nios2_oci_dbrk\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_dbrk" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_itrace nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_itrace:the_nios_sys_nios_cpu_nios2_oci_itrace " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_itrace\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_itrace:the_nios_sys_nios_cpu_nios2_oci_itrace\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_itrace" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_dtrace nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_dtrace:the_nios_sys_nios_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_dtrace\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_dtrace:the_nios_sys_nios_cpu_nios2_oci_dtrace\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_dtrace" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_td_mode nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_dtrace:the_nios_sys_nios_cpu_nios2_oci_dtrace\|nios_sys_nios_cpu_nios2_oci_td_mode:nios_sys_nios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_td_mode\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_dtrace:the_nios_sys_nios_cpu_nios2_oci_dtrace\|nios_sys_nios_cpu_nios2_oci_td_mode:nios_sys_nios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "nios_sys_nios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_fifo nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_fifo\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_fifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo\|nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt:the_nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo\|nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt:the_nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo\|nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc:the_nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo\|nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc:the_nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo\|nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc:the_nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo\|nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc:the_nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_pib nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_pib:the_nios_sys_nios_cpu_nios2_oci_pib " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_pib\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_pib:the_nios_sys_nios_cpu_nios2_oci_pib\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_pib" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_im nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_im:the_nios_sys_nios_cpu_nios2_oci_im " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_im\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_im:the_nios_sys_nios_cpu_nios2_oci_im\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_im" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_avalon_reg nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_avalon_reg:the_nios_sys_nios_cpu_nios2_avalon_reg " "Elaborating entity \"nios_sys_nios_cpu_nios2_avalon_reg\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_avalon_reg:the_nios_sys_nios_cpu_nios2_avalon_reg\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_avalon_reg" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_ocimem nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem " "Elaborating entity \"nios_sys_nios_cpu_nios2_ocimem\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_ocimem" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654908968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_ociram_sp_ram_module nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram " "Elaborating entity \"nios_sys_nios_cpu_ociram_sp_ram_module\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "nios_sys_nios_cpu_ociram_sp_ram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_altsyncram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909062 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615654909062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654909156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654909156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_debug_slave_wrapper nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper " "Elaborating entity \"nios_sys_nios_cpu_debug_slave_wrapper\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_debug_slave_wrapper" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_debug_slave_tck nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|nios_sys_nios_cpu_debug_slave_tck:the_nios_sys_nios_cpu_debug_slave_tck " "Elaborating entity \"nios_sys_nios_cpu_debug_slave_tck\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|nios_sys_nios_cpu_debug_slave_tck:the_nios_sys_nios_cpu_debug_slave_tck\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "the_nios_sys_nios_cpu_debug_slave_tck" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_debug_slave_sysclk nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|nios_sys_nios_cpu_debug_slave_sysclk:the_nios_sys_nios_cpu_debug_slave_sysclk " "Elaborating entity \"nios_sys_nios_cpu_debug_slave_sysclk\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|nios_sys_nios_cpu_debug_slave_sysclk:the_nios_sys_nios_cpu_debug_slave_sysclk\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "the_nios_sys_nios_cpu_debug_slave_sysclk" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "nios_sys_nios_cpu_debug_slave_phy" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy " "Instantiated megafunction \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909406 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615654909406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909406 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash nios_sys:u0\|altera_onchip_flash:onchip_flash " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\"" {  } { { "nios_sys/synthesis/nios_sys.v" "onchip_flash" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909515 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(220) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object \"read_count\" assigned a value but never read" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615654909515 "|nios_lab_top|nios_sys:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909624 ""}  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615654909624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909734 ""}  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615654909734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_onchip_ram nios_sys:u0\|nios_sys_onchip_ram:onchip_ram " "Elaborating entity \"nios_sys_onchip_ram\" for hierarchy \"nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\"" {  } { { "nios_sys/synthesis/nios_sys.v" "onchip_ram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" "the_altsyncram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654909952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_sys_onchip_ram.hex " "Parameter \"init_file\" = \"nios_sys_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654909952 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615654909952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3g1 " "Found entity 1: altsyncram_j3g1" {  } { { "db/altsyncram_j3g1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_j3g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654910030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654910030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3g1 nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_j3g1:auto_generated " "Elaborating entity \"altsyncram_j3g1\" for hierarchy \"nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_j3g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654910030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_pio_button nios_sys:u0\|nios_sys_pio_button:pio_button " "Elaborating entity \"nios_sys_pio_button\" for hierarchy \"nios_sys:u0\|nios_sys_pio_button:pio_button\"" {  } { { "nios_sys/synthesis/nios_sys.v" "pio_button" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654910437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_pio_leds nios_sys:u0\|nios_sys_pio_leds:pio_leds " "Elaborating entity \"nios_sys_pio_leds\" for hierarchy \"nios_sys:u0\|nios_sys_pio_leds:pio_leds\"" {  } { { "nios_sys/synthesis/nios_sys.v" "pio_leds" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654910452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_pio_lis3dh nios_sys:u0\|nios_sys_pio_lis3dh:pio_lis3dh " "Elaborating entity \"nios_sys_pio_lis3dh\" for hierarchy \"nios_sys:u0\|nios_sys_pio_lis3dh:pio_lis3dh\"" {  } { { "nios_sys/synthesis/nios_sys.v" "pio_lis3dh" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654910468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_pll nios_sys:u0\|nios_sys_pll:pll " "Elaborating entity \"nios_sys_pll\" for hierarchy \"nios_sys:u0\|nios_sys_pll:pll\"" {  } { { "nios_sys/synthesis/nios_sys.v" "pll" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654910483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_pll_stdsync_sv6 nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"nios_sys_pll_stdsync_sv6\" for hierarchy \"nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_stdsync_sv6:stdsync2\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "stdsync2" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654910499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_pll_dffpipe_l2c nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_stdsync_sv6:stdsync2\|nios_sys_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios_sys_pll_dffpipe_l2c\" for hierarchy \"nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_stdsync_sv6:stdsync2\|nios_sys_pll_dffpipe_l2c:dffpipe3\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "dffpipe3" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654910546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_pll_altpll_50g2 nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1 " "Elaborating entity \"nios_sys_pll_altpll_50g2\" for hierarchy \"nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "sd1" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654910546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_spi_lis3dh nios_sys:u0\|nios_sys_spi_lis3dh:spi_lis3dh " "Elaborating entity \"nios_sys_spi_lis3dh\" for hierarchy \"nios_sys:u0\|nios_sys_spi_lis3dh:spi_lis3dh\"" {  } { { "nios_sys/synthesis/nios_sys.v" "spi_lis3dh" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654910577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_sys_id nios_sys:u0\|nios_sys_sys_id:sys_id " "Elaborating entity \"nios_sys_sys_id\" for hierarchy \"nios_sys:u0\|nios_sys_sys_id:sys_id\"" {  } { { "nios_sys/synthesis/nios_sys.v" "sys_id" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654910608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_timer0 nios_sys:u0\|nios_sys_timer0:timer0 " "Elaborating entity \"nios_sys_timer0\" for hierarchy \"nios_sys:u0\|nios_sys_timer0:timer0\"" {  } { { "nios_sys/synthesis/nios_sys.v" "timer0" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654910608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_sys_mm_interconnect_0\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_sys/synthesis/nios_sys.v" "mm_interconnect_0" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654910640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios_data_master_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_data_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "onchip_flash_data_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_leds_s1_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "pio_leds_s1_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer0_s1_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "timer0_s1_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc0_sample_store_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc0_sample_store_csr_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "adc0_sample_store_csr_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc0_sequencer_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc0_sequencer_csr_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "adc0_sequencer_csr_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_lis3dh_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_lis3dh_spi_control_port_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "spi_lis3dh_spi_control_port_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios_data_master_agent" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_data_agent\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "onchip_flash_data_agent" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "pll_pll_slave_agent_rdata_fifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc0_sample_store_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc0_sample_store_csr_agent_rsp_fifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "adc0_sample_store_csr_agent_rsp_fifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 3819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc0_sample_store_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc0_sample_store_csr_agent_rdata_fifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "adc0_sample_store_csr_agent_rdata_fifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 3860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router:router " "Elaborating entity \"nios_sys_mm_interconnect_0_router\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router:router\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "router" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_default_decode nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router:router\|nios_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router:router\|nios_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_001 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_sys_mm_interconnect_0_router_001\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "router_001" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_001_default_decode nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_001:router_001\|nios_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_001:router_001\|nios_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_002 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_sys_mm_interconnect_0_router_002\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "router_002" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_002_default_decode nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_002:router_002\|nios_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_002:router_002\|nios_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_005 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_sys_mm_interconnect_0_router_005\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_005:router_005\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "router_005" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_005_default_decode nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_005:router_005\|nios_sys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_sys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_005:router_005\|nios_sys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654911967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_cmd_demux nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "cmd_demux" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_cmd_demux_001 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_sys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_cmd_mux nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "cmd_mux" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_cmd_mux_003 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios_sys_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_demux nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_demux" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_demux_003 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_demux_005 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_demux_005\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_demux_005" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_demux_009 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_009:rsp_demux_009 " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_demux_009\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_009:rsp_demux_009\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_demux_009" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_demux_011 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_011:rsp_demux_011 " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_demux_011\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_011:rsp_demux_011\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_demux_011" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 5009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_mux nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_mux" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 5138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_mux_001 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 5167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "crosser" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 5201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_avalon_st_adapter nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 5468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_irq_mapper nios_sys:u0\|nios_sys_irq_mapper:irq_mapper " "Elaborating entity \"nios_sys_irq_mapper\" for hierarchy \"nios_sys:u0\|nios_sys_irq_mapper:irq_mapper\"" {  } { { "nios_sys/synthesis/nios_sys.v" "irq_mapper" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "nios_sys/synthesis/nios_sys.v" "irq_synchronizer" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654912717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615654912717 ""}  } { { "nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615654912717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912717 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_sys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_sys:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_sys/synthesis/nios_sys.v" "rst_controller" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_sys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_sys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_sys/synthesis/nios_sys.v" "rst_controller_001" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654912795 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1615654915482 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.13.18:02:01 Progress: Loading sld214f5fb6/alt_sld_fab_wrapper_hw.tcl " "2021.03.13.18:02:01 Progress: Loading sld214f5fb6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654921762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654926277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654926495 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654932319 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654932460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654932569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654932725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654932741 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654932741 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1615654933460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld214f5fb6/alt_sld_fab.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/ip/sld214f5fb6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654933756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654933756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654933881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654933881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654933881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654933881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654933975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654933975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654934100 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654934100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654934100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615654934209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654934209 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937662 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937662 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937662 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937662 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937662 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937662 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937662 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937662 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937662 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937662 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937662 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937662 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1615654937662 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1615654937662 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937802 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937802 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937802 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937802 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937802 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937802 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937802 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937802 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937802 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937802 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937802 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615654937802 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1615654937802 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1615654937802 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615654941270 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" 243 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" 132 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2878 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 3878 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" 253 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 352 -1 0 } } { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 3500 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 398 -1 0 } } { "nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 276 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_timer0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_timer0.v" 167 -1 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1615654941473 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1615654941473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654943707 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "142 " "142 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1615654946597 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1615654946800 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1615654946800 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654947066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/output_files/nios_lab_top.map.smsg " "Generated suppressed messages file D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/output_files/nios_lab_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654948564 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615654952579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615654952579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3807 " "Implemented 3807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615654953157 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615654953157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3622 " "Implemented 3622 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615654953157 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1615654953157 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1615654953157 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1615654953157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615654953157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615654953282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 13 18:02:33 2021 " "Processing ended: Sat Mar 13 18:02:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615654953282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615654953282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615654953282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615654953282 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1615654955492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615654955508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 13 18:02:34 2021 " "Processing started: Sat Mar 13 18:02:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615654955508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1615654955508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nios_lab -c nios_lab_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nios_lab -c nios_lab_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1615654955508 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1615654955820 ""}
{ "Info" "0" "" "Project  = nios_lab" {  } {  } 0 0 "Project  = nios_lab" 0 0 "Fitter" 0 0 1615654955820 ""}
{ "Info" "0" "" "Revision = nios_lab_top" {  } {  } 0 0 "Revision = nios_lab_top" 0 0 "Fitter" 0 0 1615654955820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1615654956070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1615654956070 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios_lab_top 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"nios_lab_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615654956133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615654956180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615654956180 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\|wire_pll7_clk\[0\] 20 3 0 0 " "Implementing clock multiplication of 20, clock division of 3, and phase shift of 0 degrees (0 ps) for nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\|wire_pll7_clk\[0\] port" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1615654956289 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\|wire_pll7_clk\[1\] 10 3 0 0 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\|wire_pll7_clk\[1\] port" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 1110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1615654956289 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\|wire_pll7_clk\[2\] 5 6 0 0 " "Implementing clock multiplication of 5, clock division of 6, and phase shift of 0 degrees (0 ps) for nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\|wire_pll7_clk\[2\] port" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1615654956289 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1615654956289 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615654956496 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615654956528 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1615654957846 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615654957877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615654957877 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615654957877 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1615654957877 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615654957909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615654957909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615654957909 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1615654957909 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615654957909 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615654957909 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615654957909 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1615654957909 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ D1 " "Pin ~ALTERA_ADC1IN1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615654957909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ C2 " "Pin ~ALTERA_ADC1IN2~ is reserved at location C2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615654957909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ E3 " "Pin ~ALTERA_ADC1IN3~ is reserved at location E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615654957909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ E4 " "Pin ~ALTERA_ADC1IN4~ is reserved at location E4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615654957909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ C1 " "Pin ~ALTERA_ADC1IN5~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615654957909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ B1 " "Pin ~ALTERA_ADC1IN6~ is reserved at location B1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615654957909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ F1 " "Pin ~ALTERA_ADC1IN7~ is reserved at location F1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615654957909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ E1 " "Pin ~ALTERA_ADC1IN8~ is reserved at location E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615654957909 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1615654957909 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1615654957924 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1615654958018 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 17 " "No exact pin location assignment(s) for 7 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1615654958446 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615654959461 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1615654959461 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615654959524 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615654959539 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615654959555 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/nios_sys_nios_cpu.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/nios_sys_nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615654959555 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615654959586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 35 *altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\] register " "Ignored filter at altera_modular_adc_control.sdc(35): *altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\] could not be matched with a register" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615654959633 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 35 *\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\] pin " "Ignored filter at altera_modular_adc_control.sdc(35): *\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\] could not be matched with a pin" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615654959633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\]\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\]\}\] " "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\]\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\]\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959649 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 35 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <to> is an empty collection" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 38 *altera_modular_adc_control_fsm:u_control_fsm\|soc register " "Ignored filter at altera_modular_adc_control.sdc(38): *altera_modular_adc_control_fsm:u_control_fsm\|soc could not be matched with a register" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615654959649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|soc\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|soc\}\] " "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|soc\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|soc\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959649 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 50 *\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft pin " "Ignored filter at altera_modular_adc_control.sdc(50): *\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft could not be matched with a pin" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615654959649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 50 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(50): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -max 5" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959649 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 51 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(51): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -min 0" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959649 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 80 *\|u_control_fsm\|chsel\[*\]\|q pin " "Ignored filter at altera_modular_adc_control.sdc(80): *\|u_control_fsm\|chsel\[*\]\|q could not be matched with a pin" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615654959696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 80 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(80): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -max 5" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959711 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 81 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(81): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -min 0" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959711 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 84 *\|u_control_fsm\|soc\|q pin " "Ignored filter at altera_modular_adc_control.sdc(84): *\|u_control_fsm\|soc\|q could not be matched with a pin" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 84 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(84): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -max 5" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959711 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 85 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(85): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -min 0" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959711 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_lab_top.sdc " "Reading SDC File: 'nios_lab_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615654959711 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 3 -multiply_by 20 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[0\]\} \{u0\|pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 3 -multiply_by 20 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[0\]\} \{u0\|pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615654959711 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[1\]\} \{u0\|pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[1\]\} \{u0\|pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615654959711 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[2\]\} \{u0\|pll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[2\]\} \{u0\|pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615654959711 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 12 RESET_n port " "Ignored filter at nios_lab_top.sdc(12): RESET_n could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{RESET_n\}\] " "set_false_path -from \[get_ports \{RESET_n\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959711 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 13 SEN_INT1 port " "Ignored filter at nios_lab_top.sdc(13): SEN_INT1 could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{SEN_INT1\}\] " "set_false_path -from \[get_ports \{SEN_INT1\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959711 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 14 SEN_INT2 port " "Ignored filter at nios_lab_top.sdc(14): SEN_INT2 could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{SEN_INT2\}\] " "set_false_path -from \[get_ports \{SEN_INT2\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959711 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 15 SEN_SDO port " "Ignored filter at nios_lab_top.sdc(15): SEN_SDO could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{SEN_SDO\}\] " "set_false_path -from \[get_ports \{SEN_SDO\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959711 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 16 SEN_SDI port " "Ignored filter at nios_lab_top.sdc(16): SEN_SDI could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 16 Argument <to> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(16): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{SEN_SDI\}\] " "set_false_path -to \[get_ports \{SEN_SDI\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959711 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 17 SEN_CS port " "Ignored filter at nios_lab_top.sdc(17): SEN_CS could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{SEN_CS\}\] " "set_false_path -to \[get_ports \{SEN_CS\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959711 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 18 SEN_SPC port " "Ignored filter at nios_lab_top.sdc(18): SEN_SPC could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615654959711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 18 Argument <to> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(18): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{SEN_SPC\}\] " "set_false_path -to \[get_ports \{SEN_SPC\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615654959727 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615654959727 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615654959758 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|adc0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|adc0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615654959758 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1615654959758 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1615654959821 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1615654959821 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615654959836 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615654959836 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615654959836 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333       CLK12M " "  83.333       CLK12M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615654959836 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 181.818 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc " " 181.818 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615654959836 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.499 u0\|pll\|sd1\|pll7\|clk\[0\] " "  12.499 u0\|pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615654959836 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  24.999 u0\|pll\|sd1\|pll7\|clk\[1\] " "  24.999 u0\|pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615654959836 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  99.999 u0\|pll\|sd1\|pll7\|clk\[2\] " "  99.999 u0\|pll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615654959836 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1615654959836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK12M~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node CLK12M~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615654960274 ""}  } { { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615654960274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615654960274 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615654960274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615654960274 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615654960274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615654960274 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615654960274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615654960274 ""}  } { { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615654960274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615654960274 ""}  } { { "nios_sys/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/rtl/altera_onchip_flash_block.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 1259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615654960274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_sys:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node nios_sys:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615654960274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~4 " "Destination node nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~4" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 4576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615654960274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_sys:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node nios_sys:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "nios_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 4814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615654960274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|W_rf_wren " "Destination node nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|W_rf_wren" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 2865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615654960274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0 " "Destination node nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0" {  } { { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 5899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615654960274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_debug:the_nios_sys_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_debug:the_nios_sys_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_debug:the_nios_sys_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 3851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615654960274 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615654960274 ""}  } { { "nios_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615654960274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_sys:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_sys:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615654960274 ""}  } { { "nios_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 3278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615654960274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615654960274 ""}  } { { "nios_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615654960274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_sys:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node nios_sys:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615654960274 ""}  } { { "nios_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 5509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615654960274 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615654961461 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615654961476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615654961476 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615654961476 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615654961492 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1615654961523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1615654961523 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615654961523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615654961867 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1615654961883 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615654961883 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 4 3 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 4 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS, 3.3 V Schmitt Trigger. " "I/O standards used: 3.3-V LVCMOS, 3.3 V Schmitt Trigger." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1615654961914 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1615654961914 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1615654961914 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 8 0 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615654961914 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615654961914 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615654961914 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615654961914 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615654961914 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 22 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615654961914 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 12 16 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1615654961914 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1615654961914 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1615654961914 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615654962133 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1615654962148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615654963710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615654965451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615654965513 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615654976032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615654976032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615654982491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1615654987378 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615654987378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1615654990762 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1615654990762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615654990766 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.28 " "Total time spent on timing analysis during the Fitter is 6.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1615654991106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615654991145 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615654995446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615654995448 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615654999855 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615655001897 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK12M 3.3-V LVTTL H6 " "Pin CLK12M uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK12M } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK12M" } } } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1615655002461 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_BTN 3.3 V Schmitt Trigger E13 " "Pin RST_BTN uses I/O standard 3.3 V Schmitt Trigger at E13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RST_BTN } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_BTN" } } } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1615655002461 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_BTN 3.3 V Schmitt Trigger E6 " "Pin USER_BTN uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { USER_BTN } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_BTN" } } } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1615655002461 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LIS3DH_INT\[0\] 3.3-V LVCMOS G5 " "Pin LIS3DH_INT\[0\] uses I/O standard 3.3-V LVCMOS at G5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LIS3DH_INT[0] } } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1615655002461 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LIS3DH_INT\[1\] 3.3-V LVCMOS J2 " "Pin LIS3DH_INT\[1\] uses I/O standard 3.3-V LVCMOS at J2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LIS3DH_INT[1] } } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1615655002461 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LIS3DH_MISO 3.3-V LVCMOS M9 " "Pin LIS3DH_MISO uses I/O standard 3.3-V LVCMOS at M9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LIS3DH_MISO } } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1615655002461 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN1~ 3.3-V LVCMOS D1 " "Pin ~ALTERA_ADC1IN1~ uses I/O standard 3.3-V LVCMOS at D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1615655002461 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN2~ 3.3-V LVCMOS C2 " "Pin ~ALTERA_ADC1IN2~ uses I/O standard 3.3-V LVCMOS at C2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1615655002461 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN3~ 3.3-V LVCMOS E3 " "Pin ~ALTERA_ADC1IN3~ uses I/O standard 3.3-V LVCMOS at E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1615655002461 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN4~ 3.3-V LVCMOS E4 " "Pin ~ALTERA_ADC1IN4~ uses I/O standard 3.3-V LVCMOS at E4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1615655002461 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN5~ 3.3-V LVCMOS C1 " "Pin ~ALTERA_ADC1IN5~ uses I/O standard 3.3-V LVCMOS at C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1615655002461 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN6~ 3.3-V LVCMOS B1 " "Pin ~ALTERA_ADC1IN6~ uses I/O standard 3.3-V LVCMOS at B1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1615655002461 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN7~ 3.3-V LVCMOS F1 " "Pin ~ALTERA_ADC1IN7~ uses I/O standard 3.3-V LVCMOS at F1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1615655002461 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN8~ 3.3-V LVCMOS E1 " "Pin ~ALTERA_ADC1IN8~ uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 9969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1615655002461 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1615655002461 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LED\[3\] " "Pin LED\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1615655002464 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "LED\[4\] " "Pin LED\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1615655002465 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/output_files/nios_lab_top.fit.smsg " "Generated suppressed messages file D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/output_files/nios_lab_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615655002984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5404 " "Peak virtual memory: 5404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615655005013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 13 18:03:25 2021 " "Processing ended: Sat Mar 13 18:03:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615655005013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615655005013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615655005013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615655005013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1615655006834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615655006846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 13 18:03:26 2021 " "Processing started: Sat Mar 13 18:03:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615655006846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1615655006846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nios_lab -c nios_lab_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nios_lab -c nios_lab_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1615655006846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1615655007942 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1615655009772 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1615655009883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615655010820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 13 18:03:30 2021 " "Processing ended: Sat Mar 13 18:03:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615655010820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615655010820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615655010820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1615655010820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1615655012291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615655012306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 13 18:03:32 2021 " "Processing started: Sat Mar 13 18:03:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615655012306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1615655012306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off nios_lab -c nios_lab_top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off nios_lab -c nios_lab_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1615655012306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1615655013213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1615655013224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1615655013224 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615655013977 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1615655013977 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1615655014041 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1615655014054 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1615655014057 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/nios_sys_nios_cpu.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/nios_sys_nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1615655014057 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1615655014072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 35 *altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\] register " "Ignored filter at altera_modular_adc_control.sdc(35): *altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\] could not be matched with a register" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 35 *\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\] pin " "Ignored filter at altera_modular_adc_control.sdc(35): *\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\] could not be matched with a pin" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\]\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\]\}\] " "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\]\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\]\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014119 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 35 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <to> is an empty collection" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 38 *altera_modular_adc_control_fsm:u_control_fsm\|soc register " "Ignored filter at altera_modular_adc_control.sdc(38): *altera_modular_adc_control_fsm:u_control_fsm\|soc could not be matched with a register" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|soc\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|soc\}\] " "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|soc\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|soc\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014119 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 50 *\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft pin " "Ignored filter at altera_modular_adc_control.sdc(50): *\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft could not be matched with a pin" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 50 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(50): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -max 5" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014135 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 51 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(51): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -min 0" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014135 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 80 *\|u_control_fsm\|chsel\[*\]\|q pin " "Ignored filter at altera_modular_adc_control.sdc(80): *\|u_control_fsm\|chsel\[*\]\|q could not be matched with a pin" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 80 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(80): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -max 5" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014189 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 81 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(81): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -min 0" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014189 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 84 *\|u_control_fsm\|soc\|q pin " "Ignored filter at altera_modular_adc_control.sdc(84): *\|u_control_fsm\|soc\|q could not be matched with a pin" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 84 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(84): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -max 5" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014189 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 85 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(85): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -min 0" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014189 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_lab_top.sdc " "Reading SDC File: 'nios_lab_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615655014189 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 3 -multiply_by 20 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[0\]\} \{u0\|pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 3 -multiply_by 20 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[0\]\} \{u0\|pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615655014189 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[1\]\} \{u0\|pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[1\]\} \{u0\|pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615655014189 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[2\]\} \{u0\|pll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[2\]\} \{u0\|pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615655014189 ""}  } {  } 0 332110 "%1!s!" 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 12 RESET_n port " "Ignored filter at nios_lab_top.sdc(12): RESET_n could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{RESET_n\}\] " "set_false_path -from \[get_ports \{RESET_n\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014189 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 13 SEN_INT1 port " "Ignored filter at nios_lab_top.sdc(13): SEN_INT1 could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{SEN_INT1\}\] " "set_false_path -from \[get_ports \{SEN_INT1\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014189 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 14 SEN_INT2 port " "Ignored filter at nios_lab_top.sdc(14): SEN_INT2 could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{SEN_INT2\}\] " "set_false_path -from \[get_ports \{SEN_INT2\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014189 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 15 SEN_SDO port " "Ignored filter at nios_lab_top.sdc(15): SEN_SDO could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{SEN_SDO\}\] " "set_false_path -from \[get_ports \{SEN_SDO\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014205 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 16 SEN_SDI port " "Ignored filter at nios_lab_top.sdc(16): SEN_SDI could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 16 Argument <to> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(16): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{SEN_SDI\}\] " "set_false_path -to \[get_ports \{SEN_SDI\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014205 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 17 SEN_CS port " "Ignored filter at nios_lab_top.sdc(17): SEN_CS could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{SEN_CS\}\] " "set_false_path -to \[get_ports \{SEN_CS\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014205 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 18 SEN_SPC port " "Ignored filter at nios_lab_top.sdc(18): SEN_SPC could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 18 Argument <to> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(18): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{SEN_SPC\}\] " "set_false_path -to \[get_ports \{SEN_SPC\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655014205 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1615655014205 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615655014220 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|adc0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|adc0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615655014220 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1615655014220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1615655014283 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1615655014377 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1615655014377 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1615655014486 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1615655014782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1615655014949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1615655019422 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "6.548 millions of transitions / sec " "Average toggle rate for this design is 6.548 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1615655025258 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "301.74 mW " "Total thermal power estimate for the design is 301.74 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1615655025789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615655026096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 13 18:03:46 2021 " "Processing ended: Sat Mar 13 18:03:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615655026096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615655026096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615655026096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1615655026096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1615655028064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615655028074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 13 18:03:47 2021 " "Processing started: Sat Mar 13 18:03:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615655028074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1615655028074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nios_lab -c nios_lab_top " "Command: quartus_sta nios_lab -c nios_lab_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1615655028074 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1615655028372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1615655029391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1615655029391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655029449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655029449 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615655029908 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1615655029908 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615655029955 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615655029978 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615655029985 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/nios_sys_nios_cpu.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/nios_sys_nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615655029988 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'nios_sys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615655030018 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 35 *altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\] register " "Ignored filter at altera_modular_adc_control.sdc(35): *altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\] could not be matched with a register" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 35 *\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\] pin " "Ignored filter at altera_modular_adc_control.sdc(35): *\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\] could not be matched with a pin" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\]\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\]\}\] " "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\]\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\]\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030057 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 35 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <to> is an empty collection" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 38 *altera_modular_adc_control_fsm:u_control_fsm\|soc register " "Ignored filter at altera_modular_adc_control.sdc(38): *altera_modular_adc_control_fsm:u_control_fsm\|soc could not be matched with a register" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|soc\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|soc\}\] " "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|soc\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|soc\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030057 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 50 *\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft pin " "Ignored filter at altera_modular_adc_control.sdc(50): *\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft could not be matched with a pin" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 50 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(50): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -max 5" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030057 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 51 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(51): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -min 0" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030057 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 80 *\|u_control_fsm\|chsel\[*\]\|q pin " "Ignored filter at altera_modular_adc_control.sdc(80): *\|u_control_fsm\|chsel\[*\]\|q could not be matched with a pin" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 80 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(80): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -max 5" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030103 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 81 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(81): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -min 0" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030103 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 84 *\|u_control_fsm\|soc\|q pin " "Ignored filter at altera_modular_adc_control.sdc(84): *\|u_control_fsm\|soc\|q could not be matched with a pin" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 84 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(84): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -max 5" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030103 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 85 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(85): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -min 0" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030103 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030103 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_lab_top.sdc " "Reading SDC File: 'nios_lab_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615655030103 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\} \{u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615655030103 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 3 -multiply_by 20 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[0\]\} \{u0\|pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 3 -multiply_by 20 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[0\]\} \{u0\|pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615655030103 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[1\]\} \{u0\|pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[1\]\} \{u0\|pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615655030103 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[2\]\} \{u0\|pll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pll\|sd1\|pll7\|clk\[2\]\} \{u0\|pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1615655030103 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615655030103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1615655030103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 12 RESET_n port " "Ignored filter at nios_lab_top.sdc(12): RESET_n could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{RESET_n\}\] " "set_false_path -from \[get_ports \{RESET_n\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030119 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 13 SEN_INT1 port " "Ignored filter at nios_lab_top.sdc(13): SEN_INT1 could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{SEN_INT1\}\] " "set_false_path -from \[get_ports \{SEN_INT1\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030119 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 14 SEN_INT2 port " "Ignored filter at nios_lab_top.sdc(14): SEN_INT2 could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{SEN_INT2\}\] " "set_false_path -from \[get_ports \{SEN_INT2\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030119 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 15 SEN_SDO port " "Ignored filter at nios_lab_top.sdc(15): SEN_SDO could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{SEN_SDO\}\] " "set_false_path -from \[get_ports \{SEN_SDO\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030119 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 16 SEN_SDI port " "Ignored filter at nios_lab_top.sdc(16): SEN_SDI could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 16 Argument <to> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(16): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{SEN_SDI\}\] " "set_false_path -to \[get_ports \{SEN_SDI\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030119 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 17 SEN_CS port " "Ignored filter at nios_lab_top.sdc(17): SEN_CS could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{SEN_CS\}\] " "set_false_path -to \[get_ports \{SEN_CS\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030119 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_lab_top.sdc 18 SEN_SPC port " "Ignored filter at nios_lab_top.sdc(18): SEN_SPC could not be matched with a port" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_lab_top.sdc 18 Argument <to> is an empty collection " "Ignored set_false_path at nios_lab_top.sdc(18): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{SEN_SPC\}\] " "set_false_path -to \[get_ports \{SEN_SPC\}\]" {  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615655030119 ""}  } { { "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615655030119 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615655030150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|adc0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|adc0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615655030150 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615655030150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615655030229 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1615655030231 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615655030256 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1615655030303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.733 " "Worst-case setup slack is 1.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.733               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "    1.733               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.897               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "   17.897               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.081               0.000 altera_reserved_tck  " "   45.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.021               0.000 CLK12M  " "   79.021               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.117               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "   93.117               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655030365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "    0.310               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "    0.343               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "    0.343               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 altera_reserved_tck  " "    0.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 CLK12M  " "    0.363               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655030390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.558 " "Worst-case recovery slack is 8.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.558               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "    8.558               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.674               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "   21.674               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.631               0.000 altera_reserved_tck  " "   47.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.079               0.000 CLK12M  " "   81.079               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.328               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "   96.328               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655030390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.917 " "Worst-case removal slack is 0.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.917               0.000 altera_reserved_tck  " "    0.917               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 CLK12M  " "    1.168               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.818               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "    1.818               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.028               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "    2.028               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.115               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "    2.115               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655030406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.029 " "Worst-case minimum pulse width slack is 1.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.029               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "    1.029               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.209               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "   12.209               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.392               0.000 CLK12M  " "   41.392               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.617               0.000 altera_reserved_tck  " "   49.617               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.671               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "   49.671               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.688               0.000 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.688               0.000 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655030406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655030406 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655030453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655030453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655030453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655030453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.257 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.257" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655030453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.881 ns " "Worst Case Available Settling Time: 17.881 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655030453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655030453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655030453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655030453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655030453 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655030453 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615655030453 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615655030453 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615655030518 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615655036654 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615655037008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|adc0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|adc0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615655037008 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615655037008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615655037011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.987 " "Worst-case setup slack is 1.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.987               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "    1.987               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.149               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "   18.149               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.250               0.000 altera_reserved_tck  " "   45.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.263               0.000 CLK12M  " "   79.263               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.574               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "   93.574               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655037220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "    0.285               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "    0.306               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "    0.307               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 altera_reserved_tck  " "    0.322               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 CLK12M  " "    0.324               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655037263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.859 " "Worst-case recovery slack is 8.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.859               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "    8.859               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.949               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "   21.949               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.770               0.000 altera_reserved_tck  " "   47.770               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.217               0.000 CLK12M  " "   81.217               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.601               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "   96.601               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655037275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.839 " "Worst-case removal slack is 0.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 altera_reserved_tck  " "    0.839               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046               0.000 CLK12M  " "    1.046               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.634               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "    1.634               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.817               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "    1.817               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.887               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "    1.887               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655037283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.133 " "Worst-case minimum pulse width slack is 1.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.133               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "    1.133               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.199               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "   12.199               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.412               0.000 CLK12M  " "   41.412               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.631               0.000 altera_reserved_tck  " "   49.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.682               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "   49.682               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.675               0.000 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.675               0.000 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655037283 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.257 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.257" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.332 ns " "Worst Case Available Settling Time: 18.332 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037333 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615655037333 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615655037333 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615655037729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|adc0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|adc0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615655037729 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615655037729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615655037729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.386 " "Worst-case setup slack is 3.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.386               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "    3.386               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.106               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "   22.106               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.434               0.000 altera_reserved_tck  " "   48.434               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.474               0.000 CLK12M  " "   81.474               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.215               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "   97.215               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655037761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "    0.100               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "    0.145               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "    0.145               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 altera_reserved_tck  " "    0.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLK12M  " "    0.152               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655037776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.676 " "Worst-case recovery slack is 10.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.676               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "   10.676               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.455               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "   23.455               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.350               0.000 altera_reserved_tck  " "   49.350               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   82.227               0.000 CLK12M  " "   82.227               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.318               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "   98.318               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655037792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.395 " "Worst-case removal slack is 0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 altera_reserved_tck  " "    0.395               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 CLK12M  " "    0.476               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "    0.820               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "    0.837               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.940               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "    0.940               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655037807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.152 " "Worst-case minimum pulse width slack is 1.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.152               0.000 u0\|pll\|sd1\|pll7\|clk\[0\]  " "    1.152               0.000 u0\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.257               0.000 u0\|pll\|sd1\|pll7\|clk\[1\]  " "   12.257               0.000 u0\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.996               0.000 CLK12M  " "   40.996               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.287               0.000 altera_reserved_tck  " "   49.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.720               0.000 u0\|pll\|sd1\|pll7\|clk\[2\]  " "   49.720               0.000 u0\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.688               0.000 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.688               0.000 u0\|onchip_flash\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615655037807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615655037807 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.257 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.257" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 22.284 ns " "Worst Case Available Settling Time: 22.284 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1615655037839 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615655037839 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615655039139 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615655039140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615655039262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 13 18:03:59 2021 " "Processing ended: Sat Mar 13 18:03:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615655039262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615655039262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615655039262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615655039262 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 132 s " "Quartus Prime Full Compilation was successful. 0 errors, 132 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615655040104 ""}
