// Seed: 1731437968
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    output wand id_3
    , id_19,
    output uwire id_4
    , id_20,
    input tri id_5,
    input supply0 id_6,
    output uwire id_7,
    input supply0 id_8,
    input wor id_9,
    input wand id_10,
    output supply1 id_11,
    input uwire id_12,
    input wor id_13,
    output tri0 id_14,
    input tri0 id_15,
    input supply0 id_16,
    input wor id_17
);
  always begin
    id_7 = !1'b0;
  end
  id_21(
      id_15
  );
  assign id_11 = ~1;
  id_22(
      .id_0(1 == 1'b0), .id_1(id_16), .id_2(id_2), .id_3(1), .id_4(1), .id_5(id_1), .id_6(1'b0)
  );
endmodule
module module_1 (
    input  wor  id_0,
    output wire id_1,
    output tri0 id_2,
    input  wire id_3,
    output tri1 id_4
);
  module_0(
      id_3,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_0,
      id_4,
      id_3,
      id_0,
      id_3,
      id_1,
      id_3,
      id_0,
      id_1,
      id_0,
      id_3,
      id_3
  );
endmodule
