
*** Running vivado
    with args -log Alarme.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Alarme.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Alarme.tcl -notrace
Command: synth_design -top Alarme -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 307.973 ; gain = 76.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Alarme' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Alarme.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Digicode' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Digicode.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Lecture_code' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Lecture_code.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Tick_1ms' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Tick_1ms.vhd:40]
	Parameter Ndiv bound to: 12500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Tick_1ms' (1#1) [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Tick_1ms.vhd:40]
WARNING: [Synth 8-614] signal 'ETAT_PR' is read in the process but is not in the sensitivity list [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Lecture_code.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'Lecture_code' (2#1) [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Lecture_code.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Assemble_code' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Assemble_Code.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Assemble_code' (3#1) [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Assemble_Code.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Verif_Code' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Verif_Code.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Verif_Code' (4#1) [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Verif_Code.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Disp4D' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Disp4D.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Tick_1ms__parameterized0' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Tick_1ms.vhd:40]
	Parameter Ndiv bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Tick_1ms__parameterized0' (4#1) [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Tick_1ms.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Cmpt0to3' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Cmpt0to3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Cmpt0to3' (5#1) [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Cmpt0to3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Disp1of4Digits' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Disp1of4Digits.vhd:44]
INFO: [Synth 8-638] synthesizing module 'MUX4x4v1x4' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/MUX4x4v1x4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MUX4x4v1x4' (6#1) [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/MUX4x4v1x4.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Disp1Digit' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Disp1Digit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Disp1Digit' (7#1) [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Disp1Digit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Disp1of4Digits' (8#1) [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Disp1of4Digits.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Disp4D' (9#1) [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Disp4D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Digicode' (10#1) [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Digicode.vhd:53]
INFO: [Synth 8-638] synthesizing module 'gestionAlarme' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/gestionAlarme.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'gestionAlarme' (11#1) [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/gestionAlarme.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Timer_30s' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Timer_30s.vhd:42]
	Parameter Ndiv bound to: 1000000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Timer_30s' (12#1) [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Timer_30s.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Alarme' (13#1) [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Alarme.vhd:57]
WARNING: [Synth 8-3331] design Verif_Code has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 347.301 ; gain = 116.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 347.301 ; gain = 116.324
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/constrs_1/new/Alarme_Basys3.xdc]
Finished Parsing XDC File [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/constrs_1/new/Alarme_Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/constrs_1/new/Alarme_Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Alarme_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Alarme_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 642.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "L0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "L1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "L2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "L3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "L0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "L1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "L2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "L3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "waitC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "waitC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Code_ent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Q" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element inactivC_reg was removed.  [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Assemble_Code.vhd:66]
INFO: [Synth 8-5546] ROM "Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "S" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Timer_EN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Timer_CLR" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Alarme_EN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Timer_OUT" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'Code_Bon_s2_reg' [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Alarme.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Tick_1ms 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Lecture_code 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Assemble_code 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Tick_1ms__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Cmpt0to3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module MUX4x4v1x4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Disp1Digit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module gestionAlarme 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Timer_30s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Digicode/Lecture_Code/Tick_100us/Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Digicode/Assemble_Code/waitC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Digicode/Assemble_Code/waitC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Digicode/Assemble_Code/Q" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Digicode/Assemble_Code/Code_ent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Digicode/Disp4D/Timer/Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Timer_30s/Timer_OUT" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element Digicode/Assemble_Code/inactivC_reg was removed.  [D:/zenif/Documents/TP/Projet 1A/Projet 1A.srcs/sources_1/new/Assemble_Code.vhd:66]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    38|
|3     |LUT1   |   126|
|4     |LUT2   |    41|
|5     |LUT3   |    65|
|6     |LUT4   |    39|
|7     |LUT5   |    14|
|8     |LUT6   |    64|
|9     |FDRE   |   149|
|10    |FDSE   |     1|
|11    |LD     |     1|
|12    |IBUF   |     9|
|13    |OBUF   |    38|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------------------------+------+
|      |Instance          |Module                   |Cells |
+------+------------------+-------------------------+------+
|1     |top               |                         |   586|
|2     |  Digicode        |Digicode                 |   415|
|3     |    Assemble_Code |Assemble_code            |   294|
|4     |    Disp4D        |Disp4D                   |    50|
|5     |      Compteur    |Cmpt0to3                 |     8|
|6     |      Timer       |Tick_1ms__parameterized0 |    42|
|7     |    Lecture_Code  |Lecture_code             |    71|
|8     |      Tick_100us  |Tick_1ms                 |    38|
|9     |  GestionAlarme   |gestionAlarme            |    10|
|10    |  Timer_30s       |Timer_30s                |   111|
+------+------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 642.996 ; gain = 412.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 642.996 ; gain = 116.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 642.996 ; gain = 412.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

68 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 642.996 ; gain = 419.781
INFO: [Common 17-1381] The checkpoint 'D:/zenif/Documents/TP/Projet 1A/Projet 1A.runs/synth_1/Alarme.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 642.996 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 14:53:25 2019...
