# //  Questa Sim-64
# //  Version 10.3_1 linux_x86_64 Feb 10 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project test
vsim -voptargs=+acc work.top_tb
# vsim -voptargs="+acc" work.top_tb 
# Start time: 07:18:02 on Jun 13,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(195): (vopt-2685) [TFMPC] - Too few port connections for 'Reg_EX_MEM'.  Expected 18, found 17.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(195): (vopt-2718) [TFMPC] - Missing connection for port 'mem_imm'.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(228): (vopt-2685) [TFMPC] - Too few port connections for 'Reg_MEM_WB_i'.  Expected 14, found 13.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(228): (vopt-2718) [TFMPC] - Missing connection for port 'wb_imm'.
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(62): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(110): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(110): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataA'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(8).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(110): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(10).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(123): [PCDPC] - Port size (32) does not match connection size (1) for port 'id_DataA'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_ID_EX.sv(7).
#         Region: /top_tb/DUT/Reg_ID_EX
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(123): [PCDPC] - Port size (32) does not match connection size (1) for port 'id_DataB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_ID_EX.sv(8).
#         Region: /top_tb/DUT/Reg_ID_EX
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(162): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(162): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(162): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(162): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(162): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(13).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(162): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(162): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(59): [PCDPC] - Port size (4) does not match connection size (1) for port 'ALUSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/ALU.v(4).
#         Region: /top_tb/DUT/Execute_Unit_i/ALU_Unit
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(185): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Imm_Gen.v(6).
#         Region: /top_tb/DUT/ImmGen_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(195): [PCDPC] - Port size (32) does not match connection size (1) for port 'ex_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(8).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(195): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(217): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(228): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(228): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(228): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(246): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(257): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(257): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(257): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(257): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(268): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(268): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
add wave -position insertpoint  \
sim:/top_tb/DUT/if_pc
add wave -position insertpoint  \
sim:/top_tb/DUT/if_inst
add wave -position insertpoint  \
sim:/top_tb/DUT/id_rs2 \
sim:/top_tb/DUT/id_rs1 \
sim:/top_tb/DUT/id_rd
add wave -position insertpoint  \
sim:/top_tb/DUT/id_opcode
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint  \
sim:/top_tb/DUT/id_funct7
add wave -position insertpoint  \
sim:/top_tb/DUT/id_funct3
add wave -position insertpoint  \
sim:/top_tb/DUT/id_ALUSel
add wave -position insertpoint  \
sim:/top_tb/DUT/id_PCSel
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(62): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(110): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(110): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataA'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(8).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(110): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(10).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(123): [PCDPC] - Port size (32) does not match connection size (1) for port 'id_DataA'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_ID_EX.sv(7).
#         Region: /top_tb/DUT/Reg_ID_EX
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(123): [PCDPC] - Port size (32) does not match connection size (1) for port 'id_DataB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_ID_EX.sv(8).
#         Region: /top_tb/DUT/Reg_ID_EX
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(162): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(162): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(162): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(162): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(162): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(13).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(162): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(162): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(59): [PCDPC] - Port size (4) does not match connection size (1) for port 'ALUSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/ALU.v(4).
#         Region: /top_tb/DUT/Execute_Unit_i/ALU_Unit
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(185): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Imm_Gen.v(6).
#         Region: /top_tb/DUT/ImmGen_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(195): [PCDPC] - Port size (32) does not match connection size (1) for port 'ex_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(8).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(195): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(217): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(228): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(228): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(228): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(246): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(257): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(257): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(257): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(257): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(268): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(268): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): (vopt-2685) [TFMPC] - Too few port connections for 'Reg_EX_MEM'.  Expected 18, found 17.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): (vopt-2718) [TFMPC] - Missing connection for port 'mem_imm'.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): (vopt-2685) [TFMPC] - Too few port connections for 'Reg_MEM_WB_i'.  Expected 14, found 13.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): (vopt-2718) [TFMPC] - Missing connection for port 'wb_imm'.
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(64): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(112): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(13).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(59): [PCDPC] - Port size (4) does not match connection size (1) for port 'ALUSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/ALU.v(4).
#         Region: /top_tb/DUT/Execute_Unit_i/ALU_Unit
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(187): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Imm_Gen.v(6).
#         Region: /top_tb/DUT/ImmGen_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (32) does not match connection size (1) for port 'ex_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(8).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(219): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(248): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
add wave -position insertpoint  \
sim:/top_tb/DUT/id_DataB \
sim:/top_tb/DUT/id_DataA
add wave -position insertpoint  \
sim:/top_tb/DUT/id_ImmSel
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint  \
sim:/top_tb/DUT/Execute_Unit_i/ALU_Unit/b \
sim:/top_tb/DUT/Execute_Unit_i/ALU_Unit/alu_result \
sim:/top_tb/DUT/Execute_Unit_i/ALU_Unit/a
add wave -position insertpoint  \
sim:/top_tb/DUT/Execute_Unit_i/ALU_Unit/ALUSel
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(64): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(112): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(13).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(59): [PCDPC] - Port size (4) does not match connection size (1) for port 'ALUSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/ALU.v(4).
#         Region: /top_tb/DUT/Execute_Unit_i/ALU_Unit
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(187): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Imm_Gen.v(6).
#         Region: /top_tb/DUT/ImmGen_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (32) does not match connection size (1) for port 'ex_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(8).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(219): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(248): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint  \
sim:/top_tb/DUT/Reg_ID_EX/id_ALUSel
add wave -position insertpoint  \
sim:/top_tb/DUT/Reg_ID_EX/ex_ALUSel
run -all
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(64): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(112): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(13).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(59): [PCDPC] - Port size (4) does not match connection size (1) for port 'ALUSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/ALU.v(4).
#         Region: /top_tb/DUT/Execute_Unit_i/ALU_Unit
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(187): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Imm_Gen.v(6).
#         Region: /top_tb/DUT/ImmGen_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (32) does not match connection size (1) for port 'ex_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(8).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(219): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(248): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(64): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(112): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(13).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(59): [PCDPC] - Port size (4) does not match connection size (1) for port 'ALUSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/ALU.v(4).
#         Region: /top_tb/DUT/Execute_Unit_i/ALU_Unit
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(187): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Imm_Gen.v(6).
#         Region: /top_tb/DUT/ImmGen_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (32) does not match connection size (1) for port 'ex_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(8).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(219): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(248): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(64): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(112): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(13).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(59): [PCDPC] - Port size (4) does not match connection size (1) for port 'ALUSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/ALU.v(4).
#         Region: /top_tb/DUT/Execute_Unit_i/ALU_Unit
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(187): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Imm_Gen.v(6).
#         Region: /top_tb/DUT/ImmGen_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (32) does not match connection size (1) for port 'ex_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(8).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(219): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(248): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Execute_Unit.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(64): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(112): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(13).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(187): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Imm_Gen.v(6).
#         Region: /top_tb/DUT/ImmGen_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (32) does not match connection size (1) for port 'ex_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(8).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(219): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(248): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint  \
sim:/top_tb/DUT/ImmGen_i/imm
add wave -position insertpoint  \
sim:/top_tb/DUT/ImmGen_i/ImmSel
add wave -position insertpoint  \
sim:/top_tb/DUT/ImmGen_i/inst
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(64): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(112): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(13).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(187): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Imm_Gen.v(6).
#         Region: /top_tb/DUT/ImmGen_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (32) does not match connection size (1) for port 'ex_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(8).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(219): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(248): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint  \
sim:/top_tb/DUT/Control_Unit_i/ASel
add wave -position insertpoint  \
sim:/top_tb/DUT/Control_Unit_i/BSel
add wave -position insertpoint  \
sim:/top_tb/DUT/Control_Unit_i/MemRW
add wave -position insertpoint  \
sim:/top_tb/DUT/Control_Unit_i/RegWEn
add wave -position insertpoint  \
sim:/top_tb/DUT/Control_Unit_i/ImmSel
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(64): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(112): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(13).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(187): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Imm_Gen.v(6).
#         Region: /top_tb/DUT/ImmGen_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (32) does not match connection size (1) for port 'ex_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(8).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(219): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(248): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint  \
sim:/top_tb/DUT/id_ImmSel
add wave -position insertpoint  \
sim:/top_tb/DUT/ex_ImmSel
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(64): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(112): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(13).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(187): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Imm_Gen.v(6).
#         Region: /top_tb/DUT/ImmGen_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (32) does not match connection size (1) for port 'ex_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(8).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(219): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(248): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint sim:/top_tb/DUT/Execute_Unit_i/ForwardB_mux/*
add wave -position insertpoint sim:/top_tb/DUT/Execute_Unit_i/ForwardA_mux/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(64): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(112): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(13).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(164): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(187): [PCDPC] - Port size (32) does not match connection size (1) for port 'imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Imm_Gen.v(6).
#         Region: /top_tb/DUT/ImmGen_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (32) does not match connection size (1) for port 'ex_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(8).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(197): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(219): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(248): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(259): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(270): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Risc_32_bit.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(198): (vopt-2685) [TFMPC] - Too few port connections for 'Reg_EX_MEM'.  Expected 18, found 17.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(198): (vopt-2718) [TFMPC] - Missing connection for port 'mem_imm'.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): (vopt-2685) [TFMPC] - Too few port connections for 'Reg_MEM_WB_i'.  Expected 14, found 13.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): (vopt-2718) [TFMPC] - Missing connection for port 'wb_imm'.
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(65): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(113): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(198): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(220): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(249): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(271): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(271): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint  \
sim:/top_tb/clk \
sim:/top_tb/rst_n
add wave -position insertpoint  \
sim:/top_tb/DUT/Reg_ID_EX/id_inst \
sim:/top_tb/DUT/Reg_ID_EX/id_pc \
sim:/top_tb/DUT/Reg_ID_EX/id_DataA \
sim:/top_tb/DUT/Reg_ID_EX/id_DataB \
sim:/top_tb/DUT/Reg_ID_EX/id_rd \
sim:/top_tb/DUT/Reg_ID_EX/id_rs1 \
sim:/top_tb/DUT/Reg_ID_EX/id_rs2 \
sim:/top_tb/DUT/Reg_ID_EX/id_ImmSel \
sim:/top_tb/DUT/Reg_ID_EX/id_PCSel \
sim:/top_tb/DUT/Reg_ID_EX/id_BrUn \
sim:/top_tb/DUT/Reg_ID_EX/id_ASel \
sim:/top_tb/DUT/Reg_ID_EX/id_BSel \
sim:/top_tb/DUT/Reg_ID_EX/id_MemRW \
sim:/top_tb/DUT/Reg_ID_EX/id_RegWEn \
sim:/top_tb/DUT/Reg_ID_EX/id_WBSel \
sim:/top_tb/DUT/Reg_ID_EX/id_ALUSel
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(65): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(113): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(198): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(220): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(249): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(271): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(271): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint sim:/top_tb/DUT/Data_Memory_i/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(65): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(113): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(198): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(220): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(249): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(271): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(271): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Paste insertion failed: ex_ImmSel: (vish-4014) No objects found matching 'ex_ImmSel'.
add wave -position insertpoint sim:/top_tb/DUT/Register_Array_i/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(65): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(113): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(198): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(220): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(249): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(271): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(271): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Risc_32_bit.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(198): (vopt-2685) [TFMPC] - Too few port connections for 'Reg_EX_MEM'.  Expected 18, found 17.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(198): (vopt-2718) [TFMPC] - Missing connection for port 'mem_imm'.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): (vopt-2685) [TFMPC] - Too few port connections for 'Reg_MEM_WB_i'.  Expected 14, found 13.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): (vopt-2718) [TFMPC] - Missing connection for port 'wb_imm'.
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(65): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(113): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (32) does not match connection size (1) for port 'wb_WBData'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(14).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(165): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(198): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(220): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(231): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(249): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(8).
#         Region: /top_tb/DUT/WBMux_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(260): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(271): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(271): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v failed with 1 errors.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 1 failed with 1 error. 
# Compile of Risc_32_bit.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(240): (vopt-2685) [TFMPC] - Too few port connections for 'Reg_MEM_WB_i'.  Expected 14, found 13.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(240): (vopt-2718) [TFMPC] - Missing connection for port 'wb_imm'.
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(71): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/State_IF.v(5).
#         Region: /top_tb/DUT/State_IF_if
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(119): [PCDPC] - Port size (32) does not match connection size (1) for port 'DataD'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Register_Array.sv(6).
#         Region: /top_tb/DUT/Register_Array_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(171): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(171): [PCDPC] - Port size (1) does not match connection size (32) for port 'mem_ALU_out'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(8).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(171): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(171): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(171): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(6).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(204): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(204): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(20).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(229): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(240): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(240): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(240): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(269): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(269): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(269): [PCDPC] - Port size (1) does not match connection size (32) for port 'PCWrite'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(6).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(269): [PCDPC] - Port size (1) does not match connection size (32) for port 'Reg_IF_ID_Data'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(7).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(280): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(280): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(240): (vopt-2685) [TFMPC] - Too few port connections for 'Reg_MEM_WB_i'.  Expected 14, found 13.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(240): (vopt-2718) [TFMPC] - Missing connection for port 'wb_imm'.
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(171): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(171): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(171): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(171): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(204): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(204): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(20).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(229): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3017) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(240): [TFMPC] - Too few port connections. Expected 14, found 13.
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(240): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3722) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(240): [TFMPC] - Missing connection for port 'wb_imm'.
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(269): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(269): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(280): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(280): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(172): [PCDPC] - Port size (1) does not match connection size (32) for port 'ex_pc'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(7).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(172): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(9).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(172): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(10).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(172): [PCDPC] - Port size (8) does not match connection size (1) for port 'ex_opcode'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(17).
#         Region: /top_tb/DUT/Execute_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(30): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardA_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(3).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Execute_Unit.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mux2_4.v(5).
#         Region: /top_tb/DUT/Execute_Unit_i/ForwardB_mux
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(205): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(18).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(205): [PCDPC] - Port size (5) does not match connection size (1) for port 'mem_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_EX_MEM.sv(20).
#         Region: /top_tb/DUT/Reg_EX_MEM
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(230): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(241): [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_imm'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Reg_MEM_WB.sv(8).
#         Region: /top_tb/DUT/Reg_MEM_WB_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(271): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(271): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(282): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardASel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(9).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(282): [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardBSel'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Forwarding_Unit.v(10).
#         Region: /top_tb/DUT/Forwarding_Unit_i
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(232): [PCDPC] - Port size (32) does not match connection size (1) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(273): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs1'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(2).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(273): [PCDPC] - Port size (5) does not match connection size (1) for port 'id_rs2'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Hazard_Detection_Unit.v(3).
#         Region: /top_tb/DUT/Hazard_Detection_Unit_i
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(232): [PCDPC] - Port size (32) does not match connection size (5) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# ** Warning: (vsim-3015) /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(234): [PCDPC] - Port size (32) does not match connection size (5) for port 'AddrB'. The port definition is at: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(4).
#         Region: /top_tb/DUT/Data_Memory_i
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Warning: (vsim-7) Failed to open readmem file ".mem.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Data_Memory.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Warning: (vsim-PLI-3409) Illegal binary digit '2' in data on line 2 of file "/data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/mem.txt".    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Data_Memory.v(15)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/Data_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Data_Memory.v was successful.
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Causality operation skipped due to absence of debug database file
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv failed with 1 errors.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 1 failed with 1 error. 
# Compile of Reg_MEM_WB.sv failed with 1 errors.
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint  \
sim:/top_tb/DUT/Register_Array_i/regs
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/wave.do
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint sim:/top_tb/DUT/WBMux_i/*
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(247): (vopt-2685) [TFMPC] - Too few port connections for 'Reg_MEM_WB_i'.  Expected 16, found 14.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(247): (vopt-2718) [TFMPC] - Missing connection for port 'wb_WBData'.
# ** Warning: /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Risc_32_bit.v(247): (vopt-2718) [TFMPC] - Missing connection for port 'mem_WBData'.
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint  \
sim:/top_tb/DUT/Register_Array_i/clk \
sim:/top_tb/DUT/Register_Array_i/rst_n \
sim:/top_tb/DUT/Register_Array_i/RegWEn \
sim:/top_tb/DUT/Register_Array_i/AddrD \
sim:/top_tb/DUT/Register_Array_i/DataD \
sim:/top_tb/DUT/Register_Array_i/AddrA \
sim:/top_tb/DUT/Register_Array_i/DataA \
sim:/top_tb/DUT/Register_Array_i/AddrB \
sim:/top_tb/DUT/Register_Array_i/DataB \
sim:/top_tb/DUT/Register_Array_i/regs
# Paste insertion failed: mem_WBData: (vish-4014) No objects found matching 'mem_WBData'.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /data1/workspace/phucph0/new/Computer-Architecture-20202/sim/wave.do
# Compile of Register_Array.sv was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Register_Array.sv was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
run -all
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint  \
sim:/top_tb/DUT/Reg_MEM_WB_i/mem_WBData
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint sim:/top_tb/DUT/WBMux_i/*
add wave -position insertpoint  \
sim:/top_tb/DUT/ex_WBSel
add wave -position insertpoint  \
sim:/top_tb/DUT/id_WBSel
restart
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of mux2_4.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Data_Memory.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Data_Memory.v was successful.
add wave -position insertpoint  \
sim:/top_tb/DUT/Reg_MEM_WB_i/mem_pc
add wave -position insertpoint  \
sim:/top_tb/DUT/Reg_EX_MEM/ex_MemRW \
sim:/top_tb/DUT/Reg_EX_MEM/ex_RegWEn \
sim:/top_tb/DUT/Reg_EX_MEM/ex_rd \
sim:/top_tb/DUT/Reg_EX_MEM/ex_pc \
sim:/top_tb/DUT/Reg_EX_MEM/ex_imm \
sim:/top_tb/DUT/Reg_EX_MEM/ex_DataB \
sim:/top_tb/DUT/Reg_EX_MEM/ex_ALU_out \
sim:/top_tb/DUT/Reg_EX_MEM/ex_WBSel \
sim:/top_tb/DUT/Reg_EX_MEM/ex_rs2 \
sim:/top_tb/DUT/Reg_EX_MEM/mem_RegWEn \
sim:/top_tb/DUT/Reg_EX_MEM/mem_MemRW \
sim:/top_tb/DUT/Reg_EX_MEM/mem_WBSel \
sim:/top_tb/DUT/Reg_EX_MEM/mem_imm \
sim:/top_tb/DUT/Reg_EX_MEM/mem_rd \
sim:/top_tb/DUT/Reg_EX_MEM/mem_rs2 \
sim:/top_tb/DUT/Reg_EX_MEM/mem_ALU_out \
sim:/top_tb/DUT/Reg_EX_MEM/mem_DataB \
sim:/top_tb/DUT/Reg_EX_MEM/mem_pc
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint  \
sim:/top_tb/DUT/Execute_Unit_i/ex_ALU_out
# Compile of Risc_32_bit.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint sim:/top_tb/DUT/Hazard_Detection_Unit_i/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Reg_PC.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 1610 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of top_tb.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (32) in data on line 1 of file "/data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/simple_run.txt". (Max is 8.)    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/Instruction_Memory.v(11)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/State_IF_if/Instruction_Memory_i
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Instruction_Memory.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Hazard_Detection_Unit.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint sim:/top_tb/DUT/Reg_ID_EX/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint  \
sim:/top_tb/DUT/Reg_EX_MEM/ex_ALU_out
add wave -position insertpoint sim:/top_tb/DUT/Forwarding_Unit_i/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Forwarding_Unit.v was successful.
# Compile of Risc_32_bit.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Risc_32_bit.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint  \
sim:/top_tb/DUT/id_opcode
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
# Compile of Branch_Comparator.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Execute_Unit.v was successful.
# Compile of Forwarding_Unit.v was successful.
# Compile of Hazard_Detection_Unit.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of Instruction_Decode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of mux2_4.v was successful.
# Compile of Reg_EX_MEM.sv was successful.
# Compile of Reg_ID_EX.sv was successful.
# Compile of Reg_IF_ID.sv was successful.
# Compile of Reg_MEM_WB.sv was successful.
# Compile of Reg_PC.v was successful.
# Compile of Register_Array.sv was successful.
# Compile of Risc_32_bit.v was successful.
# Compile of State_IF.v was successful.
# Compile of top_tb.v was successful.
# Compile of ALU.v was successful.
# 20 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.top_tb(fast)
# Loading work.Risc_32_bit(fast)
# Loading work.State_IF(fast)
# Loading work.Reg_PC(fast)
# Loading work.Instruction_Memory(fast)
# Loading sv_std.std
# Loading work.Reg_IF_ID(fast)
# Loading work.Control_Unit(fast)
# Loading work.Register_Array(fast)
# Loading work.Reg_ID_EX(fast)
# Loading work.Execute_Unit(fast)
# Loading work.mux2_4(fast)
# Loading work.Branch_Comparator(fast)
# Loading work.ALU(fast)
# Loading work.Imm_Gen(fast)
# Loading work.Reg_EX_MEM(fast)
# Loading work.Data_Memory(fast)
# Loading work.Reg_MEM_WB(fast)
# Loading work.Hazard_Detection_Unit(fast)
# Loading work.Forwarding_Unit(fast)
run -all
# ** Note: $finish    : /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v(18)
#    Time: 210 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at /data1/workspace/phucph0/new/Computer-Architecture-20202/RISC_V/top_tb.v line 18
add wave -position insertpoint  \
sim:/top_tb/DUT/id_funct3 \
sim:/top_tb/DUT/id_funct7
