$date
	Mon Feb 13 21:23:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module n_1mux_tb $end
$var wire 1 ! y $end
$var reg 16 " in [15:0] $end
$var reg 4 # sel [3:0] $end
$scope module uut $end
$var wire 16 $ in [15:0] $end
$var wire 4 % sel [3:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1000000000000000 $
b0 #
b1000000000000000 "
0!
$end
#10
1!
b1 #
b1 %
b100000000000010 "
b100000000000010 $
#20
b10 #
b10 %
b10000000000100 "
b10000000000100 $
#30
0!
b11 #
b11 %
b1000000000000 "
b1000000000000 $
#40
b101 #
b101 %
b10000000000 "
b10000000000 $
#50
b110 #
b110 %
b1000000000 "
b1000000000 $
#60
1!
b111 #
b111 %
b111100000 "
b111100000 $
#70
0!
b1000 #
b1000 %
b10000000 "
b10000000 $
#80
b1001 #
b1001 %
b1000000 "
b1000000 $
#90
1!
b1010 #
b1010 %
b11000100000 "
b11000100000 $
#100
0!
b1011 #
b1011 %
b10000 "
b10000 $
#110
b1100 #
b1100 %
b1000 "
b1000 $
#120
b1101 #
b1101 %
b100 "
b100 $
#130
b1110 #
b1110 %
b10 "
b10 $
#140
1!
b1111 #
b1111 %
b1000000000000001 "
b1000000000000001 $
#500
