{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432637717802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432637717802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 26 11:55:17 2015 " "Processing started: Tue May 26 11:55:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432637717802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432637717802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionTime -c ReactionTime " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionTime -c ReactionTime" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432637717802 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1432637718474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_random_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pseudo_random_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_random_generator-v1 " "Found design unit 1: pseudo_random_generator-v1" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/pseudo_random_generator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718880 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudo_random_generator " "Found entity 1: pseudo_random_generator" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/pseudo_random_generator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432637718880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reactiontimecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reactiontimecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReactionTimeCounter-Behav " "Found design unit 1: ReactionTimeCounter-Behav" {  } { { "ReactionTimeCounter.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTimeCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718880 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReactionTimeCounter " "Found entity 1: ReactionTimeCounter" {  } { { "ReactionTimeCounter.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTimeCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432637718880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-Behavioral " "Found design unit 1: FreqDivider-Behavioral" {  } { { "FreqDivider.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/FreqDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718896 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/FreqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432637718896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomGenerator-Shell " "Found design unit 1: RandomGenerator-Shell" {  } { { "RandomGenerator.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/RandomGenerator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718896 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomGenerator " "Found entity 1: RandomGenerator" {  } { { "RandomGenerator.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/RandomGenerator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432637718896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718896 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432637718896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexDisplay-Structural " "Found design unit 1: HexDisplay-Structural" {  } { { "HexDisplay.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/HexDisplay.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718896 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexDisplay " "Found entity 1: HexDisplay" {  } { { "HexDisplay.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/HexDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432637718896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkrangen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checkrangen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CheckRangeN-Behavioral " "Found design unit 1: CheckRangeN-Behavioral" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/CheckRangeN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718912 ""} { "Info" "ISGN_ENTITY_NAME" "1 CheckRangeN " "Found entity 1: CheckRangeN" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/CheckRangeN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432637718912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainFSM-Behav " "Found design unit 1: MainFSM-Behav" {  } { { "MainFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/MainFSM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718912 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainFSM " "Found entity 1: MainFSM" {  } { { "MainFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/MainFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432637718912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/DebounceUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718912 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432637718912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntbcdup4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cntbcdup4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CntBCDUp4-Behavioral " "Found design unit 1: CntBCDUp4-Behavioral" {  } { { "CntBCDUp4.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/CntBCDUp4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718912 ""} { "Info" "ISGN_ENTITY_NAME" "1 CntBCDUp4 " "Found entity 1: CntBCDUp4" {  } { { "CntBCDUp4.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/CntBCDUp4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432637718912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcounterfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ledcounterfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDCounterFSM-Behavioral " "Found design unit 1: LEDCounterFSM-Behavioral" {  } { { "LEDCounterFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/LEDCounterFSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718927 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDCounterFSM " "Found entity 1: LEDCounterFSM" {  } { { "LEDCounterFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/LEDCounterFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432637718927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregistern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregistern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegisterN-Behavioral " "Found design unit 1: ShiftRegisterN-Behavioral" {  } { { "ShiftRegisterN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ShiftRegisterN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718927 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterN " "Found entity 1: ShiftRegisterN" {  } { { "ShiftRegisterN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ShiftRegisterN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432637718927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerauxfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerauxfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behav " "Found design unit 1: TimerAuxFSM-Behav" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/TimerAuxFSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718927 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/TimerAuxFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432637718927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reactiontime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reactiontime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReactionTime-Shell " "Found design unit 1: ReactionTime-Shell" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718927 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReactionTime " "Found entity 1: ReactionTime" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432637718927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432637718927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReactionTime " "Elaborating entity \"ReactionTime\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432637718990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_validOut ReactionTime.vhd(16) " "Verilog HDL or VHDL warning at ReactionTime.vhd(16): object \"s_validOut\" assigned a value but never read" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432637718990 "|ReactionTime"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ledCounterEN ReactionTime.vhd(16) " "Verilog HDL or VHDL warning at ReactionTime.vhd(16): object \"s_ledCounterEN\" assigned a value but never read" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432637718990 "|ReactionTime"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rnd_number ReactionTime.vhd(17) " "Verilog HDL or VHDL warning at ReactionTime.vhd(17): object \"rnd_number\" assigned a value but never read" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432637718990 "|ReactionTime"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FreqDivider FreqDivider:clkdivider_50000hz A:behavioral " "Elaborating entity \"FreqDivider\" using architecture \"A:behavioral\" for hierarchy \"FreqDivider:clkdivider_50000hz\"" {  } { { "ReactionTime.vhd" "clkdivider_50000hz" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432637718990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RandomGenerator RandomGenerator:rnd_generator A:shell " "Elaborating entity \"RandomGenerator\" using architecture \"A:shell\" for hierarchy \"RandomGenerator:rnd_generator\"" {  } { { "ReactionTime.vhd" "rnd_generator" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432637719005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pseudo_random_generator RandomGenerator:rnd_generator\|pseudo_random_generator:rnd_gen A:v1 " "Elaborating entity \"pseudo_random_generator\" using architecture \"A:v1\" for hierarchy \"RandomGenerator:rnd_generator\|pseudo_random_generator:rnd_gen\"" {  } { { "RandomGenerator.vhd" "rnd_gen" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/RandomGenerator.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432637719005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ShiftRegisterN RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg A:behavioral " "Elaborating entity \"ShiftRegisterN\" using architecture \"A:behavioral\" for hierarchy \"RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg\"" {  } { { "RandomGenerator.vhd" "shiftreg" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/RandomGenerator.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432637719005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CheckRangeN RandomGenerator:rnd_generator\|CheckRangeN:checkrng A:behavioral " "Elaborating entity \"CheckRangeN\" using architecture \"A:behavioral\" for hierarchy \"RandomGenerator:rnd_generator\|CheckRangeN:checkrng\"" {  } { { "RandomGenerator.vhd" "checkrng" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/RandomGenerator.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432637719005 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut CheckRangeN.vhd(14) " "VHDL Process Statement warning at CheckRangeN.vhd(14): inferring latch(es) for signal or variable \"dataOut\", which holds its previous value in one or more paths through the process" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/CheckRangeN.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1432637719005 "|ReactionTime|RandomGenerator:rnd_generator|CheckRangeN:checkrng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] CheckRangeN.vhd(14) " "Inferred latch for \"dataOut\[0\]\" at CheckRangeN.vhd(14)" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/CheckRangeN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719005 "|ReactionTime|RandomGenerator:rnd_generator|CheckRangeN:checkrng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] CheckRangeN.vhd(14) " "Inferred latch for \"dataOut\[1\]\" at CheckRangeN.vhd(14)" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/CheckRangeN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719005 "|ReactionTime|RandomGenerator:rnd_generator|CheckRangeN:checkrng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] CheckRangeN.vhd(14) " "Inferred latch for \"dataOut\[2\]\" at CheckRangeN.vhd(14)" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/CheckRangeN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719005 "|ReactionTime|RandomGenerator:rnd_generator|CheckRangeN:checkrng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] CheckRangeN.vhd(14) " "Inferred latch for \"dataOut\[3\]\" at CheckRangeN.vhd(14)" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/CheckRangeN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719005 "|ReactionTime|RandomGenerator:rnd_generator|CheckRangeN:checkrng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] CheckRangeN.vhd(14) " "Inferred latch for \"dataOut\[4\]\" at CheckRangeN.vhd(14)" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/CheckRangeN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719005 "|ReactionTime|RandomGenerator:rnd_generator|CheckRangeN:checkrng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] CheckRangeN.vhd(14) " "Inferred latch for \"dataOut\[5\]\" at CheckRangeN.vhd(14)" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/CheckRangeN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719005 "|ReactionTime|RandomGenerator:rnd_generator|CheckRangeN:checkrng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FreqDivider FreqDivider:clkdivider_1hz A:behavioral " "Elaborating entity \"FreqDivider\" using architecture \"A:behavioral\" for hierarchy \"FreqDivider:clkdivider_1hz\"" {  } { { "ReactionTime.vhd" "clkdivider_1hz" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432637719005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerAuxFSM TimerAuxFSM:timeraux_fsm A:behav " "Elaborating entity \"TimerAuxFSM\" using architecture \"A:behav\" for hierarchy \"TimerAuxFSM:timeraux_fsm\"" {  } { { "ReactionTime.vhd" "timeraux_fsm" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432637719021 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timerVal TimerAuxFSM.vhd(42) " "VHDL Process Statement warning at TimerAuxFSM.vhd(42): signal \"timerVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/TimerAuxFSM.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_counter TimerAuxFSM.vhd(43) " "VHDL Process Statement warning at TimerAuxFSM.vhd(43): signal \"s_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/TimerAuxFSM.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_counter TimerAuxFSM.vhd(50) " "VHDL Process Statement warning at TimerAuxFSM.vhd(50): signal \"s_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/TimerAuxFSM.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_counter TimerAuxFSM.vhd(51) " "VHDL Process Statement warning at TimerAuxFSM.vhd(51): signal \"s_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/TimerAuxFSM.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_counter TimerAuxFSM.vhd(29) " "VHDL Process Statement warning at TimerAuxFSM.vhd(29): inferring latch(es) for signal or variable \"s_counter\", which holds its previous value in one or more paths through the process" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/TimerAuxFSM.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_counter\[0\] TimerAuxFSM.vhd(29) " "Inferred latch for \"s_counter\[0\]\" at TimerAuxFSM.vhd(29)" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/TimerAuxFSM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_counter\[1\] TimerAuxFSM.vhd(29) " "Inferred latch for \"s_counter\[1\]\" at TimerAuxFSM.vhd(29)" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/TimerAuxFSM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_counter\[2\] TimerAuxFSM.vhd(29) " "Inferred latch for \"s_counter\[2\]\" at TimerAuxFSM.vhd(29)" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/TimerAuxFSM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_counter\[3\] TimerAuxFSM.vhd(29) " "Inferred latch for \"s_counter\[3\]\" at TimerAuxFSM.vhd(29)" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/TimerAuxFSM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_counter\[4\] TimerAuxFSM.vhd(29) " "Inferred latch for \"s_counter\[4\]\" at TimerAuxFSM.vhd(29)" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/TimerAuxFSM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_counter\[5\] TimerAuxFSM.vhd(29) " "Inferred latch for \"s_counter\[5\]\" at TimerAuxFSM.vhd(29)" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/TimerAuxFSM.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FreqDivider FreqDivider:clkdivider_2hz A:behavioral " "Elaborating entity \"FreqDivider\" using architecture \"A:behavioral\" for hierarchy \"FreqDivider:clkdivider_2hz\"" {  } { { "ReactionTime.vhd" "clkdivider_2hz" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432637719021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MainFSM MainFSM:main_fsm A:behav " "Elaborating entity \"MainFSM\" using architecture \"A:behav\" for hierarchy \"MainFSM:main_fsm\"" {  } { { "ReactionTime.vhd" "main_fsm" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432637719021 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS MainFSM.vhd(38) " "VHDL Process Statement warning at MainFSM.vhd(38): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "MainFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/MainFSM.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|MainFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.H MainFSM.vhd(38) " "Inferred latch for \"NS.H\" at MainFSM.vhd(38)" {  } { { "MainFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/MainFSM.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|MainFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.G MainFSM.vhd(38) " "Inferred latch for \"NS.G\" at MainFSM.vhd(38)" {  } { { "MainFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/MainFSM.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|MainFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.F MainFSM.vhd(38) " "Inferred latch for \"NS.F\" at MainFSM.vhd(38)" {  } { { "MainFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/MainFSM.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|MainFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.E MainFSM.vhd(38) " "Inferred latch for \"NS.E\" at MainFSM.vhd(38)" {  } { { "MainFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/MainFSM.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|MainFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.D MainFSM.vhd(38) " "Inferred latch for \"NS.D\" at MainFSM.vhd(38)" {  } { { "MainFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/MainFSM.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|MainFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.C MainFSM.vhd(38) " "Inferred latch for \"NS.C\" at MainFSM.vhd(38)" {  } { { "MainFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/MainFSM.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|MainFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.B MainFSM.vhd(38) " "Inferred latch for \"NS.B\" at MainFSM.vhd(38)" {  } { { "MainFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/MainFSM.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|MainFSM:main_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.A MainFSM.vhd(38) " "Inferred latch for \"NS.A\" at MainFSM.vhd(38)" {  } { { "MainFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/MainFSM.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719021 "|ReactionTime|MainFSM:main_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LEDCounterFSM LEDCounterFSM:ledcounter_fsm A:behavioral " "Elaborating entity \"LEDCounterFSM\" using architecture \"A:behavioral\" for hierarchy \"LEDCounterFSM:ledcounter_fsm\"" {  } { { "ReactionTime.vhd" "ledcounter_fsm" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 92 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432637719037 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_nextState LEDCounterFSM.vhd(31) " "VHDL Process Statement warning at LEDCounterFSM.vhd(31): inferring latch(es) for signal or variable \"s_nextState\", which holds its previous value in one or more paths through the process" {  } { { "LEDCounterFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/LEDCounterFSM.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1432637719037 "|ReactionTime|LEDCounterFSM:ledcounter_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.E LEDCounterFSM.vhd(31) " "Inferred latch for \"s_nextState.E\" at LEDCounterFSM.vhd(31)" {  } { { "LEDCounterFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/LEDCounterFSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719037 "|ReactionTime|LEDCounterFSM:ledcounter_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.D LEDCounterFSM.vhd(31) " "Inferred latch for \"s_nextState.D\" at LEDCounterFSM.vhd(31)" {  } { { "LEDCounterFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/LEDCounterFSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719037 "|ReactionTime|LEDCounterFSM:ledcounter_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.C LEDCounterFSM.vhd(31) " "Inferred latch for \"s_nextState.C\" at LEDCounterFSM.vhd(31)" {  } { { "LEDCounterFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/LEDCounterFSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719037 "|ReactionTime|LEDCounterFSM:ledcounter_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.B LEDCounterFSM.vhd(31) " "Inferred latch for \"s_nextState.B\" at LEDCounterFSM.vhd(31)" {  } { { "LEDCounterFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/LEDCounterFSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719037 "|ReactionTime|LEDCounterFSM:ledcounter_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.A LEDCounterFSM.vhd(31) " "Inferred latch for \"s_nextState.A\" at LEDCounterFSM.vhd(31)" {  } { { "LEDCounterFSM.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/LEDCounterFSM.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432637719037 "|ReactionTime|LEDCounterFSM:ledcounter_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FreqDivider FreqDivider:clkdivider_100hz A:behavioral " "Elaborating entity \"FreqDivider\" using architecture \"A:behavioral\" for hierarchy \"FreqDivider:clkdivider_100hz\"" {  } { { "ReactionTime.vhd" "clkdivider_100hz" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 102 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432637719037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CntBCDUp4 CntBCDUp4:counter A:behavioral " "Elaborating entity \"CntBCDUp4\" using architecture \"A:behavioral\" for hierarchy \"CntBCDUp4:counter\"" {  } { { "ReactionTime.vhd" "counter" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 108 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432637719037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "HexDisplay HexDisplay:hexdisplay A:structural " "Elaborating entity \"HexDisplay\" using architecture \"A:structural\" for hierarchy \"HexDisplay:hexdisplay\"" {  } { { "ReactionTime.vhd" "hexdisplay" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432637719037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder HexDisplay:hexdisplay\|Bin7SegDecoder:disp_0_decoder A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"HexDisplay:hexdisplay\|Bin7SegDecoder:disp_0_decoder\"" {  } { { "HexDisplay.vhd" "disp_0_decoder" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/HexDisplay.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432637719037 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432637719584 "|ReactionTime|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1432637719584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1432637719709 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "97 " "97 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1432637719834 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432637720068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432637720068 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432637720224 "|ReactionTime|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432637720224 "|ReactionTime|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432637720224 "|ReactionTime|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ReactionTime.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/Shell/ReactionTime.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432637720224 "|ReactionTime|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1432637720224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432637720224 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432637720224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1432637720224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432637720224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432637720255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 26 11:55:20 2015 " "Processing ended: Tue May 26 11:55:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432637720255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432637720255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432637720255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432637720255 ""}
