From 3ebb85e3b6737b5b23106011a6f644a3d2dd4ed8 Mon Sep 17 00:00:00 2001
From: David Daney <david.daney@cavium.com>
Date: Tue, 22 Jul 2014 18:05:50 -0700
Subject: [PATCH 725/974] MIPS: OCTEON: Define cpu_has_local_ebase to 0

In OCTEON we run with all CPUs using the same ebase, so we don't need
to regenerate the TLBRefill handler per CPU.

Signed-off-by: David Daney <david.daney@cavium.com>
[Original patch taken from Cavium SDK 3.1.2-568]
Signed-off-by: Quanyang Wang <quanyang.wang@windriver.com>
---
 arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h b/arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h
index 0349d3b..cc5141d 100644
--- a/arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h
+++ b/arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h
@@ -84,4 +84,6 @@
  */
 #define MAX_DMA32_PFN (((1ULL << 32) - (1ULL << 28)) >> PAGE_SHIFT)
 
+#define cpu_has_local_ebase	0
+
 #endif
-- 
2.6.2

