<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/r600_hdmi.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - r600_hdmi.c<span style="font-size: 80%;"> (source / <a href="r600_hdmi.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">218</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">16</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Christian König.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Christian König
<span class="lineNum">      25 </span>            :  */
<span class="lineNum">      26 </span>            : #include &lt;dev/pci/drm/linux_hdmi.h&gt;
<span class="lineNum">      27 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/radeon_drm.h&gt;
<span class="lineNum">      29 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;radeon_audio.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;r600d.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span>            : /*
<span class="lineNum">      36 </span>            :  * HDMI color format
<span class="lineNum">      37 </span>            :  */
<span class="lineNum">      38 </span>            : enum r600_hdmi_color_format {
<span class="lineNum">      39 </span>            :         RGB = 0,
<span class="lineNum">      40 </span>            :         YCC_422 = 1,
<span class="lineNum">      41 </span>            :         YCC_444 = 2
<span class="lineNum">      42 </span>            : };
<span class="lineNum">      43 </span>            : 
<span class="lineNum">      44 </span>            : /*
<span class="lineNum">      45 </span>            :  * IEC60958 status bits
<span class="lineNum">      46 </span>            :  */
<span class="lineNum">      47 </span>            : enum r600_hdmi_iec_status_bits {
<span class="lineNum">      48 </span>            :         AUDIO_STATUS_DIG_ENABLE   = 0x01,
<span class="lineNum">      49 </span>            :         AUDIO_STATUS_V            = 0x02,
<span class="lineNum">      50 </span>            :         AUDIO_STATUS_VCFG         = 0x04,
<span class="lineNum">      51 </span>            :         AUDIO_STATUS_EMPHASIS     = 0x08,
<span class="lineNum">      52 </span>            :         AUDIO_STATUS_COPYRIGHT    = 0x10,
<span class="lineNum">      53 </span>            :         AUDIO_STATUS_NONAUDIO     = 0x20,
<span class="lineNum">      54 </span>            :         AUDIO_STATUS_PROFESSIONAL = 0x40,
<span class="lineNum">      55 </span>            :         AUDIO_STATUS_LEVEL        = 0x80
<a name="56"><span class="lineNum">      56 </span>            : };</a>
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span><span class="lineNoCov">          0 : static struct r600_audio_pin r600_audio_status(struct radeon_device *rdev)</span>
<span class="lineNum">      59 </span>            : {
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :         struct r600_audio_pin status;</span>
<span class="lineNum">      61 </span>            :         uint32_t value;
<span class="lineNum">      62 </span>            : 
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :         value = RREG32(R600_AUDIO_RATE_BPS_CHANNEL);</span>
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span>            :         /* number of channels */
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :         status.channels = (value &amp; 0x7) + 1;</span>
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span>            :         /* bits per sample */
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :         switch ((value &amp; 0xF0) &gt;&gt; 4) {</span>
<span class="lineNum">      70 </span>            :         case 0x0:
<span class="lineNum">      71 </span>            :                 status.bits_per_sample = 8;
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      73 </span>            :         case 0x1:
<span class="lineNum">      74 </span>            :                 status.bits_per_sample = 16;
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      76 </span>            :         case 0x2:
<span class="lineNum">      77 </span>            :                 status.bits_per_sample = 20;
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      79 </span>            :         case 0x3:
<span class="lineNum">      80 </span>            :                 status.bits_per_sample = 24;
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      82 </span>            :         case 0x4:
<span class="lineNum">      83 </span>            :                 status.bits_per_sample = 32;
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">      85 </span>            :         default:
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Unknown bits per sample 0x%x, using 16\n&quot;,</span>
<span class="lineNum">      87 </span>            :                         (int)value);
<span class="lineNum">      88 </span>            :                 status.bits_per_sample = 16;
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">      90 </span>            : 
<span class="lineNum">      91 </span>            :         /* current sampling rate in HZ */
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :         if (value &amp; 0x4000)</span>
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :                 status.rate = 44100;</span>
<span class="lineNum">      94 </span>            :         else
<span class="lineNum">      95 </span>            :                 status.rate = 48000;
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :         status.rate *= ((value &gt;&gt; 11) &amp; 0x7) + 1;</span>
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :         status.rate /= ((value &gt;&gt; 8) &amp; 0x7) + 1;</span>
<span class="lineNum">      98 </span>            : 
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :         value = RREG32(R600_AUDIO_STATUS_BITS);</span>
<span class="lineNum">     100 </span>            : 
<span class="lineNum">     101 </span>            :         /* iec 60958 status bits */
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :         status.status_bits = value &amp; 0xff;</span>
<span class="lineNum">     103 </span>            : 
<span class="lineNum">     104 </span>            :         /* iec 60958 category code */
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :         status.category_code = (value &gt;&gt; 8) &amp; 0xff;</span>
<span class="lineNum">     106 </span>            : 
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :         return status;</span>
<span class="lineNum">     108 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     109 </span>            : 
<span class="lineNum">     110 </span>            : /*
<a name="111"><span class="lineNum">     111 </span>            :  * update all hdmi interfaces with current audio parameters</a>
<span class="lineNum">     112 </span>            :  */
<span class="lineNum">     113 </span><span class="lineNoCov">          0 : void r600_audio_update_hdmi(struct work_struct *work)</span>
<span class="lineNum">     114 </span>            : {
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = container_of(work, struct radeon_device,</span>
<span class="lineNum">     116 </span>            :                                                   audio_work);
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :         struct drm_device *dev = rdev-&gt;ddev;</span>
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :         struct r600_audio_pin audio_status = r600_audio_status(rdev);</span>
<span class="lineNum">     119 </span>            :         struct drm_encoder *encoder;
<span class="lineNum">     120 </span>            :         bool changed = false;
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :         if (rdev-&gt;audio.pin[0].channels != audio_status.channels ||</span>
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :             rdev-&gt;audio.pin[0].rate != audio_status.rate ||</span>
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :             rdev-&gt;audio.pin[0].bits_per_sample != audio_status.bits_per_sample ||</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :             rdev-&gt;audio.pin[0].status_bits != audio_status.status_bits ||</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :             rdev-&gt;audio.pin[0].category_code != audio_status.category_code) {</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :                 rdev-&gt;audio.pin[0] = audio_status;</span>
<span class="lineNum">     128 </span>            :                 changed = true;
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     130 </span>            : 
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :         list_for_each_entry(encoder, &amp;dev-&gt;mode_config.encoder_list, head) {</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :                 if (!radeon_encoder_is_digital(encoder))</span>
<span class="lineNum">     133 </span>            :                         continue;
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :                 if (changed || r600_hdmi_buffer_status_changed(encoder))</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :                         r600_hdmi_update_audio_settings(encoder);</span>
<span class="lineNum">     136 </span>            :         }
<span class="lineNum">     137 </span><span class="lineNoCov">          0 : }</span>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<span class="lineNum">     139 </span>            : /* enable the audio stream */
<span class="lineNum">     140 </span><span class="lineNoCov">          0 : void r600_audio_enable(struct radeon_device *rdev,</span>
<span class="lineNum">     141 </span>            :                        struct r600_audio_pin *pin,
<span class="lineNum">     142 </span>            :                        u8 enable_mask)
<span class="lineNum">     143 </span>            : {
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32(AZ_HOT_PLUG_CONTROL);</span>
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         if (!pin)</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     148 </span>            : 
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         if (enable_mask) {</span>
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :                 tmp |= AUDIO_ENABLED;</span>
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :                 if (enable_mask &amp; 1)</span>
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :                         tmp |= PIN0_AUDIO_ENABLED;</span>
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :                 if (enable_mask &amp; 2)</span>
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :                         tmp |= PIN1_AUDIO_ENABLED;</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :                 if (enable_mask &amp; 4)</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :                         tmp |= PIN2_AUDIO_ENABLED;</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :                 if (enable_mask &amp; 8)</span>
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :                         tmp |= PIN3_AUDIO_ENABLED;</span>
<span class="lineNum">     159 </span>            :         } else {
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~(AUDIO_ENABLED |</span>
<span class="lineNum">     161 </span>            :                          PIN0_AUDIO_ENABLED |
<span class="lineNum">     162 </span>            :                          PIN1_AUDIO_ENABLED |
<span class="lineNum">     163 </span>            :                          PIN2_AUDIO_ENABLED |
<span class="lineNum">     164 </span>            :                          PIN3_AUDIO_ENABLED);
<span class="lineNum">     165 </span>            :         }
<span class="lineNum">     166 </span>            : 
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :         WREG32(AZ_HOT_PLUG_CONTROL, tmp);</span>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span><span class="lineNoCov">          0 : struct r600_audio_pin *r600_audio_get_pin(struct radeon_device *rdev)</span>
<span class="lineNum">     171 </span>            : {
<span class="lineNum">     172 </span>            :         /* only one pin on 6xx-NI */
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :         return &amp;rdev-&gt;audio.pin[0];</span>
<a name="174"><span class="lineNum">     174 </span>            : }</a>
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span><span class="lineNoCov">          0 : void r600_hdmi_update_acr(struct drm_encoder *encoder, long offset,</span>
<span class="lineNum">     177 </span>            :         const struct radeon_hdmi_acr *acr)
<span class="lineNum">     178 </span>            : {
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     181 </span>            : 
<span class="lineNum">     182 </span>            :         /* DCE 3.0 uses register that's normally for CRC_CONTROL */
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :         uint32_t acr_ctl = ASIC_IS_DCE3(rdev) ? DCE3_HDMI0_ACR_PACKET_CONTROL :</span>
<span class="lineNum">     184 </span>            :                                        HDMI0_ACR_PACKET_CONTROL;
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :         WREG32_P(acr_ctl + offset,</span>
<span class="lineNum">     186 </span>            :                 HDMI0_ACR_SOURCE |              /* select SW CTS value */
<span class="lineNum">     187 </span>            :                 HDMI0_ACR_AUTO_SEND,    /* allow hw to sent ACR packets when required */
<span class="lineNum">     188 </span>            :                 ~(HDMI0_ACR_SOURCE |
<span class="lineNum">     189 </span>            :                 HDMI0_ACR_AUTO_SEND));
<span class="lineNum">     190 </span>            : 
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_ACR_32_0 + offset,</span>
<span class="lineNum">     192 </span>            :                 HDMI0_ACR_CTS_32(acr-&gt;cts_32khz),
<span class="lineNum">     193 </span>            :                 ~HDMI0_ACR_CTS_32_MASK);
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_ACR_32_1 + offset,</span>
<span class="lineNum">     195 </span>            :                 HDMI0_ACR_N_32(acr-&gt;n_32khz),
<span class="lineNum">     196 </span>            :                 ~HDMI0_ACR_N_32_MASK);
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_ACR_44_0 + offset,</span>
<span class="lineNum">     199 </span>            :                 HDMI0_ACR_CTS_44(acr-&gt;cts_44_1khz),
<span class="lineNum">     200 </span>            :                 ~HDMI0_ACR_CTS_44_MASK);
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_ACR_44_1 + offset,</span>
<span class="lineNum">     202 </span>            :                 HDMI0_ACR_N_44(acr-&gt;n_44_1khz),
<span class="lineNum">     203 </span>            :                 ~HDMI0_ACR_N_44_MASK);
<span class="lineNum">     204 </span>            : 
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_ACR_48_0 + offset,</span>
<span class="lineNum">     206 </span>            :                 HDMI0_ACR_CTS_48(acr-&gt;cts_48khz),
<span class="lineNum">     207 </span>            :                 ~HDMI0_ACR_CTS_48_MASK);
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_ACR_48_1 + offset,</span>
<span class="lineNum">     209 </span>            :                 HDMI0_ACR_N_48(acr-&gt;n_48khz),
<span class="lineNum">     210 </span>            :                 ~HDMI0_ACR_N_48_MASK);
<span class="lineNum">     211 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     212 </span>            : 
<span class="lineNum">     213 </span>            : /*
<a name="214"><span class="lineNum">     214 </span>            :  * build a HDMI Video Info Frame</a>
<span class="lineNum">     215 </span>            :  */
<span class="lineNum">     216 </span><span class="lineNoCov">          0 : void r600_set_avi_packet(struct radeon_device *rdev, u32 offset,</span>
<span class="lineNum">     217 </span>            :     unsigned char *buffer, size_t size)
<span class="lineNum">     218 </span>            : {
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         uint8_t *frame = buffer + 3;</span>
<span class="lineNum">     220 </span>            : 
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :         WREG32(HDMI0_AVI_INFO0 + offset,</span>
<span class="lineNum">     222 </span>            :                 frame[0x0] | (frame[0x1] &lt;&lt; 8) | (frame[0x2] &lt;&lt; 16) | (frame[0x3] &lt;&lt; 24));
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :         WREG32(HDMI0_AVI_INFO1 + offset,</span>
<span class="lineNum">     224 </span>            :                 frame[0x4] | (frame[0x5] &lt;&lt; 8) | (frame[0x6] &lt;&lt; 16) | (frame[0x7] &lt;&lt; 24));
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         WREG32(HDMI0_AVI_INFO2 + offset,</span>
<span class="lineNum">     226 </span>            :                 frame[0x8] | (frame[0x9] &lt;&lt; 8) | (frame[0xA] &lt;&lt; 16) | (frame[0xB] &lt;&lt; 24));
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :         WREG32(HDMI0_AVI_INFO3 + offset,</span>
<span class="lineNum">     228 </span>            :                 frame[0xC] | (frame[0xD] &lt;&lt; 8) | (buffer[1] &lt;&lt; 24));
<span class="lineNum">     229 </span>            : 
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :         WREG32_OR(HDMI0_INFOFRAME_CONTROL1 + offset,</span>
<span class="lineNum">     231 </span>            :                   HDMI0_AVI_INFO_LINE(2));      /* anything other than 0 */
<span class="lineNum">     232 </span>            : 
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         WREG32_OR(HDMI0_INFOFRAME_CONTROL0 + offset,</span>
<span class="lineNum">     234 </span>            :                   HDMI0_AVI_INFO_SEND | /* enable AVI info frames */
<span class="lineNum">     235 </span>            :                   HDMI0_AVI_INFO_CONT); /* send AVI info frames every frame/field */
<span class="lineNum">     236 </span>            : 
<span class="lineNum">     237 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     238 </span>            : 
<span class="lineNum">     239 </span>            : /*
<a name="240"><span class="lineNum">     240 </span>            :  * build a Audio Info Frame</a>
<span class="lineNum">     241 </span>            :  */
<span class="lineNum">     242 </span><span class="lineNoCov">          0 : static void r600_hdmi_update_audio_infoframe(struct drm_encoder *encoder,</span>
<span class="lineNum">     243 </span>            :                                              const void *buffer, size_t size)
<span class="lineNum">     244 </span>            : {
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         struct radeon_encoder_atom_dig *dig = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :         uint32_t offset = dig-&gt;afmt-&gt;offset;</span>
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :         const u8 *frame = buffer + 3;</span>
<span class="lineNum">     251 </span>            : 
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :         WREG32(HDMI0_AUDIO_INFO0 + offset,</span>
<span class="lineNum">     253 </span>            :                 frame[0x0] | (frame[0x1] &lt;&lt; 8) | (frame[0x2] &lt;&lt; 16) | (frame[0x3] &lt;&lt; 24));
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :         WREG32(HDMI0_AUDIO_INFO1 + offset,</span>
<span class="lineNum">     255 </span>            :                 frame[0x4] | (frame[0x5] &lt;&lt; 8) | (frame[0x6] &lt;&lt; 16) | (frame[0x8] &lt;&lt; 24));
<span class="lineNum">     256 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span>            : /*
<a name="259"><span class="lineNum">     259 </span>            :  * test if audio buffer is filled enough to start playing</a>
<span class="lineNum">     260 </span>            :  */
<span class="lineNum">     261 </span><span class="lineNoCov">          0 : static bool r600_hdmi_is_audio_buffer_filled(struct drm_encoder *encoder)</span>
<span class="lineNum">     262 </span>            : {
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         struct radeon_encoder_atom_dig *dig = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         uint32_t offset = dig-&gt;afmt-&gt;offset;</span>
<span class="lineNum">     268 </span>            : 
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :         return (RREG32(HDMI0_STATUS + offset) &amp; 0x10) != 0;</span>
<span class="lineNum">     270 </span>            : }
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span>            : /*
<a name="273"><span class="lineNum">     273 </span>            :  * have buffer status changed since last call?</a>
<span class="lineNum">     274 </span>            :  */
<span class="lineNum">     275 </span><span class="lineNoCov">          0 : int r600_hdmi_buffer_status_changed(struct drm_encoder *encoder)</span>
<span class="lineNum">     276 </span>            : {
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :         struct radeon_encoder_atom_dig *dig = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     279 </span>            :         int status, result;
<span class="lineNum">     280 </span>            : 
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :         if (!dig-&gt;afmt || !dig-&gt;afmt-&gt;enabled)</span>
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     283 </span>            : 
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :         status = r600_hdmi_is_audio_buffer_filled(encoder);</span>
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :         result = dig-&gt;afmt-&gt;last_buffer_filled_status != status;</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :         dig-&gt;afmt-&gt;last_buffer_filled_status = status;</span>
<span class="lineNum">     287 </span>            : 
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :         return result;</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     290 </span>            : 
<span class="lineNum">     291 </span>            : /*
<a name="292"><span class="lineNum">     292 </span>            :  * write the audio workaround status to the hardware</a>
<span class="lineNum">     293 </span>            :  */
<span class="lineNum">     294 </span><span class="lineNoCov">          0 : void r600_hdmi_audio_workaround(struct drm_encoder *encoder)</span>
<span class="lineNum">     295 </span>            : {
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :         struct radeon_encoder_atom_dig *dig = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :         uint32_t offset = dig-&gt;afmt-&gt;offset;</span>
<span class="lineNum">     301 </span>            :         bool hdmi_audio_workaround = false; /* FIXME */
<span class="lineNum">     302 </span>            :         u32 value;
<span class="lineNum">     303 </span>            : 
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         if (!hdmi_audio_workaround ||</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :             r600_hdmi_is_audio_buffer_filled(encoder))</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :                 value = 0; /* disable workaround */</span>
<span class="lineNum">     307 </span>            :         else
<span class="lineNum">     308 </span>            :                 value = HDMI0_AUDIO_TEST_EN; /* enable workaround */
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_AUDIO_PACKET_CONTROL + offset,</span>
<span class="lineNum">     310 </span>            :                  value, ~HDMI0_AUDIO_TEST_EN);
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     312 </span>            : 
<span class="lineNum">     313 </span><span class="lineNoCov">          0 : void r600_hdmi_audio_set_dto(struct radeon_device *rdev,</span>
<span class="lineNum">     314 </span>            :     struct radeon_crtc *crtc, unsigned int clock)
<span class="lineNum">     315 </span>            : {
<span class="lineNum">     316 </span>            :         struct radeon_encoder *radeon_encoder;
<span class="lineNum">     317 </span>            :         struct radeon_encoder_atom_dig *dig;
<span class="lineNum">     318 </span>            : 
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         if (!crtc)</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     321 </span>            : 
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :         radeon_encoder = to_radeon_encoder(crtc-&gt;encoder);</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         dig = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     324 </span>            : 
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :         if (!dig)</span>
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     327 </span>            : 
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         if (dig-&gt;dig_encoder == 0) {</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_AUDIO_DTO0_PHASE, 24000 * 100);</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_AUDIO_DTO0_MODULE, clock * 100);</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_AUDIO_DTO_SELECT, 0); /* select DTO0 */</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_AUDIO_DTO1_PHASE, 24000 * 100);</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_AUDIO_DTO1_MODULE, clock * 100);</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_AUDIO_DTO_SELECT, 1); /* select DTO1 */</span>
<span class="lineNum">     336 </span>            :         }
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     338 </span>            : 
<span class="lineNum">     339 </span><span class="lineNoCov">          0 : void r600_set_vbi_packet(struct drm_encoder *encoder, u32 offset)</span>
<span class="lineNum">     340 </span>            : {
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     343 </span>            : 
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :         WREG32_OR(HDMI0_VBI_PACKET_CONTROL + offset,</span>
<span class="lineNum">     345 </span>            :                 HDMI0_NULL_SEND |       /* send null packets when required */
<span class="lineNum">     346 </span>            :                 HDMI0_GC_SEND |         /* send general control packets */
<span class="lineNum">     347 </span>            :                 HDMI0_GC_CONT);         /* send general control packets every frame */
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     349 </span>            : 
<span class="lineNum">     350 </span><span class="lineNoCov">          0 : void r600_set_audio_packet(struct drm_encoder *encoder, u32 offset)</span>
<span class="lineNum">     351 </span>            : {
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     354 </span>            : 
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_AUDIO_PACKET_CONTROL + offset,</span>
<span class="lineNum">     356 </span>            :                 HDMI0_AUDIO_SAMPLE_SEND |                       /* send audio packets */
<span class="lineNum">     357 </span>            :                 HDMI0_AUDIO_DELAY_EN(1) |                       /* default audio delay */
<span class="lineNum">     358 </span>            :                 HDMI0_AUDIO_PACKETS_PER_LINE(3) |       /* should be suffient for all audio modes and small enough for all hblanks */
<span class="lineNum">     359 </span>            :                 HDMI0_60958_CS_UPDATE,                          /* allow 60958 channel status fields to be updated */
<span class="lineNum">     360 </span>            :                 ~(HDMI0_AUDIO_SAMPLE_SEND |
<span class="lineNum">     361 </span>            :                 HDMI0_AUDIO_DELAY_EN_MASK |
<span class="lineNum">     362 </span>            :                 HDMI0_AUDIO_PACKETS_PER_LINE_MASK |
<span class="lineNum">     363 </span>            :                 HDMI0_60958_CS_UPDATE));
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :         WREG32_OR(HDMI0_INFOFRAME_CONTROL0 + offset,</span>
<span class="lineNum">     366 </span>            :                 HDMI0_AUDIO_INFO_SEND |         /* enable audio info frames (frames won't be set until audio is enabled) */
<span class="lineNum">     367 </span>            :                 HDMI0_AUDIO_INFO_UPDATE);       /* required for audio info values to be updated */
<span class="lineNum">     368 </span>            : 
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_INFOFRAME_CONTROL1 + offset,</span>
<span class="lineNum">     370 </span>            :                 HDMI0_AUDIO_INFO_LINE(2),       /* anything other than 0 */
<span class="lineNum">     371 </span>            :                 ~HDMI0_AUDIO_INFO_LINE_MASK);
<span class="lineNum">     372 </span>            : 
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :         WREG32_AND(HDMI0_GENERIC_PACKET_CONTROL + offset,</span>
<span class="lineNum">     374 </span>            :                 ~(HDMI0_GENERIC0_SEND |
<span class="lineNum">     375 </span>            :                 HDMI0_GENERIC0_CONT |
<span class="lineNum">     376 </span>            :                 HDMI0_GENERIC0_UPDATE |
<span class="lineNum">     377 </span>            :                 HDMI0_GENERIC1_SEND |
<span class="lineNum">     378 </span>            :                 HDMI0_GENERIC1_CONT |
<span class="lineNum">     379 </span>            :                 HDMI0_GENERIC0_LINE_MASK |
<span class="lineNum">     380 </span>            :                 HDMI0_GENERIC1_LINE_MASK));
<span class="lineNum">     381 </span>            : 
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_60958_0 + offset,</span>
<span class="lineNum">     383 </span>            :                 HDMI0_60958_CS_CHANNEL_NUMBER_L(1),
<span class="lineNum">     384 </span>            :                 ~(HDMI0_60958_CS_CHANNEL_NUMBER_L_MASK |
<span class="lineNum">     385 </span>            :                 HDMI0_60958_CS_CLOCK_ACCURACY_MASK));
<span class="lineNum">     386 </span>            : 
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_60958_1 + offset,</span>
<span class="lineNum">     388 </span>            :                 HDMI0_60958_CS_CHANNEL_NUMBER_R(2),
<span class="lineNum">     389 </span>            :                 ~HDMI0_60958_CS_CHANNEL_NUMBER_R_MASK);
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span><span class="lineNoCov">          0 : void r600_set_mute(struct drm_encoder *encoder, u32 offset, bool mute)</span>
<span class="lineNum">     393 </span>            : {
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     396 </span>            : 
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :         if (mute)</span>
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :                 WREG32_OR(HDMI0_GC + offset, HDMI0_GC_AVMUTE);</span>
<span class="lineNum">     399 </span>            :         else
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                 WREG32_AND(HDMI0_GC + offset, ~HDMI0_GC_AVMUTE);</span>
<span class="lineNum">     401 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span>            : /**
<span class="lineNum">     404 </span>            :  * r600_hdmi_update_audio_settings - Update audio infoframe
<span class="lineNum">     405 </span>            :  *
<span class="lineNum">     406 </span>            :  * @encoder: drm encoder
<span class="lineNum">     407 </span>            :  *
<a name="408"><span class="lineNum">     408 </span>            :  * Gets info about current audio stream and updates audio infoframe.</a>
<span class="lineNum">     409 </span>            :  */
<span class="lineNum">     410 </span><span class="lineNoCov">          0 : void r600_hdmi_update_audio_settings(struct drm_encoder *encoder)</span>
<span class="lineNum">     411 </span>            : {
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         struct radeon_encoder_atom_dig *dig = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :         struct r600_audio_pin audio = r600_audio_status(rdev);</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :         uint8_t buffer[HDMI_INFOFRAME_HEADER_SIZE + HDMI_AUDIO_INFOFRAME_SIZE];</span>
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :         struct hdmi_audio_infoframe frame;</span>
<span class="lineNum">     419 </span>            :         uint32_t offset;
<span class="lineNum">     420 </span>            :         uint32_t value;
<span class="lineNum">     421 </span>            :         ssize_t err;
<span class="lineNum">     422 </span>            : 
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :         if (!dig-&gt;afmt || !dig-&gt;afmt-&gt;enabled)</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :         offset = dig-&gt;afmt-&gt;offset;</span>
<span class="lineNum">     426 </span>            : 
<span class="lineNum">     427 </span>            :         DRM_DEBUG(&quot;%s with %d channels, %d Hz sampling rate, %d bits per sample,\n&quot;,
<span class="lineNum">     428 </span>            :                  r600_hdmi_is_audio_buffer_filled(encoder) ? &quot;playing&quot; : &quot;stopped&quot;,
<span class="lineNum">     429 </span>            :                   audio.channels, audio.rate, audio.bits_per_sample);
<span class="lineNum">     430 </span>            :         DRM_DEBUG(&quot;0x%02X IEC60958 status bits and 0x%02X category code\n&quot;,
<span class="lineNum">     431 </span>            :                   (int)audio.status_bits, (int)audio.category_code);
<span class="lineNum">     432 </span>            : 
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :         err = hdmi_audio_infoframe_init(&amp;frame);</span>
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :         if (err &lt; 0) {</span>
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to setup audio infoframe\n&quot;);</span>
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     437 </span>            :         }
<span class="lineNum">     438 </span>            : 
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :         frame.channels = audio.channels;</span>
<span class="lineNum">     440 </span>            : 
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :         err = hdmi_audio_infoframe_pack(&amp;frame, buffer, sizeof(buffer));</span>
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :         if (err &lt; 0) {</span>
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to pack audio infoframe\n&quot;);</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     445 </span>            :         }
<span class="lineNum">     446 </span>            : 
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :         value = RREG32(HDMI0_AUDIO_PACKET_CONTROL + offset);</span>
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :         if (value &amp; HDMI0_AUDIO_TEST_EN)</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :                 WREG32(HDMI0_AUDIO_PACKET_CONTROL + offset,</span>
<span class="lineNum">     450 </span>            :                        value &amp; ~HDMI0_AUDIO_TEST_EN);
<span class="lineNum">     451 </span>            : 
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :         WREG32_OR(HDMI0_CONTROL + offset,</span>
<span class="lineNum">     453 </span>            :                   HDMI0_ERROR_ACK);
<span class="lineNum">     454 </span>            : 
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :         WREG32_AND(HDMI0_INFOFRAME_CONTROL0 + offset,</span>
<span class="lineNum">     456 </span>            :                    ~HDMI0_AUDIO_INFO_SOURCE);
<span class="lineNum">     457 </span>            : 
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :         r600_hdmi_update_audio_infoframe(encoder, buffer, sizeof(buffer));</span>
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :         WREG32_OR(HDMI0_INFOFRAME_CONTROL0 + offset,</span>
<span class="lineNum">     461 </span>            :                   HDMI0_AUDIO_INFO_CONT |
<span class="lineNum">     462 </span>            :                   HDMI0_AUDIO_INFO_UPDATE);
<span class="lineNum">     463 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     464 </span>            : 
<span class="lineNum">     465 </span>            : /*
<a name="466"><span class="lineNum">     466 </span>            :  * enable the HDMI engine</a>
<span class="lineNum">     467 </span>            :  */
<span class="lineNum">     468 </span><span class="lineNoCov">          0 : void r600_hdmi_enable(struct drm_encoder *encoder, bool enable)</span>
<span class="lineNum">     469 </span>            : {
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :         struct radeon_encoder_atom_dig *dig = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     474 </span>            :         u32 hdmi = HDMI0_ERROR_ACK;
<span class="lineNum">     475 </span>            : 
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :         if (!dig || !dig-&gt;afmt)</span>
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     478 </span>            : 
<span class="lineNum">     479 </span>            :         /* Older chipsets require setting HDMI and routing manually */
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :         if (!ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :                 if (enable)</span>
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :                         hdmi |= HDMI0_ENABLE;</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :                 switch (radeon_encoder-&gt;encoder_id) {</span>
<span class="lineNum">     484 </span>            :                 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :                         if (enable) {</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :                                 WREG32_OR(AVIVO_TMDSA_CNTL, AVIVO_TMDSA_CNTL_HDMI_EN);</span>
<span class="lineNum">     487 </span>            :                                 hdmi |= HDMI0_STREAM(HDMI0_STREAM_TMDSA);
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :                                 WREG32_AND(AVIVO_TMDSA_CNTL, ~AVIVO_TMDSA_CNTL_HDMI_EN);</span>
<span class="lineNum">     490 </span>            :                         }
<span class="lineNum">     491 </span>            :                         break;
<span class="lineNum">     492 </span>            :                 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :                         if (enable) {</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :                                 WREG32_OR(AVIVO_LVTMA_CNTL, AVIVO_LVTMA_CNTL_HDMI_EN);</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :                                 hdmi |= HDMI0_STREAM(HDMI0_STREAM_LVTMA);</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :                                 WREG32_AND(AVIVO_LVTMA_CNTL, ~AVIVO_LVTMA_CNTL_HDMI_EN);</span>
<span class="lineNum">     498 </span>            :                         }
<span class="lineNum">     499 </span>            :                         break;
<span class="lineNum">     500 </span>            :                 case ENCODER_OBJECT_ID_INTERNAL_DDI:
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :                         if (enable) {</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :                                 WREG32_OR(DDIA_CNTL, DDIA_HDMI_EN);</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :                                 hdmi |= HDMI0_STREAM(HDMI0_STREAM_DDIA);</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :                                 WREG32_AND(DDIA_CNTL, ~DDIA_HDMI_EN);</span>
<span class="lineNum">     506 </span>            :                         }
<span class="lineNum">     507 </span>            :                         break;
<span class="lineNum">     508 </span>            :                 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :                         if (enable)</span>
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :                                 hdmi |= HDMI0_STREAM(HDMI0_STREAM_DVOA);</span>
<span class="lineNum">     511 </span>            :                         break;
<span class="lineNum">     512 </span>            :                 default:
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :                         dev_err(rdev-&gt;dev, &quot;Invalid encoder for HDMI: 0x%X\n&quot;,</span>
<span class="lineNum">     514 </span>            :                                 radeon_encoder-&gt;encoder_id);
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     516 </span>            :                 }
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :                 WREG32(HDMI0_CONTROL + dig-&gt;afmt-&gt;offset, hdmi);</span>
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     519 </span>            : 
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.installed) {</span>
<span class="lineNum">     521 </span>            :                 /* if irq is available use it */
<span class="lineNum">     522 </span>            :                 /* XXX: shouldn't need this on any asics.  Double check DCE2/3 */
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :                 if (enable)</span>
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :                         radeon_irq_kms_enable_afmt(rdev, dig-&gt;afmt-&gt;id);</span>
<span class="lineNum">     525 </span>            :                 else
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :                         radeon_irq_kms_disable_afmt(rdev, dig-&gt;afmt-&gt;id);</span>
<span class="lineNum">     527 </span>            :         }
<span class="lineNum">     528 </span>            : 
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :         dig-&gt;afmt-&gt;enabled = enable;</span>
<span class="lineNum">     530 </span>            : 
<span class="lineNum">     531 </span>            :         DRM_DEBUG(&quot;%sabling HDMI interface @ 0x%04X for encoder 0x%x\n&quot;,
<span class="lineNum">     532 </span>            :                   enable ? &quot;En&quot; : &quot;Dis&quot;, dig-&gt;afmt-&gt;offset, radeon_encoder-&gt;encoder_id);
<span class="lineNum">     533 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     534 </span>            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
