# Lab 0 - Switches, LEDs, and Multiplexers by Jack Gaon and Francis Tanglao

## Part 1
### Design for the 1-bit 2x1 mux
### ![Design for the 1-bit 2x1 mux](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%200/Part%201/mux_2x1_simple%20design.png)
### You can find the code for the 1-bit 2x1 mux [*here*]https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%200/Part%201/mux_2x1_simple.v)

### Design for the 3-bit 2x1 mux
### ![Design for the 3-bit 2x1 mux](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%200/Part%201/mux_2x1_3bit%20design.png)
### You can find the code for the 3-bit 2x1 mux [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%200/Part%201/mux_2x1_3bit.v)

## Part 2
### Design for the 3-bit 4x1 mux
### ![Design for the 3-bit 4x1 mux](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%200/Part%202/mux_4x1_3bit%20design.png)
### You can find the code for the 3-bit 4x1 mux [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%200/Part%202/mux_4x1_3bit.v)
### You can find the code for the constraint file for the 3-bit 4x1 mux [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%200/Part%202/Nexys-A7-100T-Master.xdc)
