ARM GAS  /tmp/ccbolrZt.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.weak	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB134:
  28              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @file    stm32f4xx_hal_rcc.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
ARM GAS  /tmp/ccbolrZt.s 			page 2


  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       from/to registers.
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Implemented Workaround:
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @endverbatim
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @attention
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * Copyright (c) 2017 STMicroelectronics.
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * All rights reserved.
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * the root directory of this software component.
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #include "stm32f4xx_hal.h"
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup STM32F4xx_HAL_Driver
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC RCC
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Constants
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
ARM GAS  /tmp/ccbolrZt.s 			page 3


  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private functions ---------------------------------------------------------*/
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @{
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        and APB2).
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the PLL as System clock source.
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source.
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              and if a HSE clock failure occurs(HSE used directly or through PLL as System
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source), the System clocks automatically switched to HSI and an interrupt
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              is generated if enabled. The interrupt is linked to the Cortex-M4 NMI
ARM GAS  /tmp/ccbolrZt.s 			page 4


 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (Non-Maskable Interrupt) exception vector.
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PA8 pin.
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PC9 pin.
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              HSE and PLL.
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F405xx/07xx and STM32F415xx/17xx devices, the maximum
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz.
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F42xxx, STM32F43xxx, STM32F446xx, STM32F469xx and STM32F479xx devices,
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the maximum frequency of the SYSCLK and HCLK is 180 MHz, PCLK2 90 MHz and PCLK1 45 MHz
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F401xx, the maximum frequency of the SYSCLK and HCLK is 84 MHz,
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 84 MHz and PCLK1 42 MHz.
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F41xxx, the maximum frequency of the SYSCLK and HCLK is 100 MHz,
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 100 MHz and PCLK1 50 MHz.
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSE and PLL OFF
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - All interrupts disabled
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - Peripheral clocks
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
ARM GAS  /tmp/ccbolrZt.s 			page 5


  29              		.loc 1 201 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
  34              		.loc 1 202 3 view .LVU1
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
  35              		.loc 1 203 1 is_stmt 0 view .LVU2
  36 0000 0020     		movs	r0, #0
  37 0002 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE134:
  41              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
  42              		.align	1
  43              		.weak	HAL_RCC_OscConfig
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu fpv4-sp-d16
  49              	HAL_RCC_OscConfig:
  50              	.LVL0:
  51              	.LFB135:
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to LSE Off
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to HSE Off
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  52              		.loc 1 220 1 is_stmt 1 view -0
  53              		.cfi_startproc
  54              		@ args = 0, pretend = 0, frame = 8
  55              		@ frame_needed = 0, uses_anonymous_args = 0
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
  56              		.loc 1 221 3 view .LVU4
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pll_config;
  57              		.loc 1 222 3 view .LVU5
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (RCC_OscInitStruct == NULL)
  58              		.loc 1 224 3 view .LVU6
  59              		.loc 1 224 6 is_stmt 0 view .LVU7
  60 0000 0028     		cmp	r0, #0
  61 0002 00F0DF81 		beq	.L52
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
  62              		.loc 1 220 1 view .LVU8
  63 0006 70B5     		push	{r4, r5, r6, lr}
ARM GAS  /tmp/ccbolrZt.s 			page 6


  64              	.LCFI0:
  65              		.cfi_def_cfa_offset 16
  66              		.cfi_offset 4, -16
  67              		.cfi_offset 5, -12
  68              		.cfi_offset 6, -8
  69              		.cfi_offset 14, -4
  70 0008 82B0     		sub	sp, sp, #8
  71              	.LCFI1:
  72              		.cfi_def_cfa_offset 24
  73 000a 0446     		mov	r4, r0
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  74              		.loc 1 230 3 is_stmt 1 view .LVU9
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  75              		.loc 1 232 3 view .LVU10
  76              		.loc 1 232 26 is_stmt 0 view .LVU11
  77 000c 0368     		ldr	r3, [r0]
  78              		.loc 1 232 6 view .LVU12
  79 000e 13F0010F 		tst	r3, #1
  80 0012 3BD0     		beq	.L4
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
  81              		.loc 1 235 5 is_stmt 1 view .LVU13
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
  82              		.loc 1 237 5 view .LVU14
  83              		.loc 1 237 10 is_stmt 0 view .LVU15
  84 0014 A64B     		ldr	r3, .L93
  85 0016 9B68     		ldr	r3, [r3, #8]
  86 0018 03F00C03 		and	r3, r3, #12
  87              		.loc 1 237 8 view .LVU16
  88 001c 042B     		cmp	r3, #4
  89 001e 2CD0     		beq	.L5
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC
  90              		.loc 1 238 11 discriminator 1 view .LVU17
  91 0020 A34B     		ldr	r3, .L93
  92 0022 9B68     		ldr	r3, [r3, #8]
  93 0024 03F00C03 		and	r3, r3, #12
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC
  94              		.loc 1 237 61 discriminator 1 view .LVU18
  95 0028 082B     		cmp	r3, #8
  96 002a 21D0     		beq	.L79
  97              	.L6:
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccbolrZt.s 			page 7


 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
  98              		.loc 1 248 7 is_stmt 1 view .LVU19
  99              		.loc 1 248 7 view .LVU20
 100 002c 6368     		ldr	r3, [r4, #4]
 101 002e B3F5803F 		cmp	r3, #65536
 102 0032 4FD0     		beq	.L80
 103              		.loc 1 248 7 discriminator 2 view .LVU21
 104 0034 B3F5A02F 		cmp	r3, #327680
 105 0038 52D0     		beq	.L81
 106              		.loc 1 248 7 discriminator 4 view .LVU22
 107 003a 9D4B     		ldr	r3, .L93
 108 003c 1A68     		ldr	r2, [r3]
 109 003e 22F48032 		bic	r2, r2, #65536
 110 0042 1A60     		str	r2, [r3]
 111              		.loc 1 248 7 discriminator 4 view .LVU23
 112 0044 1A68     		ldr	r2, [r3]
 113 0046 22F48022 		bic	r2, r2, #262144
 114 004a 1A60     		str	r2, [r3]
 115              	.L8:
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE State */
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 116              		.loc 1 251 7 view .LVU24
 117              		.loc 1 251 29 is_stmt 0 view .LVU25
 118 004c 6368     		ldr	r3, [r4, #4]
 119              		.loc 1 251 10 view .LVU26
 120 004e 002B     		cmp	r3, #0
 121 0050 50D0     		beq	.L10
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 122              		.loc 1 254 9 is_stmt 1 view .LVU27
 123              		.loc 1 254 21 is_stmt 0 view .LVU28
 124 0052 FFF7FEFF 		bl	HAL_GetTick
 125              	.LVL1:
 126              		.loc 1 254 21 view .LVU29
 127 0056 0546     		mov	r5, r0
 128              	.LVL2:
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 129              		.loc 1 257 9 is_stmt 1 view .LVU30
 130              	.L11:
 131              		.loc 1 257 16 is_stmt 0 view .LVU31
 132 0058 954B     		ldr	r3, .L93
 133 005a 1B68     		ldr	r3, [r3]
 134              		.loc 1 257 15 view .LVU32
 135 005c 13F4003F 		tst	r3, #131072
 136 0060 14D1     		bne	.L4
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 137              		.loc 1 259 11 is_stmt 1 view .LVU33
 138              		.loc 1 259 16 is_stmt 0 view .LVU34
 139 0062 FFF7FEFF 		bl	HAL_GetTick
 140              	.LVL3:
 141              		.loc 1 259 30 view .LVU35
ARM GAS  /tmp/ccbolrZt.s 			page 8


 142 0066 401B     		subs	r0, r0, r5
 143              		.loc 1 259 14 view .LVU36
 144 0068 6428     		cmp	r0, #100
 145 006a F5D9     		bls	.L11
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 146              		.loc 1 261 20 view .LVU37
 147 006c 0320     		movs	r0, #3
 148 006e B0E1     		b	.L3
 149              	.LVL4:
 150              	.L79:
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 151              		.loc 1 238 70 view .LVU38
 152 0070 8F4B     		ldr	r3, .L93
 153 0072 5B68     		ldr	r3, [r3, #4]
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 154              		.loc 1 238 62 view .LVU39
 155 0074 13F4800F 		tst	r3, #4194304
 156 0078 D8D0     		beq	.L6
 157              	.L5:
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 158              		.loc 1 240 7 is_stmt 1 view .LVU40
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 159              		.loc 1 240 12 is_stmt 0 view .LVU41
 160 007a 8D4B     		ldr	r3, .L93
 161 007c 1B68     		ldr	r3, [r3]
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 162              		.loc 1 240 10 view .LVU42
 163 007e 13F4003F 		tst	r3, #131072
 164 0082 03D0     		beq	.L4
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 165              		.loc 1 240 79 discriminator 1 view .LVU43
 166 0084 6368     		ldr	r3, [r4, #4]
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 167              		.loc 1 240 58 discriminator 1 view .LVU44
 168 0086 002B     		cmp	r3, #0
 169 0088 00F09E81 		beq	.L82
 170              	.LVL5:
 171              	.L4:
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
ARM GAS  /tmp/ccbolrZt.s 			page 9


 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 172              		.loc 1 282 3 is_stmt 1 view .LVU45
 173              		.loc 1 282 26 is_stmt 0 view .LVU46
 174 008c 2368     		ldr	r3, [r4]
 175              		.loc 1 282 6 view .LVU47
 176 008e 13F0020F 		tst	r3, #2
 177 0092 54D0     		beq	.L15
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 178              		.loc 1 285 5 is_stmt 1 view .LVU48
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 179              		.loc 1 286 5 view .LVU49
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 180              		.loc 1 289 5 view .LVU50
 181              		.loc 1 289 10 is_stmt 0 view .LVU51
 182 0094 864B     		ldr	r3, .L93
 183 0096 9B68     		ldr	r3, [r3, #8]
 184              		.loc 1 289 8 view .LVU52
 185 0098 13F00C0F 		tst	r3, #12
 186 009c 3ED0     		beq	.L16
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC
 187              		.loc 1 290 11 discriminator 1 view .LVU53
 188 009e 844B     		ldr	r3, .L93
 189 00a0 9B68     		ldr	r3, [r3, #8]
 190 00a2 03F00C03 		and	r3, r3, #12
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC
 191              		.loc 1 289 61 discriminator 1 view .LVU54
 192 00a6 082B     		cmp	r3, #8
 193 00a8 33D0     		beq	.L83
 194              	.L17:
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI State */
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 195              		.loc 1 307 7 is_stmt 1 view .LVU55
 196              		.loc 1 307 29 is_stmt 0 view .LVU56
 197 00aa E368     		ldr	r3, [r4, #12]
 198              		.loc 1 307 10 view .LVU57
 199 00ac 002B     		cmp	r3, #0
ARM GAS  /tmp/ccbolrZt.s 			page 10


 200 00ae 67D0     		beq	.L19
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 201              		.loc 1 310 9 is_stmt 1 view .LVU58
 202 00b0 804B     		ldr	r3, .L93+4
 203 00b2 0122     		movs	r2, #1
 204 00b4 1A60     		str	r2, [r3]
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 205              		.loc 1 313 9 view .LVU59
 206              		.loc 1 313 21 is_stmt 0 view .LVU60
 207 00b6 FFF7FEFF 		bl	HAL_GetTick
 208              	.LVL6:
 209 00ba 0546     		mov	r5, r0
 210              	.LVL7:
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 211              		.loc 1 316 9 is_stmt 1 view .LVU61
 212              	.L20:
 213              		.loc 1 316 16 is_stmt 0 view .LVU62
 214 00bc 7C4B     		ldr	r3, .L93
 215 00be 1B68     		ldr	r3, [r3]
 216              		.loc 1 316 15 view .LVU63
 217 00c0 13F0020F 		tst	r3, #2
 218 00c4 53D1     		bne	.L84
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 219              		.loc 1 318 11 is_stmt 1 view .LVU64
 220              		.loc 1 318 16 is_stmt 0 view .LVU65
 221 00c6 FFF7FEFF 		bl	HAL_GetTick
 222              	.LVL8:
 223              		.loc 1 318 30 view .LVU66
 224 00ca 401B     		subs	r0, r0, r5
 225              		.loc 1 318 14 view .LVU67
 226 00cc 0228     		cmp	r0, #2
 227 00ce F5D9     		bls	.L20
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 228              		.loc 1 320 20 view .LVU68
 229 00d0 0320     		movs	r0, #3
 230 00d2 7EE1     		b	.L3
 231              	.LVL9:
 232              	.L80:
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 233              		.loc 1 248 7 is_stmt 1 discriminator 1 view .LVU69
 234 00d4 764A     		ldr	r2, .L93
 235 00d6 1368     		ldr	r3, [r2]
 236 00d8 43F48033 		orr	r3, r3, #65536
 237 00dc 1360     		str	r3, [r2]
 238 00de B5E7     		b	.L8
 239              	.L81:
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 240              		.loc 1 248 7 discriminator 3 view .LVU70
 241 00e0 734B     		ldr	r3, .L93
ARM GAS  /tmp/ccbolrZt.s 			page 11


 242 00e2 1A68     		ldr	r2, [r3]
 243 00e4 42F48022 		orr	r2, r2, #262144
 244 00e8 1A60     		str	r2, [r3]
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 245              		.loc 1 248 7 discriminator 3 view .LVU71
 246 00ea 1A68     		ldr	r2, [r3]
 247 00ec 42F48032 		orr	r2, r2, #65536
 248 00f0 1A60     		str	r2, [r3]
 249 00f2 ABE7     		b	.L8
 250              	.L10:
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 251              		.loc 1 268 9 view .LVU72
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 252              		.loc 1 268 21 is_stmt 0 view .LVU73
 253 00f4 FFF7FEFF 		bl	HAL_GetTick
 254              	.LVL10:
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 255              		.loc 1 268 21 view .LVU74
 256 00f8 0546     		mov	r5, r0
 257              	.LVL11:
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 258              		.loc 1 271 9 is_stmt 1 view .LVU75
 259              	.L13:
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 260              		.loc 1 271 16 is_stmt 0 view .LVU76
 261 00fa 6D4B     		ldr	r3, .L93
 262 00fc 1B68     		ldr	r3, [r3]
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 263              		.loc 1 271 15 view .LVU77
 264 00fe 13F4003F 		tst	r3, #131072
 265 0102 C3D0     		beq	.L4
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 266              		.loc 1 273 11 is_stmt 1 view .LVU78
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 267              		.loc 1 273 16 is_stmt 0 view .LVU79
 268 0104 FFF7FEFF 		bl	HAL_GetTick
 269              	.LVL12:
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 270              		.loc 1 273 30 view .LVU80
 271 0108 401B     		subs	r0, r0, r5
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 272              		.loc 1 273 14 view .LVU81
 273 010a 6428     		cmp	r0, #100
 274 010c F5D9     		bls	.L13
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 275              		.loc 1 275 20 view .LVU82
 276 010e 0320     		movs	r0, #3
 277 0110 5FE1     		b	.L3
 278              	.LVL13:
 279              	.L83:
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 280              		.loc 1 290 70 view .LVU83
 281 0112 674B     		ldr	r3, .L93
 282 0114 5B68     		ldr	r3, [r3, #4]
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 283              		.loc 1 290 62 view .LVU84
 284 0116 13F4800F 		tst	r3, #4194304
ARM GAS  /tmp/ccbolrZt.s 			page 12


 285 011a C6D1     		bne	.L17
 286              	.L16:
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 287              		.loc 1 293 7 is_stmt 1 view .LVU85
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 288              		.loc 1 293 12 is_stmt 0 view .LVU86
 289 011c 644B     		ldr	r3, .L93
 290 011e 1B68     		ldr	r3, [r3]
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 291              		.loc 1 293 10 view .LVU87
 292 0120 13F0020F 		tst	r3, #2
 293 0124 03D0     		beq	.L18
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 294              		.loc 1 293 79 discriminator 1 view .LVU88
 295 0126 E368     		ldr	r3, [r4, #12]
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 296              		.loc 1 293 58 discriminator 1 view .LVU89
 297 0128 012B     		cmp	r3, #1
 298 012a 40F04F81 		bne	.L56
 299              	.L18:
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 300              		.loc 1 301 9 is_stmt 1 view .LVU90
 301 012e 604A     		ldr	r2, .L93
 302 0130 1368     		ldr	r3, [r2]
 303 0132 23F0F803 		bic	r3, r3, #248
 304 0136 2169     		ldr	r1, [r4, #16]
 305 0138 43EAC103 		orr	r3, r3, r1, lsl #3
 306 013c 1360     		str	r3, [r2]
 307              	.L15:
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 308              		.loc 1 347 3 view .LVU91
ARM GAS  /tmp/ccbolrZt.s 			page 13


 309              		.loc 1 347 26 is_stmt 0 view .LVU92
 310 013e 2368     		ldr	r3, [r4]
 311              		.loc 1 347 6 view .LVU93
 312 0140 13F0080F 		tst	r3, #8
 313 0144 40D0     		beq	.L24
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 314              		.loc 1 350 5 is_stmt 1 view .LVU94
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSI State */
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 315              		.loc 1 353 5 view .LVU95
 316              		.loc 1 353 27 is_stmt 0 view .LVU96
 317 0146 6369     		ldr	r3, [r4, #20]
 318              		.loc 1 353 8 view .LVU97
 319 0148 63B3     		cbz	r3, .L25
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 320              		.loc 1 356 7 is_stmt 1 view .LVU98
 321 014a 5B4B     		ldr	r3, .L93+8
 322 014c 0122     		movs	r2, #1
 323 014e 1A60     		str	r2, [r3]
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 324              		.loc 1 359 7 view .LVU99
 325              		.loc 1 359 19 is_stmt 0 view .LVU100
 326 0150 FFF7FEFF 		bl	HAL_GetTick
 327              	.LVL14:
 328 0154 0546     		mov	r5, r0
 329              	.LVL15:
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 330              		.loc 1 362 7 is_stmt 1 view .LVU101
 331              	.L26:
 332              		.loc 1 362 14 is_stmt 0 view .LVU102
 333 0156 564B     		ldr	r3, .L93
 334 0158 5B6F     		ldr	r3, [r3, #116]
 335              		.loc 1 362 13 view .LVU103
 336 015a 13F0020F 		tst	r3, #2
 337 015e 33D1     		bne	.L24
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 338              		.loc 1 364 9 is_stmt 1 view .LVU104
 339              		.loc 1 364 14 is_stmt 0 view .LVU105
 340 0160 FFF7FEFF 		bl	HAL_GetTick
 341              	.LVL16:
 342              		.loc 1 364 28 view .LVU106
 343 0164 401B     		subs	r0, r0, r5
 344              		.loc 1 364 12 view .LVU107
 345 0166 0228     		cmp	r0, #2
 346 0168 F5D9     		bls	.L26
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
ARM GAS  /tmp/ccbolrZt.s 			page 14


 347              		.loc 1 366 18 view .LVU108
 348 016a 0320     		movs	r0, #3
 349 016c 31E1     		b	.L3
 350              	.L84:
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 351              		.loc 1 325 9 is_stmt 1 view .LVU109
 352 016e 504A     		ldr	r2, .L93
 353 0170 1368     		ldr	r3, [r2]
 354 0172 23F0F803 		bic	r3, r3, #248
 355 0176 2169     		ldr	r1, [r4, #16]
 356 0178 43EAC103 		orr	r3, r3, r1, lsl #3
 357 017c 1360     		str	r3, [r2]
 358 017e DEE7     		b	.L15
 359              	.LVL17:
 360              	.L19:
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 361              		.loc 1 330 9 view .LVU110
 362 0180 4C4B     		ldr	r3, .L93+4
 363 0182 0022     		movs	r2, #0
 364 0184 1A60     		str	r2, [r3]
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 365              		.loc 1 333 9 view .LVU111
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 366              		.loc 1 333 21 is_stmt 0 view .LVU112
 367 0186 FFF7FEFF 		bl	HAL_GetTick
 368              	.LVL18:
 369 018a 0546     		mov	r5, r0
 370              	.LVL19:
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 371              		.loc 1 336 9 is_stmt 1 view .LVU113
 372              	.L22:
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 373              		.loc 1 336 16 is_stmt 0 view .LVU114
 374 018c 484B     		ldr	r3, .L93
 375 018e 1B68     		ldr	r3, [r3]
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 376              		.loc 1 336 15 view .LVU115
 377 0190 13F0020F 		tst	r3, #2
 378 0194 D3D0     		beq	.L15
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 379              		.loc 1 338 11 is_stmt 1 view .LVU116
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 380              		.loc 1 338 16 is_stmt 0 view .LVU117
 381 0196 FFF7FEFF 		bl	HAL_GetTick
 382              	.LVL20:
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 383              		.loc 1 338 30 view .LVU118
 384 019a 401B     		subs	r0, r0, r5
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 385              		.loc 1 338 14 view .LVU119
 386 019c 0228     		cmp	r0, #2
 387 019e F5D9     		bls	.L22
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 388              		.loc 1 340 20 view .LVU120
 389 01a0 0320     		movs	r0, #3
 390 01a2 16E1     		b	.L3
 391              	.LVL21:
ARM GAS  /tmp/ccbolrZt.s 			page 15


 392              	.L25:
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 393              		.loc 1 373 7 is_stmt 1 view .LVU121
 394 01a4 444B     		ldr	r3, .L93+8
 395 01a6 0022     		movs	r2, #0
 396 01a8 1A60     		str	r2, [r3]
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 397              		.loc 1 376 7 view .LVU122
 398              		.loc 1 376 19 is_stmt 0 view .LVU123
 399 01aa FFF7FEFF 		bl	HAL_GetTick
 400              	.LVL22:
 401 01ae 0546     		mov	r5, r0
 402              	.LVL23:
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 403              		.loc 1 379 7 is_stmt 1 view .LVU124
 404              	.L28:
 405              		.loc 1 379 14 is_stmt 0 view .LVU125
 406 01b0 3F4B     		ldr	r3, .L93
 407 01b2 5B6F     		ldr	r3, [r3, #116]
 408              		.loc 1 379 13 view .LVU126
 409 01b4 13F0020F 		tst	r3, #2
 410 01b8 06D0     		beq	.L24
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 411              		.loc 1 381 9 is_stmt 1 view .LVU127
 412              		.loc 1 381 14 is_stmt 0 view .LVU128
 413 01ba FFF7FEFF 		bl	HAL_GetTick
 414              	.LVL24:
 415              		.loc 1 381 28 view .LVU129
 416 01be 401B     		subs	r0, r0, r5
 417              		.loc 1 381 12 view .LVU130
 418 01c0 0228     		cmp	r0, #2
 419 01c2 F5D9     		bls	.L28
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 420              		.loc 1 383 18 view .LVU131
 421 01c4 0320     		movs	r0, #3
 422 01c6 04E1     		b	.L3
 423              	.LVL25:
 424              	.L24:
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 425              		.loc 1 389 3 is_stmt 1 view .LVU132
ARM GAS  /tmp/ccbolrZt.s 			page 16


 426              		.loc 1 389 26 is_stmt 0 view .LVU133
 427 01c8 2368     		ldr	r3, [r4]
 428              		.loc 1 389 6 view .LVU134
 429 01ca 13F0040F 		tst	r3, #4
 430 01ce 78D0     		beq	.L30
 431              	.LBB2:
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 432              		.loc 1 391 5 is_stmt 1 view .LVU135
 433              	.LVL26:
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 434              		.loc 1 394 5 view .LVU136
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 435              		.loc 1 398 5 view .LVU137
 436              		.loc 1 398 9 is_stmt 0 view .LVU138
 437 01d0 374B     		ldr	r3, .L93
 438 01d2 1B6C     		ldr	r3, [r3, #64]
 439              		.loc 1 398 8 view .LVU139
 440 01d4 13F0805F 		tst	r3, #268435456
 441 01d8 33D1     		bne	.L61
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 442              		.loc 1 400 7 is_stmt 1 view .LVU140
 443              	.LBB3:
 444              		.loc 1 400 7 view .LVU141
 445 01da 0023     		movs	r3, #0
 446 01dc 0193     		str	r3, [sp, #4]
 447              		.loc 1 400 7 view .LVU142
 448 01de 344B     		ldr	r3, .L93
 449 01e0 1A6C     		ldr	r2, [r3, #64]
 450 01e2 42F08052 		orr	r2, r2, #268435456
 451 01e6 1A64     		str	r2, [r3, #64]
 452              		.loc 1 400 7 view .LVU143
 453 01e8 1B6C     		ldr	r3, [r3, #64]
 454 01ea 03F08053 		and	r3, r3, #268435456
 455 01ee 0193     		str	r3, [sp, #4]
 456              		.loc 1 400 7 view .LVU144
 457 01f0 019B     		ldr	r3, [sp, #4]
 458              	.LBE3:
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pwrclkchanged = SET;
 459              		.loc 1 401 7 view .LVU145
 460              	.LVL27:
 461              		.loc 1 401 21 is_stmt 0 view .LVU146
 462 01f2 0125     		movs	r5, #1
 463              	.LVL28:
 464              	.L31:
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 465              		.loc 1 404 5 is_stmt 1 view .LVU147
 466              		.loc 1 404 9 is_stmt 0 view .LVU148
 467 01f4 314B     		ldr	r3, .L93+12
ARM GAS  /tmp/ccbolrZt.s 			page 17


 468 01f6 1B68     		ldr	r3, [r3]
 469              		.loc 1 404 8 view .LVU149
 470 01f8 13F4807F 		tst	r3, #256
 471 01fc 23D0     		beq	.L85
 472              	.L32:
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 473              		.loc 1 422 5 is_stmt 1 view .LVU150
 474              		.loc 1 422 5 view .LVU151
 475 01fe A368     		ldr	r3, [r4, #8]
 476 0200 012B     		cmp	r3, #1
 477 0202 34D0     		beq	.L86
 478              		.loc 1 422 5 discriminator 2 view .LVU152
 479 0204 052B     		cmp	r3, #5
 480 0206 38D0     		beq	.L87
 481              		.loc 1 422 5 discriminator 4 view .LVU153
 482 0208 294B     		ldr	r3, .L93
 483 020a 1A6F     		ldr	r2, [r3, #112]
 484 020c 22F00102 		bic	r2, r2, #1
 485 0210 1A67     		str	r2, [r3, #112]
 486              		.loc 1 422 5 discriminator 4 view .LVU154
 487 0212 1A6F     		ldr	r2, [r3, #112]
 488 0214 22F00402 		bic	r2, r2, #4
 489 0218 1A67     		str	r2, [r3, #112]
 490              	.L36:
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 491              		.loc 1 424 5 view .LVU155
 492              		.loc 1 424 27 is_stmt 0 view .LVU156
 493 021a A368     		ldr	r3, [r4, #8]
 494              		.loc 1 424 8 view .LVU157
 495 021c 002B     		cmp	r3, #0
 496 021e 36D0     		beq	.L38
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 497              		.loc 1 427 7 is_stmt 1 view .LVU158
 498              		.loc 1 427 19 is_stmt 0 view .LVU159
 499 0220 FFF7FEFF 		bl	HAL_GetTick
 500              	.LVL29:
 501 0224 0646     		mov	r6, r0
ARM GAS  /tmp/ccbolrZt.s 			page 18


 502              	.LVL30:
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 503              		.loc 1 430 7 is_stmt 1 view .LVU160
 504              	.L39:
 505              		.loc 1 430 14 is_stmt 0 view .LVU161
 506 0226 224B     		ldr	r3, .L93
 507 0228 1B6F     		ldr	r3, [r3, #112]
 508              		.loc 1 430 13 view .LVU162
 509 022a 13F0020F 		tst	r3, #2
 510 022e 47D1     		bne	.L41
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 511              		.loc 1 432 9 is_stmt 1 view .LVU163
 512              		.loc 1 432 14 is_stmt 0 view .LVU164
 513 0230 FFF7FEFF 		bl	HAL_GetTick
 514              	.LVL31:
 515              		.loc 1 432 28 view .LVU165
 516 0234 801B     		subs	r0, r0, r6
 517              		.loc 1 432 12 view .LVU166
 518 0236 41F28833 		movw	r3, #5000
 519 023a 9842     		cmp	r0, r3
 520 023c F3D9     		bls	.L39
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 521              		.loc 1 434 18 view .LVU167
 522 023e 0320     		movs	r0, #3
 523 0240 C7E0     		b	.L3
 524              	.LVL32:
 525              	.L61:
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 526              		.loc 1 391 22 view .LVU168
 527 0242 0025     		movs	r5, #0
 528 0244 D6E7     		b	.L31
 529              	.LVL33:
 530              	.L85:
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 531              		.loc 1 407 7 is_stmt 1 view .LVU169
 532 0246 1D4A     		ldr	r2, .L93+12
 533 0248 1368     		ldr	r3, [r2]
 534 024a 43F48073 		orr	r3, r3, #256
 535 024e 1360     		str	r3, [r2]
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 536              		.loc 1 410 7 view .LVU170
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 537              		.loc 1 410 19 is_stmt 0 view .LVU171
 538 0250 FFF7FEFF 		bl	HAL_GetTick
 539              	.LVL34:
 540 0254 0646     		mov	r6, r0
 541              	.LVL35:
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 542              		.loc 1 412 7 is_stmt 1 view .LVU172
 543              	.L33:
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 544              		.loc 1 412 14 is_stmt 0 view .LVU173
 545 0256 194B     		ldr	r3, .L93+12
ARM GAS  /tmp/ccbolrZt.s 			page 19


 546 0258 1B68     		ldr	r3, [r3]
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 547              		.loc 1 412 13 view .LVU174
 548 025a 13F4807F 		tst	r3, #256
 549 025e CED1     		bne	.L32
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 550              		.loc 1 414 9 is_stmt 1 view .LVU175
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 551              		.loc 1 414 14 is_stmt 0 view .LVU176
 552 0260 FFF7FEFF 		bl	HAL_GetTick
 553              	.LVL36:
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 554              		.loc 1 414 28 view .LVU177
 555 0264 801B     		subs	r0, r0, r6
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 556              		.loc 1 414 12 view .LVU178
 557 0266 0228     		cmp	r0, #2
 558 0268 F5D9     		bls	.L33
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 559              		.loc 1 416 18 view .LVU179
 560 026a 0320     		movs	r0, #3
 561 026c B1E0     		b	.L3
 562              	.LVL37:
 563              	.L86:
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 564              		.loc 1 422 5 is_stmt 1 discriminator 1 view .LVU180
 565 026e 104A     		ldr	r2, .L93
 566 0270 136F     		ldr	r3, [r2, #112]
 567 0272 43F00103 		orr	r3, r3, #1
 568 0276 1367     		str	r3, [r2, #112]
 569 0278 CFE7     		b	.L36
 570              	.L87:
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 571              		.loc 1 422 5 discriminator 3 view .LVU181
 572 027a 0D4B     		ldr	r3, .L93
 573 027c 1A6F     		ldr	r2, [r3, #112]
 574 027e 42F00402 		orr	r2, r2, #4
 575 0282 1A67     		str	r2, [r3, #112]
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 576              		.loc 1 422 5 discriminator 3 view .LVU182
 577 0284 1A6F     		ldr	r2, [r3, #112]
 578 0286 42F00102 		orr	r2, r2, #1
 579 028a 1A67     		str	r2, [r3, #112]
 580 028c C5E7     		b	.L36
 581              	.L38:
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 582              		.loc 1 441 7 view .LVU183
 583              		.loc 1 441 19 is_stmt 0 view .LVU184
 584 028e FFF7FEFF 		bl	HAL_GetTick
 585              	.LVL38:
 586 0292 0646     		mov	r6, r0
ARM GAS  /tmp/ccbolrZt.s 			page 20


 587              	.LVL39:
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 588              		.loc 1 444 7 is_stmt 1 view .LVU185
 589              	.L42:
 590              		.loc 1 444 14 is_stmt 0 view .LVU186
 591 0294 064B     		ldr	r3, .L93
 592 0296 1B6F     		ldr	r3, [r3, #112]
 593              		.loc 1 444 13 view .LVU187
 594 0298 13F0020F 		tst	r3, #2
 595 029c 10D0     		beq	.L41
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 596              		.loc 1 446 9 is_stmt 1 view .LVU188
 597              		.loc 1 446 14 is_stmt 0 view .LVU189
 598 029e FFF7FEFF 		bl	HAL_GetTick
 599              	.LVL40:
 600              		.loc 1 446 28 view .LVU190
 601 02a2 801B     		subs	r0, r0, r6
 602              		.loc 1 446 12 view .LVU191
 603 02a4 41F28833 		movw	r3, #5000
 604 02a8 9842     		cmp	r0, r3
 605 02aa F3D9     		bls	.L42
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 606              		.loc 1 448 18 view .LVU192
 607 02ac 0320     		movs	r0, #3
 608 02ae 90E0     		b	.L3
 609              	.L94:
 610              		.align	2
 611              	.L93:
 612 02b0 00380240 		.word	1073887232
 613 02b4 00004742 		.word	1111949312
 614 02b8 800E4742 		.word	1111953024
 615 02bc 00700040 		.word	1073770496
 616              	.L41:
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (pwrclkchanged == SET)
 617              		.loc 1 454 5 is_stmt 1 view .LVU193
 618              		.loc 1 454 8 is_stmt 0 view .LVU194
 619 02c0 EDB9     		cbnz	r5, .L88
 620              	.LVL41:
 621              	.L30:
 622              		.loc 1 454 8 view .LVU195
 623              	.LBE2:
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
ARM GAS  /tmp/ccbolrZt.s 			page 21


 624              		.loc 1 461 3 is_stmt 1 view .LVU196
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 625              		.loc 1 462 3 view .LVU197
 626              		.loc 1 462 30 is_stmt 0 view .LVU198
 627 02c2 A369     		ldr	r3, [r4, #24]
 628              		.loc 1 462 6 view .LVU199
 629 02c4 002B     		cmp	r3, #0
 630 02c6 00F08380 		beq	.L65
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 631              		.loc 1 465 5 is_stmt 1 view .LVU200
 632              		.loc 1 465 9 is_stmt 0 view .LVU201
 633 02ca 494A     		ldr	r2, .L95
 634 02cc 9268     		ldr	r2, [r2, #8]
 635 02ce 02F00C02 		and	r2, r2, #12
 636              		.loc 1 465 8 view .LVU202
 637 02d2 082A     		cmp	r2, #8
 638 02d4 51D0     		beq	.L44
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 639              		.loc 1 467 7 is_stmt 1 view .LVU203
 640              		.loc 1 467 10 is_stmt 0 view .LVU204
 641 02d6 022B     		cmp	r3, #2
 642 02d8 17D0     		beq	.L89
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Check the parameters */
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Po
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the main PLL. */
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccbolrZt.s 			page 22


 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 643              		.loc 1 515 9 is_stmt 1 view .LVU205
 644 02da 464B     		ldr	r3, .L95+4
 645 02dc 0022     		movs	r2, #0
 646 02de 1A60     		str	r2, [r3]
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 647              		.loc 1 518 9 view .LVU206
 648              		.loc 1 518 21 is_stmt 0 view .LVU207
 649 02e0 FFF7FEFF 		bl	HAL_GetTick
 650              	.LVL42:
 651 02e4 0446     		mov	r4, r0
 652              	.LVL43:
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 653              		.loc 1 521 9 is_stmt 1 view .LVU208
 654              	.L50:
 655              		.loc 1 521 16 is_stmt 0 view .LVU209
 656 02e6 424B     		ldr	r3, .L95
 657 02e8 1B68     		ldr	r3, [r3]
 658              		.loc 1 521 15 view .LVU210
 659 02ea 13F0007F 		tst	r3, #33554432
 660 02ee 42D0     		beq	.L90
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 661              		.loc 1 523 11 is_stmt 1 view .LVU211
 662              		.loc 1 523 16 is_stmt 0 view .LVU212
 663 02f0 FFF7FEFF 		bl	HAL_GetTick
 664              	.LVL44:
 665              		.loc 1 523 30 view .LVU213
 666 02f4 001B     		subs	r0, r0, r4
 667              		.loc 1 523 14 view .LVU214
 668 02f6 0228     		cmp	r0, #2
 669 02f8 F5D9     		bls	.L50
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 670              		.loc 1 525 20 view .LVU215
 671 02fa 0320     		movs	r0, #3
 672 02fc 69E0     		b	.L3
 673              	.LVL45:
ARM GAS  /tmp/ccbolrZt.s 			page 23


 674              	.L88:
 675              	.LBB4:
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 676              		.loc 1 456 7 is_stmt 1 view .LVU216
 677 02fe 3C4A     		ldr	r2, .L95
 678 0300 136C     		ldr	r3, [r2, #64]
 679 0302 23F08053 		bic	r3, r3, #268435456
 680 0306 1364     		str	r3, [r2, #64]
 681 0308 DBE7     		b	.L30
 682              	.LVL46:
 683              	.L89:
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 684              		.loc 1 456 7 is_stmt 0 view .LVU217
 685              	.LBE4:
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 686              		.loc 1 470 9 is_stmt 1 view .LVU218
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 687              		.loc 1 471 9 view .LVU219
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 688              		.loc 1 472 9 view .LVU220
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 689              		.loc 1 473 9 view .LVU221
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 690              		.loc 1 474 9 view .LVU222
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 691              		.loc 1 477 9 view .LVU223
 692 030a 3A4B     		ldr	r3, .L95+4
 693 030c 0022     		movs	r2, #0
 694 030e 1A60     		str	r2, [r3]
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 695              		.loc 1 480 9 view .LVU224
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 696              		.loc 1 480 21 is_stmt 0 view .LVU225
 697 0310 FFF7FEFF 		bl	HAL_GetTick
 698              	.LVL47:
 699 0314 0546     		mov	r5, r0
 700              	.LVL48:
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 701              		.loc 1 483 9 is_stmt 1 view .LVU226
 702              	.L46:
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 703              		.loc 1 483 16 is_stmt 0 view .LVU227
 704 0316 364B     		ldr	r3, .L95
 705 0318 1B68     		ldr	r3, [r3]
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 706              		.loc 1 483 15 view .LVU228
 707 031a 13F0007F 		tst	r3, #33554432
 708 031e 06D0     		beq	.L91
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 709              		.loc 1 485 11 is_stmt 1 view .LVU229
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 710              		.loc 1 485 16 is_stmt 0 view .LVU230
 711 0320 FFF7FEFF 		bl	HAL_GetTick
 712              	.LVL49:
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 713              		.loc 1 485 30 view .LVU231
 714 0324 401B     		subs	r0, r0, r5
ARM GAS  /tmp/ccbolrZt.s 			page 24


 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 715              		.loc 1 485 14 view .LVU232
 716 0326 0228     		cmp	r0, #2
 717 0328 F5D9     		bls	.L46
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 718              		.loc 1 487 20 view .LVU233
 719 032a 0320     		movs	r0, #3
 720 032c 51E0     		b	.L3
 721              	.L91:
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 722              		.loc 1 492 9 is_stmt 1 view .LVU234
 723 032e E369     		ldr	r3, [r4, #28]
 724 0330 226A     		ldr	r2, [r4, #32]
 725 0332 1343     		orrs	r3, r3, r2
 726 0334 626A     		ldr	r2, [r4, #36]
 727 0336 43EA8213 		orr	r3, r3, r2, lsl #6
 728 033a A26A     		ldr	r2, [r4, #40]
 729 033c 5208     		lsrs	r2, r2, #1
 730 033e 013A     		subs	r2, r2, #1
 731 0340 43EA0243 		orr	r3, r3, r2, lsl #16
 732 0344 E26A     		ldr	r2, [r4, #44]
 733 0346 43EA0263 		orr	r3, r3, r2, lsl #24
 734 034a 294A     		ldr	r2, .L95
 735 034c 5360     		str	r3, [r2, #4]
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 736              		.loc 1 498 9 view .LVU235
 737 034e 294B     		ldr	r3, .L95+4
 738 0350 0122     		movs	r2, #1
 739 0352 1A60     		str	r2, [r3]
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 740              		.loc 1 501 9 view .LVU236
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 741              		.loc 1 501 21 is_stmt 0 view .LVU237
 742 0354 FFF7FEFF 		bl	HAL_GetTick
 743              	.LVL50:
 744 0358 0446     		mov	r4, r0
 745              	.LVL51:
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 746              		.loc 1 504 9 is_stmt 1 view .LVU238
 747              	.L48:
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 748              		.loc 1 504 16 is_stmt 0 view .LVU239
 749 035a 254B     		ldr	r3, .L95
 750 035c 1B68     		ldr	r3, [r3]
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 751              		.loc 1 504 15 view .LVU240
 752 035e 13F0007F 		tst	r3, #33554432
 753 0362 06D1     		bne	.L92
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 754              		.loc 1 506 11 is_stmt 1 view .LVU241
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 755              		.loc 1 506 16 is_stmt 0 view .LVU242
 756 0364 FFF7FEFF 		bl	HAL_GetTick
 757              	.LVL52:
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 758              		.loc 1 506 30 view .LVU243
 759 0368 001B     		subs	r0, r0, r4
ARM GAS  /tmp/ccbolrZt.s 			page 25


 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 760              		.loc 1 506 14 view .LVU244
 761 036a 0228     		cmp	r0, #2
 762 036c F5D9     		bls	.L48
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 763              		.loc 1 508 20 view .LVU245
 764 036e 0320     		movs	r0, #3
 765 0370 2FE0     		b	.L3
 766              	.L92:
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pll_config = RCC->PLLCFGR;
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #else
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_PLLCFGR_PLLR */
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_ERROR;
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 767              		.loc 1 563 10 view .LVU246
 768 0372 0020     		movs	r0, #0
 769 0374 2DE0     		b	.L3
 770              	.L90:
 771              		.loc 1 563 10 view .LVU247
 772 0376 0020     		movs	r0, #0
 773 0378 2BE0     		b	.L3
 774              	.LVL53:
 775              	.L44:
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccbolrZt.s 			page 26


 776              		.loc 1 533 7 is_stmt 1 view .LVU248
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 777              		.loc 1 533 10 is_stmt 0 view .LVU249
 778 037a 012B     		cmp	r3, #1
 779 037c 2BD0     		beq	.L69
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 780              		.loc 1 540 9 is_stmt 1 view .LVU250
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 781              		.loc 1 540 20 is_stmt 0 view .LVU251
 782 037e 1C4B     		ldr	r3, .L95
 783 0380 5B68     		ldr	r3, [r3, #4]
 784              	.LVL54:
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 785              		.loc 1 550 9 is_stmt 1 view .LVU252
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 786              		.loc 1 551 14 is_stmt 0 view .LVU253
 787 0382 03F48001 		and	r1, r3, #4194304
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 788              		.loc 1 551 80 view .LVU254
 789 0386 E269     		ldr	r2, [r4, #28]
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 790              		.loc 1 550 64 view .LVU255
 791 0388 9142     		cmp	r1, r2
 792 038a 26D1     		bne	.L70
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 793              		.loc 1 552 14 view .LVU256
 794 038c 03F03F02 		and	r2, r3, #63
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 795              		.loc 1 552 86 view .LVU257
 796 0390 216A     		ldr	r1, [r4, #32]
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 797              		.loc 1 551 92 view .LVU258
 798 0392 8A42     		cmp	r2, r1
 799 0394 23D1     		bne	.L71
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 800              		.loc 1 553 79 view .LVU259
 801 0396 616A     		ldr	r1, [r4, #36]
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 802              		.loc 1 552 111 view .LVU260
 803 0398 47F6C072 		movw	r2, #32704
 804 039c 1A40     		ands	r2, r2, r3
 805 039e B2EB811F 		cmp	r2, r1, lsl #6
 806 03a2 1ED1     		bne	.L72
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 807              		.loc 1 554 14 view .LVU261
 808 03a4 03F44031 		and	r1, r3, #196608
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 809              		.loc 1 554 81 view .LVU262
 810 03a8 A26A     		ldr	r2, [r4, #40]
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 811              		.loc 1 554 87 view .LVU263
 812 03aa 5208     		lsrs	r2, r2, #1
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 813              		.loc 1 554 94 view .LVU264
 814 03ac 013A     		subs	r2, r2, #1
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 815              		.loc 1 553 111 view .LVU265
ARM GAS  /tmp/ccbolrZt.s 			page 27


 816 03ae B1EB024F 		cmp	r1, r2, lsl #16
 817 03b2 18D1     		bne	.L73
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_PLLCFGR_PLLR */
 818              		.loc 1 555 14 view .LVU266
 819 03b4 03F07063 		and	r3, r3, #251658240
 820              	.LVL55:
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_PLLCFGR_PLLR */
 821              		.loc 1 555 79 view .LVU267
 822 03b8 E26A     		ldr	r2, [r4, #44]
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 823              		.loc 1 554 126 view .LVU268
 824 03ba B3EB026F 		cmp	r3, r2, lsl #24
 825 03be 14D1     		bne	.L74
 826              		.loc 1 563 10 view .LVU269
 827 03c0 0020     		movs	r0, #0
 828 03c2 06E0     		b	.L3
 829              	.LVL56:
 830              	.L52:
 831              	.LCFI2:
 832              		.cfi_def_cfa_offset 0
 833              		.cfi_restore 4
 834              		.cfi_restore 5
 835              		.cfi_restore 6
 836              		.cfi_restore 14
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 837              		.loc 1 226 12 view .LVU270
 838 03c4 0120     		movs	r0, #1
 839              	.LVL57:
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 840              		.loc 1 564 1 view .LVU271
 841 03c6 7047     		bx	lr
 842              	.LVL58:
 843              	.L82:
 844              	.LCFI3:
 845              		.cfi_def_cfa_offset 24
 846              		.cfi_offset 4, -16
 847              		.cfi_offset 5, -12
 848              		.cfi_offset 6, -8
 849              		.cfi_offset 14, -4
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 850              		.loc 1 242 16 view .LVU272
 851 03c8 0120     		movs	r0, #1
 852              	.LVL59:
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 853              		.loc 1 242 16 view .LVU273
 854 03ca 02E0     		b	.L3
 855              	.L56:
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 856              		.loc 1 295 16 view .LVU274
 857 03cc 0120     		movs	r0, #1
 858 03ce 00E0     		b	.L3
 859              	.L65:
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 860              		.loc 1 563 10 view .LVU275
 861 03d0 0020     		movs	r0, #0
 862              	.LVL60:
 863              	.L3:
ARM GAS  /tmp/ccbolrZt.s 			page 28


 864              		.loc 1 564 1 view .LVU276
 865 03d2 02B0     		add	sp, sp, #8
 866              	.LCFI4:
 867              		.cfi_remember_state
 868              		.cfi_def_cfa_offset 16
 869              		@ sp needed
 870 03d4 70BD     		pop	{r4, r5, r6, pc}
 871              	.LVL61:
 872              	.L69:
 873              	.LCFI5:
 874              		.cfi_restore_state
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 875              		.loc 1 535 16 view .LVU277
 876 03d6 0120     		movs	r0, #1
 877 03d8 FBE7     		b	.L3
 878              	.LVL62:
 879              	.L70:
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 880              		.loc 1 558 18 view .LVU278
 881 03da 0120     		movs	r0, #1
 882 03dc F9E7     		b	.L3
 883              	.L71:
 884 03de 0120     		movs	r0, #1
 885 03e0 F7E7     		b	.L3
 886              	.L72:
 887 03e2 0120     		movs	r0, #1
 888 03e4 F5E7     		b	.L3
 889              	.L73:
 890 03e6 0120     		movs	r0, #1
 891 03e8 F3E7     		b	.L3
 892              	.LVL63:
 893              	.L74:
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 894              		.loc 1 558 18 view .LVU279
 895 03ea 0120     		movs	r0, #1
 896 03ec F1E7     		b	.L3
 897              	.L96:
 898 03ee 00BF     		.align	2
 899              	.L95:
 900 03f0 00380240 		.word	1073887232
 901 03f4 60004742 		.word	1111949408
 902              		.cfi_endproc
 903              	.LFE135:
 905              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 906              		.align	1
 907              		.global	HAL_RCC_MCOConfig
 908              		.syntax unified
 909              		.thumb
 910              		.thumb_func
 911              		.fpu fpv4-sp-d16
 913              	HAL_RCC_MCOConfig:
 914              	.LVL64:
 915              	.LFB137:
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
ARM GAS  /tmp/ccbolrZt.s 			page 29


 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (RCC_ClkInitStruct == NULL)
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (FLatency > __HAL_FLASH_GET_LATENCY())
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccbolrZt.s 			page 30


 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE ready flag */
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the PLL ready flag */
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI ready flag */
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Get Start Tick */
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccbolrZt.s 			page 31


 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (FLatency < __HAL_FLASH_GET_LATENCY())
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_C
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings */
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   HAL_InitTick(uwTickPrio);
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
ARM GAS  /tmp/ccbolrZt.s 			page 32


 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     frequencies.
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 916              		.loc 1 776 1 is_stmt 1 view -0
 917              		.cfi_startproc
 918              		@ args = 0, pretend = 0, frame = 32
 919              		@ frame_needed = 0, uses_anonymous_args = 0
 920              		.loc 1 776 1 is_stmt 0 view .LVU281
 921 0000 70B5     		push	{r4, r5, r6, lr}
 922              	.LCFI6:
 923              		.cfi_def_cfa_offset 16
 924              		.cfi_offset 4, -16
 925              		.cfi_offset 5, -12
 926              		.cfi_offset 6, -8
 927              		.cfi_offset 14, -4
 928 0002 88B0     		sub	sp, sp, #32
 929              	.LCFI7:
 930              		.cfi_def_cfa_offset 48
 931 0004 0C46     		mov	r4, r1
 932 0006 1646     		mov	r6, r2
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 933              		.loc 1 777 3 is_stmt 1 view .LVU282
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
ARM GAS  /tmp/ccbolrZt.s 			page 33


 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 934              		.loc 1 779 3 view .LVU283
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 935              		.loc 1 780 3 view .LVU284
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* RCC_MCO1 */
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (RCC_MCOx == RCC_MCO1)
 936              		.loc 1 782 3 view .LVU285
 937              		.loc 1 782 6 is_stmt 0 view .LVU286
 938 0008 00BB     		cbnz	r0, .L98
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 939              		.loc 1 784 5 is_stmt 1 view .LVU287
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO1_CLK_ENABLE();
 940              		.loc 1 787 5 view .LVU288
 941              	.LBB5:
 942              		.loc 1 787 5 view .LVU289
 943 000a 0023     		movs	r3, #0
 944 000c 0193     		str	r3, [sp, #4]
 945              		.loc 1 787 5 view .LVU290
 946 000e 204D     		ldr	r5, .L101
 947 0010 2A6B     		ldr	r2, [r5, #48]
 948              	.LVL65:
 949              		.loc 1 787 5 is_stmt 0 view .LVU291
 950 0012 42F00102 		orr	r2, r2, #1
 951 0016 2A63     		str	r2, [r5, #48]
 952              		.loc 1 787 5 is_stmt 1 view .LVU292
 953 0018 2A6B     		ldr	r2, [r5, #48]
 954 001a 02F00102 		and	r2, r2, #1
 955 001e 0192     		str	r2, [sp, #4]
 956              		.loc 1 787 5 view .LVU293
 957 0020 019A     		ldr	r2, [sp, #4]
 958              	.LBE5:
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 959              		.loc 1 790 5 view .LVU294
 960              		.loc 1 790 25 is_stmt 0 view .LVU295
 961 0022 4FF48072 		mov	r2, #256
 962 0026 0392     		str	r2, [sp, #12]
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 963              		.loc 1 791 5 is_stmt 1 view .LVU296
 964              		.loc 1 791 26 is_stmt 0 view .LVU297
 965 0028 0222     		movs	r2, #2
 966 002a 0492     		str	r2, [sp, #16]
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 967              		.loc 1 792 5 is_stmt 1 view .LVU298
 968              		.loc 1 792 27 is_stmt 0 view .LVU299
 969 002c 0322     		movs	r2, #3
 970 002e 0692     		str	r2, [sp, #24]
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 971              		.loc 1 793 5 is_stmt 1 view .LVU300
 972              		.loc 1 793 26 is_stmt 0 view .LVU301
 973 0030 0593     		str	r3, [sp, #20]
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 974              		.loc 1 794 5 is_stmt 1 view .LVU302
ARM GAS  /tmp/ccbolrZt.s 			page 34


 975              		.loc 1 794 31 is_stmt 0 view .LVU303
 976 0032 0793     		str	r3, [sp, #28]
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 977              		.loc 1 795 5 is_stmt 1 view .LVU304
 978 0034 03A9     		add	r1, sp, #12
 979              	.LVL66:
 980              		.loc 1 795 5 is_stmt 0 view .LVU305
 981 0036 1748     		ldr	r0, .L101+4
 982              	.LVL67:
 983              		.loc 1 795 5 view .LVU306
 984 0038 FFF7FEFF 		bl	HAL_GPIO_Init
 985              	.LVL68:
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 986              		.loc 1 798 5 is_stmt 1 view .LVU307
 987 003c AB68     		ldr	r3, [r5, #8]
 988 003e 23F0EC63 		bic	r3, r3, #123731968
 989 0042 3443     		orrs	r4, r4, r6
 990              	.LVL69:
 991              		.loc 1 798 5 is_stmt 0 view .LVU308
 992 0044 1C43     		orrs	r4, r4, r3
 993 0046 AC60     		str	r4, [r5, #8]
 994              	.L97:
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* This RCC MCO1 enable feature is available only on STM32F410xx devices */
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO1EN)
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO1_ENABLE();
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO1EN */
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2)
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO2 Clock Enable */
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO2_CLK_ENABLE();
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)))
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* This RCC MCO2 enable feature is available only on STM32F410Rx devices */
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2EN)
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO2_ENABLE();
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2EN */
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2 */
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 995              		.loc 1 830 1 view .LVU309
ARM GAS  /tmp/ccbolrZt.s 			page 35


 996 0048 08B0     		add	sp, sp, #32
 997              	.LCFI8:
 998              		.cfi_remember_state
 999              		.cfi_def_cfa_offset 16
 1000              		@ sp needed
 1001 004a 70BD     		pop	{r4, r5, r6, pc}
 1002              	.LVL70:
 1003              	.L98:
 1004              	.LCFI9:
 1005              		.cfi_restore_state
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1006              		.loc 1 808 5 is_stmt 1 view .LVU310
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1007              		.loc 1 811 5 view .LVU311
 1008              	.LBB6:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1009              		.loc 1 811 5 view .LVU312
 1010 004c 0023     		movs	r3, #0
 1011 004e 0293     		str	r3, [sp, #8]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1012              		.loc 1 811 5 view .LVU313
 1013 0050 0F4D     		ldr	r5, .L101
 1014 0052 2A6B     		ldr	r2, [r5, #48]
 1015              	.LVL71:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1016              		.loc 1 811 5 is_stmt 0 view .LVU314
 1017 0054 42F00402 		orr	r2, r2, #4
 1018 0058 2A63     		str	r2, [r5, #48]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1019              		.loc 1 811 5 is_stmt 1 view .LVU315
 1020 005a 2A6B     		ldr	r2, [r5, #48]
 1021 005c 02F00402 		and	r2, r2, #4
 1022 0060 0292     		str	r2, [sp, #8]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1023              		.loc 1 811 5 view .LVU316
 1024 0062 029A     		ldr	r2, [sp, #8]
 1025              	.LBE6:
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1026              		.loc 1 814 5 view .LVU317
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1027              		.loc 1 814 25 is_stmt 0 view .LVU318
 1028 0064 4FF40072 		mov	r2, #512
 1029 0068 0392     		str	r2, [sp, #12]
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1030              		.loc 1 815 5 is_stmt 1 view .LVU319
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1031              		.loc 1 815 26 is_stmt 0 view .LVU320
 1032 006a 0222     		movs	r2, #2
 1033 006c 0492     		str	r2, [sp, #16]
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1034              		.loc 1 816 5 is_stmt 1 view .LVU321
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1035              		.loc 1 816 27 is_stmt 0 view .LVU322
 1036 006e 0322     		movs	r2, #3
 1037 0070 0692     		str	r2, [sp, #24]
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1038              		.loc 1 817 5 is_stmt 1 view .LVU323
ARM GAS  /tmp/ccbolrZt.s 			page 36


 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1039              		.loc 1 817 26 is_stmt 0 view .LVU324
 1040 0072 0593     		str	r3, [sp, #20]
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1041              		.loc 1 818 5 is_stmt 1 view .LVU325
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1042              		.loc 1 818 31 is_stmt 0 view .LVU326
 1043 0074 0793     		str	r3, [sp, #28]
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1044              		.loc 1 819 5 is_stmt 1 view .LVU327
 1045 0076 03A9     		add	r1, sp, #12
 1046              	.LVL72:
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1047              		.loc 1 819 5 is_stmt 0 view .LVU328
 1048 0078 0748     		ldr	r0, .L101+8
 1049              	.LVL73:
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1050              		.loc 1 819 5 view .LVU329
 1051 007a FFF7FEFF 		bl	HAL_GPIO_Init
 1052              	.LVL74:
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1053              		.loc 1 822 5 is_stmt 1 view .LVU330
 1054 007e AB68     		ldr	r3, [r5, #8]
 1055 0080 23F07843 		bic	r3, r3, #-134217728
 1056 0084 44EAC604 		orr	r4, r4, r6, lsl #3
 1057              	.LVL75:
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1058              		.loc 1 822 5 is_stmt 0 view .LVU331
 1059 0088 1C43     		orrs	r4, r4, r3
 1060 008a AC60     		str	r4, [r5, #8]
 1061              		.loc 1 830 1 view .LVU332
 1062 008c DCE7     		b	.L97
 1063              	.L102:
 1064 008e 00BF     		.align	2
 1065              	.L101:
 1066 0090 00380240 		.word	1073887232
 1067 0094 00000240 		.word	1073872896
 1068 0098 00080240 		.word	1073874944
 1069              		.cfi_endproc
 1070              	.LFE137:
 1072              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1073              		.align	1
 1074              		.global	HAL_RCC_EnableCSS
 1075              		.syntax unified
 1076              		.thumb
 1077              		.thumb_func
 1078              		.fpu fpv4-sp-d16
 1080              	HAL_RCC_EnableCSS:
 1081              	.LFB138:
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
ARM GAS  /tmp/ccbolrZt.s 			page 37


 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1082              		.loc 1 842 1 is_stmt 1 view -0
 1083              		.cfi_startproc
 1084              		@ args = 0, pretend = 0, frame = 0
 1085              		@ frame_needed = 0, uses_anonymous_args = 0
 1086              		@ link register save eliminated.
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1087              		.loc 1 843 3 view .LVU334
 1088              		.loc 1 843 38 is_stmt 0 view .LVU335
 1089 0000 014B     		ldr	r3, .L104
 1090 0002 0122     		movs	r2, #1
 1091 0004 1A60     		str	r2, [r3]
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1092              		.loc 1 844 1 view .LVU336
 1093 0006 7047     		bx	lr
 1094              	.L105:
 1095              		.align	2
 1096              	.L104:
 1097 0008 4C004742 		.word	1111949388
 1098              		.cfi_endproc
 1099              	.LFE138:
 1101              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1102              		.align	1
 1103              		.global	HAL_RCC_DisableCSS
 1104              		.syntax unified
 1105              		.thumb
 1106              		.thumb_func
 1107              		.fpu fpv4-sp-d16
 1109              	HAL_RCC_DisableCSS:
 1110              	.LFB139:
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1111              		.loc 1 851 1 is_stmt 1 view -0
 1112              		.cfi_startproc
 1113              		@ args = 0, pretend = 0, frame = 0
 1114              		@ frame_needed = 0, uses_anonymous_args = 0
 1115              		@ link register save eliminated.
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1116              		.loc 1 852 3 view .LVU338
 1117              		.loc 1 852 38 is_stmt 0 view .LVU339
 1118 0000 014B     		ldr	r3, .L107
 1119 0002 0022     		movs	r2, #0
 1120 0004 1A60     		str	r2, [r3]
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1121              		.loc 1 853 1 view .LVU340
 1122 0006 7047     		bx	lr
 1123              	.L108:
 1124              		.align	2
 1125              	.L107:
ARM GAS  /tmp/ccbolrZt.s 			page 38


 1126 0008 4C004742 		.word	1111949388
 1127              		.cfi_endproc
 1128              	.LFE139:
 1130              		.global	__aeabi_uldivmod
 1131              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1132              		.align	1
 1133              		.weak	HAL_RCC_GetSysClockFreq
 1134              		.syntax unified
 1135              		.thumb
 1136              		.thumb_func
 1137              		.fpu fpv4-sp-d16
 1139              	HAL_RCC_GetSysClockFreq:
 1140              	.LFB140:
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         constant and the selected clock source:
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               in voltage and temperature.
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                have wrong result.
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         value for HSE crystal.
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval SYSCLK frequency
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak uint32_t HAL_RCC_GetSysClockFreq(void)
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1141              		.loc 1 886 1 is_stmt 1 view -0
 1142              		.cfi_startproc
 1143              		@ args = 0, pretend = 0, frame = 0
 1144              		@ frame_needed = 0, uses_anonymous_args = 0
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllm = 0U;
 1145              		.loc 1 887 3 view .LVU342
 1146              	.LVL76:
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllvco = 0U;
 1147              		.loc 1 888 3 view .LVU343
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllp = 0U;
 1148              		.loc 1 889 3 view .LVU344
ARM GAS  /tmp/ccbolrZt.s 			page 39


 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 1149              		.loc 1 890 3 view .LVU345
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1150              		.loc 1 893 3 view .LVU346
 1151              		.loc 1 893 14 is_stmt 0 view .LVU347
 1152 0000 254B     		ldr	r3, .L119
 1153 0002 9B68     		ldr	r3, [r3, #8]
 1154              		.loc 1 893 21 view .LVU348
 1155 0004 03F00C03 		and	r3, r3, #12
 1156              		.loc 1 893 3 view .LVU349
 1157 0008 042B     		cmp	r3, #4
 1158 000a 40D0     		beq	.L113
 1159 000c 082B     		cmp	r3, #8
 1160 000e 40D1     		bne	.L114
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllm = 0U;
 1161              		.loc 1 886 1 view .LVU350
 1162 0010 70B5     		push	{r4, r5, r6, lr}
 1163              	.LCFI10:
 1164              		.cfi_def_cfa_offset 16
 1165              		.cfi_offset 4, -16
 1166              		.cfi_offset 5, -12
 1167              		.cfi_offset 6, -8
 1168              		.cfi_offset 14, -4
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1169              		.loc 1 909 7 is_stmt 1 view .LVU351
 1170              		.loc 1 909 17 is_stmt 0 view .LVU352
 1171 0012 214B     		ldr	r3, .L119
 1172 0014 5A68     		ldr	r2, [r3, #4]
 1173              		.loc 1 909 12 view .LVU353
 1174 0016 02F03F02 		and	r2, r2, #63
 1175              	.LVL77:
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1176              		.loc 1 910 7 is_stmt 1 view .LVU354
 1177              		.loc 1 910 11 is_stmt 0 view .LVU355
 1178 001a 5B68     		ldr	r3, [r3, #4]
 1179              		.loc 1 910 10 view .LVU356
 1180 001c 13F4800F 		tst	r3, #4194304
 1181 0020 12D0     		beq	.L111
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSE used as PLL clock source */
ARM GAS  /tmp/ccbolrZt.s 			page 40


 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) 
 1182              		.loc 1 913 9 is_stmt 1 view .LVU357
 1183              		.loc 1 913 70 is_stmt 0 view .LVU358
 1184 0022 1D4B     		ldr	r3, .L119
 1185 0024 5968     		ldr	r1, [r3, #4]
 1186              		.loc 1 913 55 view .LVU359
 1187 0026 C1F38811 		ubfx	r1, r1, #6, #9
 1188              		.loc 1 913 128 view .LVU360
 1189 002a 0023     		movs	r3, #0
 1190 002c 1B48     		ldr	r0, .L119+4
 1191 002e A1FB0001 		umull	r0, r1, r1, r0
 1192 0032 FFF7FEFF 		bl	__aeabi_uldivmod
 1193              	.LVL78:
 1194              	.L112:
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSI used as PLL clock source */
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) 
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 1195              		.loc 1 920 7 is_stmt 1 view .LVU361
 1196              		.loc 1 920 21 is_stmt 0 view .LVU362
 1197 0036 184B     		ldr	r3, .L119
 1198 0038 5B68     		ldr	r3, [r3, #4]
 1199              		.loc 1 920 51 view .LVU363
 1200 003a C3F30143 		ubfx	r3, r3, #16, #2
 1201              		.loc 1 920 82 view .LVU364
 1202 003e 0133     		adds	r3, r3, #1
 1203              		.loc 1 920 12 view .LVU365
 1204 0040 5B00     		lsls	r3, r3, #1
 1205              	.LVL79:
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = pllvco / pllp;
 1206              		.loc 1 922 7 is_stmt 1 view .LVU366
 1207              		.loc 1 922 20 is_stmt 0 view .LVU367
 1208 0042 B0FBF3F0 		udiv	r0, r0, r3
 1209              	.LVL80:
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1210              		.loc 1 923 7 is_stmt 1 view .LVU368
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     default:
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return sysclockfreq;
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1211              		.loc 1 932 1 is_stmt 0 view .LVU369
 1212 0046 70BD     		pop	{r4, r5, r6, pc}
 1213              	.LVL81:
 1214              	.L111:
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1215              		.loc 1 918 9 is_stmt 1 view .LVU370
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1216              		.loc 1 918 70 is_stmt 0 view .LVU371
ARM GAS  /tmp/ccbolrZt.s 			page 41


 1217 0048 134B     		ldr	r3, .L119
 1218 004a 5868     		ldr	r0, [r3, #4]
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1219              		.loc 1 918 55 view .LVU372
 1220 004c C0F38810 		ubfx	r0, r0, #6, #9
 1221 0050 0546     		mov	r5, r0
 1222 0052 0026     		movs	r6, #0
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1223              		.loc 1 918 52 view .LVU373
 1224 0054 4301     		lsls	r3, r0, #5
 1225 0056 1B1A     		subs	r3, r3, r0
 1226 0058 66EB0604 		sbc	r4, r6, r6
 1227 005c A101     		lsls	r1, r4, #6
 1228 005e 41EA9361 		orr	r1, r1, r3, lsr #26
 1229 0062 9801     		lsls	r0, r3, #6
 1230 0064 C01A     		subs	r0, r0, r3
 1231 0066 61EB0401 		sbc	r1, r1, r4
 1232 006a CB00     		lsls	r3, r1, #3
 1233 006c 43EA5073 		orr	r3, r3, r0, lsr #29
 1234 0070 C400     		lsls	r4, r0, #3
 1235 0072 1946     		mov	r1, r3
 1236 0074 6019     		adds	r0, r4, r5
 1237 0076 46EB0101 		adc	r1, r6, r1
 1238 007a 8B02     		lsls	r3, r1, #10
 1239 007c 43EA9053 		orr	r3, r3, r0, lsr #22
 1240 0080 8402     		lsls	r4, r0, #10
 1241 0082 2046     		mov	r0, r4
 1242 0084 1946     		mov	r1, r3
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1243              		.loc 1 918 128 view .LVU374
 1244 0086 3346     		mov	r3, r6
 1245 0088 FFF7FEFF 		bl	__aeabi_uldivmod
 1246              	.LVL82:
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1247              		.loc 1 918 128 view .LVU375
 1248 008c D3E7     		b	.L112
 1249              	.LVL83:
 1250              	.L113:
 1251              	.LCFI11:
 1252              		.cfi_def_cfa_offset 0
 1253              		.cfi_restore 4
 1254              		.cfi_restore 5
 1255              		.cfi_restore 6
 1256              		.cfi_restore 14
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1257              		.loc 1 902 20 view .LVU376
 1258 008e 0348     		ldr	r0, .L119+4
 1259 0090 7047     		bx	lr
 1260              	.L114:
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1261              		.loc 1 897 20 view .LVU377
 1262 0092 0348     		ldr	r0, .L119+8
 1263              	.LVL84:
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1264              		.loc 1 931 3 is_stmt 1 view .LVU378
 1265              		.loc 1 932 1 is_stmt 0 view .LVU379
 1266 0094 7047     		bx	lr
ARM GAS  /tmp/ccbolrZt.s 			page 42


 1267              	.L120:
 1268 0096 00BF     		.align	2
 1269              	.L119:
 1270 0098 00380240 		.word	1073887232
 1271 009c 40787D01 		.word	25000000
 1272 00a0 0024F400 		.word	16000000
 1273              		.cfi_endproc
 1274              	.LFE140:
 1276              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1277              		.align	1
 1278              		.global	HAL_RCC_ClockConfig
 1279              		.syntax unified
 1280              		.thumb
 1281              		.thumb_func
 1282              		.fpu fpv4-sp-d16
 1284              	HAL_RCC_ClockConfig:
 1285              	.LVL85:
 1286              	.LFB136:
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1287              		.loc 1 592 1 is_stmt 1 view -0
 1288              		.cfi_startproc
 1289              		@ args = 0, pretend = 0, frame = 0
 1290              		@ frame_needed = 0, uses_anonymous_args = 0
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1291              		.loc 1 593 3 view .LVU381
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1292              		.loc 1 596 3 view .LVU382
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1293              		.loc 1 596 6 is_stmt 0 view .LVU383
 1294 0000 0028     		cmp	r0, #0
 1295 0002 00F09B80 		beq	.L136
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1296              		.loc 1 592 1 view .LVU384
 1297 0006 70B5     		push	{r4, r5, r6, lr}
 1298              	.LCFI12:
 1299              		.cfi_def_cfa_offset 16
 1300              		.cfi_offset 4, -16
 1301              		.cfi_offset 5, -12
 1302              		.cfi_offset 6, -8
 1303              		.cfi_offset 14, -4
 1304 0008 0446     		mov	r4, r0
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1305              		.loc 1 602 3 is_stmt 1 view .LVU385
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1306              		.loc 1 603 3 view .LVU386
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1307              		.loc 1 610 3 view .LVU387
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1308              		.loc 1 610 18 is_stmt 0 view .LVU388
 1309 000a 504B     		ldr	r3, .L149
 1310 000c 1B68     		ldr	r3, [r3]
 1311 000e 03F00703 		and	r3, r3, #7
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1312              		.loc 1 610 6 view .LVU389
 1313 0012 8B42     		cmp	r3, r1
 1314 0014 08D2     		bcs	.L123
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccbolrZt.s 			page 43


 1315              		.loc 1 613 5 is_stmt 1 view .LVU390
 1316 0016 CBB2     		uxtb	r3, r1
 1317 0018 4C4A     		ldr	r2, .L149
 1318 001a 1370     		strb	r3, [r2]
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1319              		.loc 1 617 5 view .LVU391
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1320              		.loc 1 617 9 is_stmt 0 view .LVU392
 1321 001c 1368     		ldr	r3, [r2]
 1322 001e 03F00703 		and	r3, r3, #7
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1323              		.loc 1 617 8 view .LVU393
 1324 0022 8B42     		cmp	r3, r1
 1325 0024 40F08C80 		bne	.L137
 1326              	.L123:
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1327              		.loc 1 624 3 is_stmt 1 view .LVU394
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1328              		.loc 1 624 26 is_stmt 0 view .LVU395
 1329 0028 2368     		ldr	r3, [r4]
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1330              		.loc 1 624 6 view .LVU396
 1331 002a 13F0020F 		tst	r3, #2
 1332 002e 17D0     		beq	.L124
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1333              		.loc 1 628 5 is_stmt 1 view .LVU397
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1334              		.loc 1 628 8 is_stmt 0 view .LVU398
 1335 0030 13F0040F 		tst	r3, #4
 1336 0034 04D0     		beq	.L125
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1337              		.loc 1 630 7 is_stmt 1 view .LVU399
 1338 0036 464A     		ldr	r2, .L149+4
 1339 0038 9368     		ldr	r3, [r2, #8]
 1340 003a 43F4E053 		orr	r3, r3, #7168
 1341 003e 9360     		str	r3, [r2, #8]
 1342              	.L125:
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1343              		.loc 1 633 5 view .LVU400
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1344              		.loc 1 633 28 is_stmt 0 view .LVU401
 1345 0040 2368     		ldr	r3, [r4]
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1346              		.loc 1 633 8 view .LVU402
 1347 0042 13F0080F 		tst	r3, #8
 1348 0046 04D0     		beq	.L126
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1349              		.loc 1 635 7 is_stmt 1 view .LVU403
 1350 0048 414A     		ldr	r2, .L149+4
 1351 004a 9368     		ldr	r3, [r2, #8]
 1352 004c 43F46043 		orr	r3, r3, #57344
 1353 0050 9360     		str	r3, [r2, #8]
 1354              	.L126:
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1355              		.loc 1 638 5 view .LVU404
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1356              		.loc 1 639 5 view .LVU405
ARM GAS  /tmp/ccbolrZt.s 			page 44


 1357 0052 3F4A     		ldr	r2, .L149+4
 1358 0054 9368     		ldr	r3, [r2, #8]
 1359 0056 23F0F003 		bic	r3, r3, #240
 1360 005a A068     		ldr	r0, [r4, #8]
 1361              	.LVL86:
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1362              		.loc 1 639 5 is_stmt 0 view .LVU406
 1363 005c 0343     		orrs	r3, r3, r0
 1364 005e 9360     		str	r3, [r2, #8]
 1365              	.L124:
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1366              		.loc 1 639 5 view .LVU407
 1367 0060 0D46     		mov	r5, r1
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1368              		.loc 1 643 3 is_stmt 1 view .LVU408
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1369              		.loc 1 643 26 is_stmt 0 view .LVU409
 1370 0062 2368     		ldr	r3, [r4]
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1371              		.loc 1 643 6 view .LVU410
 1372 0064 13F0010F 		tst	r3, #1
 1373 0068 32D0     		beq	.L127
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1374              		.loc 1 645 5 is_stmt 1 view .LVU411
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1375              		.loc 1 648 5 view .LVU412
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1376              		.loc 1 648 26 is_stmt 0 view .LVU413
 1377 006a 6368     		ldr	r3, [r4, #4]
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1378              		.loc 1 648 8 view .LVU414
 1379 006c 012B     		cmp	r3, #1
 1380 006e 21D0     		beq	.L147
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1381              		.loc 1 657 10 is_stmt 1 view .LVU415
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1382              		.loc 1 657 77 is_stmt 0 view .LVU416
 1383 0070 9A1E     		subs	r2, r3, #2
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1384              		.loc 1 657 13 view .LVU417
 1385 0072 012A     		cmp	r2, #1
 1386 0074 25D9     		bls	.L148
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1387              		.loc 1 670 7 is_stmt 1 view .LVU418
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1388              		.loc 1 670 11 is_stmt 0 view .LVU419
 1389 0076 364A     		ldr	r2, .L149+4
 1390 0078 1268     		ldr	r2, [r2]
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1391              		.loc 1 670 10 view .LVU420
 1392 007a 12F0020F 		tst	r2, #2
 1393 007e 61D0     		beq	.L140
 1394              	.L129:
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1395              		.loc 1 676 5 is_stmt 1 view .LVU421
 1396 0080 3349     		ldr	r1, .L149+4
 1397              	.LVL87:
ARM GAS  /tmp/ccbolrZt.s 			page 45


 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1398              		.loc 1 676 5 is_stmt 0 view .LVU422
 1399 0082 8A68     		ldr	r2, [r1, #8]
 1400 0084 22F00302 		bic	r2, r2, #3
 1401 0088 1343     		orrs	r3, r3, r2
 1402 008a 8B60     		str	r3, [r1, #8]
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1403              		.loc 1 679 5 is_stmt 1 view .LVU423
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1404              		.loc 1 679 17 is_stmt 0 view .LVU424
 1405 008c FFF7FEFF 		bl	HAL_GetTick
 1406              	.LVL88:
 1407 0090 0646     		mov	r6, r0
 1408              	.LVL89:
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1409              		.loc 1 681 5 is_stmt 1 view .LVU425
 1410              	.L131:
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1411              		.loc 1 681 12 is_stmt 0 view .LVU426
 1412 0092 2F4B     		ldr	r3, .L149+4
 1413 0094 9B68     		ldr	r3, [r3, #8]
 1414 0096 03F00C03 		and	r3, r3, #12
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1415              		.loc 1 681 63 view .LVU427
 1416 009a 6268     		ldr	r2, [r4, #4]
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1417              		.loc 1 681 11 view .LVU428
 1418 009c B3EB820F 		cmp	r3, r2, lsl #2
 1419 00a0 16D0     		beq	.L127
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1420              		.loc 1 683 7 is_stmt 1 view .LVU429
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1421              		.loc 1 683 12 is_stmt 0 view .LVU430
 1422 00a2 FFF7FEFF 		bl	HAL_GetTick
 1423              	.LVL90:
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1424              		.loc 1 683 26 view .LVU431
 1425 00a6 801B     		subs	r0, r0, r6
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1426              		.loc 1 683 10 view .LVU432
 1427 00a8 41F28833 		movw	r3, #5000
 1428 00ac 9842     		cmp	r0, r3
 1429 00ae F0D9     		bls	.L131
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1430              		.loc 1 685 16 view .LVU433
 1431 00b0 0320     		movs	r0, #3
 1432 00b2 42E0     		b	.L122
 1433              	.LVL91:
 1434              	.L147:
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1435              		.loc 1 651 7 is_stmt 1 view .LVU434
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1436              		.loc 1 651 11 is_stmt 0 view .LVU435
 1437 00b4 264A     		ldr	r2, .L149+4
 1438 00b6 1268     		ldr	r2, [r2]
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1439              		.loc 1 651 10 view .LVU436
ARM GAS  /tmp/ccbolrZt.s 			page 46


 1440 00b8 12F4003F 		tst	r2, #131072
 1441 00bc E0D1     		bne	.L129
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1442              		.loc 1 653 16 view .LVU437
 1443 00be 0120     		movs	r0, #1
 1444 00c0 3BE0     		b	.L122
 1445              	.L148:
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1446              		.loc 1 661 7 is_stmt 1 view .LVU438
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1447              		.loc 1 661 11 is_stmt 0 view .LVU439
 1448 00c2 234A     		ldr	r2, .L149+4
 1449 00c4 1268     		ldr	r2, [r2]
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1450              		.loc 1 661 10 view .LVU440
 1451 00c6 12F0007F 		tst	r2, #33554432
 1452 00ca D9D1     		bne	.L129
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1453              		.loc 1 663 16 view .LVU441
 1454 00cc 0120     		movs	r0, #1
 1455 00ce 34E0     		b	.L122
 1456              	.LVL92:
 1457              	.L127:
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1458              		.loc 1 691 3 is_stmt 1 view .LVU442
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1459              		.loc 1 691 18 is_stmt 0 view .LVU443
 1460 00d0 1E4B     		ldr	r3, .L149
 1461 00d2 1B68     		ldr	r3, [r3]
 1462 00d4 03F00703 		and	r3, r3, #7
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1463              		.loc 1 691 6 view .LVU444
 1464 00d8 AB42     		cmp	r3, r5
 1465 00da 07D9     		bls	.L133
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1466              		.loc 1 694 5 is_stmt 1 view .LVU445
 1467 00dc EAB2     		uxtb	r2, r5
 1468 00de 1B4B     		ldr	r3, .L149
 1469 00e0 1A70     		strb	r2, [r3]
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1470              		.loc 1 698 5 view .LVU446
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1471              		.loc 1 698 9 is_stmt 0 view .LVU447
 1472 00e2 1B68     		ldr	r3, [r3]
 1473 00e4 03F00703 		and	r3, r3, #7
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1474              		.loc 1 698 8 view .LVU448
 1475 00e8 AB42     		cmp	r3, r5
 1476 00ea 2DD1     		bne	.L142
 1477              	.L133:
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1478              		.loc 1 705 3 is_stmt 1 view .LVU449
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1479              		.loc 1 705 26 is_stmt 0 view .LVU450
 1480 00ec 2368     		ldr	r3, [r4]
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1481              		.loc 1 705 6 view .LVU451
ARM GAS  /tmp/ccbolrZt.s 			page 47


 1482 00ee 13F0040F 		tst	r3, #4
 1483 00f2 06D0     		beq	.L134
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1484              		.loc 1 707 5 is_stmt 1 view .LVU452
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1485              		.loc 1 708 5 view .LVU453
 1486 00f4 164A     		ldr	r2, .L149+4
 1487 00f6 9368     		ldr	r3, [r2, #8]
 1488 00f8 23F4E053 		bic	r3, r3, #7168
 1489 00fc E168     		ldr	r1, [r4, #12]
 1490 00fe 0B43     		orrs	r3, r3, r1
 1491 0100 9360     		str	r3, [r2, #8]
 1492              	.L134:
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1493              		.loc 1 712 3 view .LVU454
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1494              		.loc 1 712 26 is_stmt 0 view .LVU455
 1495 0102 2368     		ldr	r3, [r4]
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1496              		.loc 1 712 6 view .LVU456
 1497 0104 13F0080F 		tst	r3, #8
 1498 0108 07D0     		beq	.L135
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1499              		.loc 1 714 5 is_stmt 1 view .LVU457
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1500              		.loc 1 715 5 view .LVU458
 1501 010a 114A     		ldr	r2, .L149+4
 1502 010c 9368     		ldr	r3, [r2, #8]
 1503 010e 23F46043 		bic	r3, r3, #57344
 1504 0112 2169     		ldr	r1, [r4, #16]
 1505 0114 43EAC103 		orr	r3, r3, r1, lsl #3
 1506 0118 9360     		str	r3, [r2, #8]
 1507              	.L135:
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1508              		.loc 1 719 3 view .LVU459
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1509              		.loc 1 719 21 is_stmt 0 view .LVU460
 1510 011a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1511              	.LVL93:
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1512              		.loc 1 719 68 view .LVU461
 1513 011e 0C4B     		ldr	r3, .L149+4
 1514 0120 9B68     		ldr	r3, [r3, #8]
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1515              		.loc 1 719 92 view .LVU462
 1516 0122 C3F30313 		ubfx	r3, r3, #4, #4
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1517              		.loc 1 719 63 view .LVU463
 1518 0126 0B4A     		ldr	r2, .L149+8
 1519 0128 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1520              		.loc 1 719 47 view .LVU464
 1521 012a D840     		lsrs	r0, r0, r3
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1522              		.loc 1 719 19 view .LVU465
 1523 012c 0A4B     		ldr	r3, .L149+12
 1524 012e 1860     		str	r0, [r3]
ARM GAS  /tmp/ccbolrZt.s 			page 48


 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1525              		.loc 1 722 3 is_stmt 1 view .LVU466
 1526 0130 0A4B     		ldr	r3, .L149+16
 1527 0132 1868     		ldr	r0, [r3]
 1528 0134 FFF7FEFF 		bl	HAL_InitTick
 1529              	.LVL94:
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1530              		.loc 1 724 3 view .LVU467
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1531              		.loc 1 724 10 is_stmt 0 view .LVU468
 1532 0138 0020     		movs	r0, #0
 1533              	.LVL95:
 1534              	.L122:
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1535              		.loc 1 725 1 view .LVU469
 1536 013a 70BD     		pop	{r4, r5, r6, pc}
 1537              	.LVL96:
 1538              	.L136:
 1539              	.LCFI13:
 1540              		.cfi_def_cfa_offset 0
 1541              		.cfi_restore 4
 1542              		.cfi_restore 5
 1543              		.cfi_restore 6
 1544              		.cfi_restore 14
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1545              		.loc 1 598 12 view .LVU470
 1546 013c 0120     		movs	r0, #1
 1547              	.LVL97:
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1548              		.loc 1 725 1 view .LVU471
 1549 013e 7047     		bx	lr
 1550              	.LVL98:
 1551              	.L137:
 1552              	.LCFI14:
 1553              		.cfi_def_cfa_offset 16
 1554              		.cfi_offset 4, -16
 1555              		.cfi_offset 5, -12
 1556              		.cfi_offset 6, -8
 1557              		.cfi_offset 14, -4
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1558              		.loc 1 619 14 view .LVU472
 1559 0140 0120     		movs	r0, #1
 1560              	.LVL99:
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1561              		.loc 1 619 14 view .LVU473
 1562 0142 FAE7     		b	.L122
 1563              	.L140:
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1564              		.loc 1 672 16 view .LVU474
 1565 0144 0120     		movs	r0, #1
 1566 0146 F8E7     		b	.L122
 1567              	.LVL100:
 1568              	.L142:
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1569              		.loc 1 700 14 view .LVU475
 1570 0148 0120     		movs	r0, #1
 1571 014a F6E7     		b	.L122
ARM GAS  /tmp/ccbolrZt.s 			page 49


 1572              	.L150:
 1573              		.align	2
 1574              	.L149:
 1575 014c 003C0240 		.word	1073888256
 1576 0150 00380240 		.word	1073887232
 1577 0154 00000000 		.word	AHBPrescTable
 1578 0158 00000000 		.word	SystemCoreClock
 1579 015c 00000000 		.word	uwTickPrio
 1580              		.cfi_endproc
 1581              	.LFE136:
 1583              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1584              		.align	1
 1585              		.global	HAL_RCC_GetHCLKFreq
 1586              		.syntax unified
 1587              		.thumb
 1588              		.thumb_func
 1589              		.fpu fpv4-sp-d16
 1591              	HAL_RCC_GetHCLKFreq:
 1592              	.LFB141:
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated within this function
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HCLK frequency
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1593              		.loc 1 944 1 is_stmt 1 view -0
 1594              		.cfi_startproc
 1595              		@ args = 0, pretend = 0, frame = 0
 1596              		@ frame_needed = 0, uses_anonymous_args = 0
 1597              		@ link register save eliminated.
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return SystemCoreClock;
 1598              		.loc 1 945 3 view .LVU477
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1599              		.loc 1 946 1 is_stmt 0 view .LVU478
 1600 0000 014B     		ldr	r3, .L152
 1601 0002 1868     		ldr	r0, [r3]
 1602 0004 7047     		bx	lr
 1603              	.L153:
 1604 0006 00BF     		.align	2
 1605              	.L152:
 1606 0008 00000000 		.word	SystemCoreClock
 1607              		.cfi_endproc
 1608              	.LFE141:
 1610              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1611              		.align	1
 1612              		.global	HAL_RCC_GetPCLK1Freq
 1613              		.syntax unified
 1614              		.thumb
 1615              		.thumb_func
 1616              		.fpu fpv4-sp-d16
 1618              	HAL_RCC_GetPCLK1Freq:
ARM GAS  /tmp/ccbolrZt.s 			page 50


 1619              	.LFB142:
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK1 frequency
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1620              		.loc 1 955 1 is_stmt 1 view -0
 1621              		.cfi_startproc
 1622              		@ args = 0, pretend = 0, frame = 0
 1623              		@ frame_needed = 0, uses_anonymous_args = 0
 1624 0000 08B5     		push	{r3, lr}
 1625              	.LCFI15:
 1626              		.cfi_def_cfa_offset 8
 1627              		.cfi_offset 3, -8
 1628              		.cfi_offset 14, -4
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos
 1629              		.loc 1 957 3 view .LVU480
 1630              		.loc 1 957 11 is_stmt 0 view .LVU481
 1631 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1632              	.LVL101:
 1633              		.loc 1 957 54 view .LVU482
 1634 0006 044B     		ldr	r3, .L156
 1635 0008 9B68     		ldr	r3, [r3, #8]
 1636              		.loc 1 957 79 view .LVU483
 1637 000a C3F38223 		ubfx	r3, r3, #10, #3
 1638              		.loc 1 957 49 view .LVU484
 1639 000e 034A     		ldr	r2, .L156+4
 1640 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1641              		.loc 1 958 1 view .LVU485
 1642 0012 D840     		lsrs	r0, r0, r3
 1643 0014 08BD     		pop	{r3, pc}
 1644              	.L157:
 1645 0016 00BF     		.align	2
 1646              	.L156:
 1647 0018 00380240 		.word	1073887232
 1648 001c 00000000 		.word	APBPrescTable
 1649              		.cfi_endproc
 1650              	.LFE142:
 1652              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1653              		.align	1
 1654              		.global	HAL_RCC_GetPCLK2Freq
 1655              		.syntax unified
 1656              		.thumb
 1657              		.thumb_func
 1658              		.fpu fpv4-sp-d16
 1660              	HAL_RCC_GetPCLK2Freq:
 1661              	.LFB143:
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
ARM GAS  /tmp/ccbolrZt.s 			page 51


 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK2 frequency
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1662              		.loc 1 967 1 is_stmt 1 view -0
 1663              		.cfi_startproc
 1664              		@ args = 0, pretend = 0, frame = 0
 1665              		@ frame_needed = 0, uses_anonymous_args = 0
 1666 0000 08B5     		push	{r3, lr}
 1667              	.LCFI16:
 1668              		.cfi_def_cfa_offset 8
 1669              		.cfi_offset 3, -8
 1670              		.cfi_offset 14, -4
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos
 1671              		.loc 1 969 3 view .LVU487
 1672              		.loc 1 969 11 is_stmt 0 view .LVU488
 1673 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1674              	.LVL102:
 1675              		.loc 1 969 54 view .LVU489
 1676 0006 044B     		ldr	r3, .L160
 1677 0008 9B68     		ldr	r3, [r3, #8]
 1678              		.loc 1 969 79 view .LVU490
 1679 000a C3F34233 		ubfx	r3, r3, #13, #3
 1680              		.loc 1 969 49 view .LVU491
 1681 000e 034A     		ldr	r2, .L160+4
 1682 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1683              		.loc 1 970 1 view .LVU492
 1684 0012 D840     		lsrs	r0, r0, r3
 1685 0014 08BD     		pop	{r3, pc}
 1686              	.L161:
 1687 0016 00BF     		.align	2
 1688              	.L160:
 1689 0018 00380240 		.word	1073887232
 1690 001c 00000000 		.word	APBPrescTable
 1691              		.cfi_endproc
 1692              	.LFE143:
 1694              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1695              		.align	1
 1696              		.weak	HAL_RCC_GetOscConfig
 1697              		.syntax unified
 1698              		.thumb
 1699              		.thumb_func
 1700              		.fpu fpv4-sp-d16
 1702              	HAL_RCC_GetOscConfig:
 1703              	.LVL103:
 1704              	.LFB144:
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccbolrZt.s 			page 52


 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1705              		.loc 1 980 1 is_stmt 1 view -0
 1706              		.cfi_startproc
 1707              		@ args = 0, pretend = 0, frame = 0
 1708              		@ frame_needed = 0, uses_anonymous_args = 0
 1709              		@ link register save eliminated.
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 1710              		.loc 1 982 3 view .LVU494
 1711              		.loc 1 982 37 is_stmt 0 view .LVU495
 1712 0000 0F23     		movs	r3, #15
 1713 0002 0360     		str	r3, [r0]
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 1714              		.loc 1 985 3 is_stmt 1 view .LVU496
 1715              		.loc 1 985 11 is_stmt 0 view .LVU497
 1716 0004 304B     		ldr	r3, .L175
 1717 0006 1B68     		ldr	r3, [r3]
 1718              		.loc 1 985 6 view .LVU498
 1719 0008 13F4802F 		tst	r3, #262144
 1720 000c 3BD0     		beq	.L163
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 1721              		.loc 1 987 5 is_stmt 1 view .LVU499
 1722              		.loc 1 987 33 is_stmt 0 view .LVU500
 1723 000e 4FF4A023 		mov	r3, #327680
 1724 0012 4360     		str	r3, [r0, #4]
 1725              	.L164:
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 1726              		.loc 1 999 3 is_stmt 1 view .LVU501
 1727              		.loc 1 999 11 is_stmt 0 view .LVU502
 1728 0014 2C4B     		ldr	r3, .L175
 1729 0016 1B68     		ldr	r3, [r3]
 1730              		.loc 1 999 6 view .LVU503
 1731 0018 13F0010F 		tst	r3, #1
 1732 001c 3FD0     		beq	.L166
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 1733              		.loc 1 1001 5 is_stmt 1 view .LVU504
 1734              		.loc 1 1001 33 is_stmt 0 view .LVU505
 1735 001e 0123     		movs	r3, #1
 1736 0020 C360     		str	r3, [r0, #12]
 1737              	.L167:
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccbolrZt.s 			page 53


1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_
 1738              		.loc 1 1008 3 is_stmt 1 view .LVU506
 1739              		.loc 1 1008 59 is_stmt 0 view .LVU507
 1740 0022 294A     		ldr	r2, .L175
 1741 0024 1368     		ldr	r3, [r2]
 1742              		.loc 1 1008 44 view .LVU508
 1743 0026 C3F3C403 		ubfx	r3, r3, #3, #5
 1744              		.loc 1 1008 42 view .LVU509
 1745 002a 0361     		str	r3, [r0, #16]
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 1746              		.loc 1 1011 3 is_stmt 1 view .LVU510
 1747              		.loc 1 1011 11 is_stmt 0 view .LVU511
 1748 002c 136F     		ldr	r3, [r2, #112]
 1749              		.loc 1 1011 6 view .LVU512
 1750 002e 13F0040F 		tst	r3, #4
 1751 0032 37D0     		beq	.L168
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 1752              		.loc 1 1013 5 is_stmt 1 view .LVU513
 1753              		.loc 1 1013 33 is_stmt 0 view .LVU514
 1754 0034 0523     		movs	r3, #5
 1755 0036 8360     		str	r3, [r0, #8]
 1756              	.L169:
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 1757              		.loc 1 1025 3 is_stmt 1 view .LVU515
 1758              		.loc 1 1025 11 is_stmt 0 view .LVU516
 1759 0038 234B     		ldr	r3, .L175
 1760 003a 5B6F     		ldr	r3, [r3, #116]
 1761              		.loc 1 1025 6 view .LVU517
 1762 003c 13F0010F 		tst	r3, #1
 1763 0040 3BD0     		beq	.L171
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 1764              		.loc 1 1027 5 is_stmt 1 view .LVU518
 1765              		.loc 1 1027 33 is_stmt 0 view .LVU519
 1766 0042 0123     		movs	r3, #1
 1767 0044 4361     		str	r3, [r0, #20]
 1768              	.L172:
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccbolrZt.s 			page 54


1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 1769              		.loc 1 1035 3 is_stmt 1 view .LVU520
 1770              		.loc 1 1035 11 is_stmt 0 view .LVU521
 1771 0046 204B     		ldr	r3, .L175
 1772 0048 1B68     		ldr	r3, [r3]
 1773              		.loc 1 1035 6 view .LVU522
 1774 004a 13F0807F 		tst	r3, #16777216
 1775 004e 37D0     		beq	.L173
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 1776              		.loc 1 1037 5 is_stmt 1 view .LVU523
 1777              		.loc 1 1037 37 is_stmt 0 view .LVU524
 1778 0050 0223     		movs	r3, #2
 1779 0052 8361     		str	r3, [r0, #24]
 1780              	.L174:
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 1781              		.loc 1 1043 3 is_stmt 1 view .LVU525
 1782              		.loc 1 1043 52 is_stmt 0 view .LVU526
 1783 0054 1C4A     		ldr	r2, .L175
 1784 0056 5368     		ldr	r3, [r2, #4]
 1785              		.loc 1 1043 38 view .LVU527
 1786 0058 03F48003 		and	r3, r3, #4194304
 1787              		.loc 1 1043 36 view .LVU528
 1788 005c C361     		str	r3, [r0, #28]
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 1789              		.loc 1 1044 3 is_stmt 1 view .LVU529
 1790              		.loc 1 1044 47 is_stmt 0 view .LVU530
 1791 005e 5368     		ldr	r3, [r2, #4]
 1792              		.loc 1 1044 33 view .LVU531
 1793 0060 03F03F03 		and	r3, r3, #63
 1794              		.loc 1 1044 31 view .LVU532
 1795 0064 0362     		str	r3, [r0, #32]
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 1796              		.loc 1 1045 3 is_stmt 1 view .LVU533
 1797              		.loc 1 1045 48 is_stmt 0 view .LVU534
 1798 0066 5368     		ldr	r3, [r2, #4]
 1799              		.loc 1 1045 33 view .LVU535
 1800 0068 C3F38813 		ubfx	r3, r3, #6, #9
 1801              		.loc 1 1045 31 view .LVU536
 1802 006c 4362     		str	r3, [r0, #36]
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 1803              		.loc 1 1046 3 is_stmt 1 view .LVU537
 1804              		.loc 1 1046 50 is_stmt 0 view .LVU538
 1805 006e 5368     		ldr	r3, [r2, #4]
 1806              		.loc 1 1046 60 view .LVU539
 1807 0070 03F44033 		and	r3, r3, #196608
ARM GAS  /tmp/ccbolrZt.s 			page 55


 1808              		.loc 1 1046 80 view .LVU540
 1809 0074 03F58033 		add	r3, r3, #65536
 1810              		.loc 1 1046 33 view .LVU541
 1811 0078 DB0B     		lsrs	r3, r3, #15
 1812              		.loc 1 1046 31 view .LVU542
 1813 007a 8362     		str	r3, [r0, #40]
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 1814              		.loc 1 1047 3 is_stmt 1 view .LVU543
 1815              		.loc 1 1047 48 is_stmt 0 view .LVU544
 1816 007c 5368     		ldr	r3, [r2, #4]
 1817              		.loc 1 1047 33 view .LVU545
 1818 007e C3F30363 		ubfx	r3, r3, #24, #4
 1819              		.loc 1 1047 31 view .LVU546
 1820 0082 C362     		str	r3, [r0, #44]
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1821              		.loc 1 1048 1 view .LVU547
 1822 0084 7047     		bx	lr
 1823              	.L163:
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1824              		.loc 1 989 8 is_stmt 1 view .LVU548
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1825              		.loc 1 989 16 is_stmt 0 view .LVU549
 1826 0086 104B     		ldr	r3, .L175
 1827 0088 1B68     		ldr	r3, [r3]
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1828              		.loc 1 989 11 view .LVU550
 1829 008a 13F4803F 		tst	r3, #65536
 1830 008e 03D0     		beq	.L165
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1831              		.loc 1 991 5 is_stmt 1 view .LVU551
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1832              		.loc 1 991 33 is_stmt 0 view .LVU552
 1833 0090 4FF48033 		mov	r3, #65536
 1834 0094 4360     		str	r3, [r0, #4]
 1835 0096 BDE7     		b	.L164
 1836              	.L165:
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1837              		.loc 1 995 5 is_stmt 1 view .LVU553
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1838              		.loc 1 995 33 is_stmt 0 view .LVU554
 1839 0098 0023     		movs	r3, #0
 1840 009a 4360     		str	r3, [r0, #4]
 1841 009c BAE7     		b	.L164
 1842              	.L166:
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1843              		.loc 1 1005 5 is_stmt 1 view .LVU555
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1844              		.loc 1 1005 33 is_stmt 0 view .LVU556
 1845 009e 0023     		movs	r3, #0
 1846 00a0 C360     		str	r3, [r0, #12]
 1847 00a2 BEE7     		b	.L167
 1848              	.L168:
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1849              		.loc 1 1015 8 is_stmt 1 view .LVU557
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1850              		.loc 1 1015 16 is_stmt 0 view .LVU558
 1851 00a4 084B     		ldr	r3, .L175
ARM GAS  /tmp/ccbolrZt.s 			page 56


 1852 00a6 1B6F     		ldr	r3, [r3, #112]
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1853              		.loc 1 1015 11 view .LVU559
 1854 00a8 13F0010F 		tst	r3, #1
 1855 00ac 02D0     		beq	.L170
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1856              		.loc 1 1017 5 is_stmt 1 view .LVU560
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1857              		.loc 1 1017 33 is_stmt 0 view .LVU561
 1858 00ae 0123     		movs	r3, #1
 1859 00b0 8360     		str	r3, [r0, #8]
 1860 00b2 C1E7     		b	.L169
 1861              	.L170:
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1862              		.loc 1 1021 5 is_stmt 1 view .LVU562
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1863              		.loc 1 1021 33 is_stmt 0 view .LVU563
 1864 00b4 0023     		movs	r3, #0
 1865 00b6 8360     		str	r3, [r0, #8]
 1866 00b8 BEE7     		b	.L169
 1867              	.L171:
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1868              		.loc 1 1031 5 is_stmt 1 view .LVU564
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1869              		.loc 1 1031 33 is_stmt 0 view .LVU565
 1870 00ba 0023     		movs	r3, #0
 1871 00bc 4361     		str	r3, [r0, #20]
 1872 00be C2E7     		b	.L172
 1873              	.L173:
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1874              		.loc 1 1041 5 is_stmt 1 view .LVU566
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1875              		.loc 1 1041 37 is_stmt 0 view .LVU567
 1876 00c0 0123     		movs	r3, #1
 1877 00c2 8361     		str	r3, [r0, #24]
 1878 00c4 C6E7     		b	.L174
 1879              	.L176:
 1880 00c6 00BF     		.align	2
 1881              	.L175:
 1882 00c8 00380240 		.word	1073887232
 1883              		.cfi_endproc
 1884              	.LFE144:
 1886              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 1887              		.align	1
 1888              		.global	HAL_RCC_GetClockConfig
 1889              		.syntax unified
 1890              		.thumb
 1891              		.thumb_func
 1892              		.fpu fpv4-sp-d16
 1894              	HAL_RCC_GetClockConfig:
 1895              	.LVL104:
 1896              	.LFB145:
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
ARM GAS  /tmp/ccbolrZt.s 			page 57


1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1897              		.loc 1 1059 1 is_stmt 1 view -0
 1898              		.cfi_startproc
 1899              		@ args = 0, pretend = 0, frame = 0
 1900              		@ frame_needed = 0, uses_anonymous_args = 0
 1901              		@ link register save eliminated.
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 1902              		.loc 1 1061 3 view .LVU569
 1903              		.loc 1 1061 32 is_stmt 0 view .LVU570
 1904 0000 0F23     		movs	r3, #15
 1905 0002 0360     		str	r3, [r0]
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 1906              		.loc 1 1064 3 is_stmt 1 view .LVU571
 1907              		.loc 1 1064 51 is_stmt 0 view .LVU572
 1908 0004 0B4B     		ldr	r3, .L178
 1909 0006 9A68     		ldr	r2, [r3, #8]
 1910              		.loc 1 1064 37 view .LVU573
 1911 0008 02F00302 		and	r2, r2, #3
 1912              		.loc 1 1064 35 view .LVU574
 1913 000c 4260     		str	r2, [r0, #4]
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 1914              		.loc 1 1067 3 is_stmt 1 view .LVU575
 1915              		.loc 1 1067 52 is_stmt 0 view .LVU576
 1916 000e 9A68     		ldr	r2, [r3, #8]
 1917              		.loc 1 1067 38 view .LVU577
 1918 0010 02F0F002 		and	r2, r2, #240
 1919              		.loc 1 1067 36 view .LVU578
 1920 0014 8260     		str	r2, [r0, #8]
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 1921              		.loc 1 1070 3 is_stmt 1 view .LVU579
 1922              		.loc 1 1070 53 is_stmt 0 view .LVU580
 1923 0016 9A68     		ldr	r2, [r3, #8]
 1924              		.loc 1 1070 39 view .LVU581
 1925 0018 02F4E052 		and	r2, r2, #7168
 1926              		.loc 1 1070 37 view .LVU582
 1927 001c C260     		str	r2, [r0, #12]
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 1928              		.loc 1 1073 3 is_stmt 1 view .LVU583
 1929              		.loc 1 1073 54 is_stmt 0 view .LVU584
 1930 001e 9B68     		ldr	r3, [r3, #8]
 1931              		.loc 1 1073 39 view .LVU585
 1932 0020 DB08     		lsrs	r3, r3, #3
 1933 0022 03F4E053 		and	r3, r3, #7168
ARM GAS  /tmp/ccbolrZt.s 			page 58


 1934              		.loc 1 1073 37 view .LVU586
 1935 0026 0361     		str	r3, [r0, #16]
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 1936              		.loc 1 1076 3 is_stmt 1 view .LVU587
 1937              		.loc 1 1076 32 is_stmt 0 view .LVU588
 1938 0028 034B     		ldr	r3, .L178+4
 1939 002a 1B68     		ldr	r3, [r3]
 1940              		.loc 1 1076 16 view .LVU589
 1941 002c 03F00703 		and	r3, r3, #7
 1942              		.loc 1 1076 14 view .LVU590
 1943 0030 0B60     		str	r3, [r1]
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1944              		.loc 1 1077 1 view .LVU591
 1945 0032 7047     		bx	lr
 1946              	.L179:
 1947              		.align	2
 1948              	.L178:
 1949 0034 00380240 		.word	1073887232
 1950 0038 003C0240 		.word	1073888256
 1951              		.cfi_endproc
 1952              	.LFE145:
 1954              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 1955              		.align	1
 1956              		.weak	HAL_RCC_CSSCallback
 1957              		.syntax unified
 1958              		.thumb
 1959              		.thumb_func
 1960              		.fpu fpv4-sp-d16
 1962              	HAL_RCC_CSSCallback:
 1963              	.LFB147:
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if (__HAL_RCC_GET_IT(RCC_IT_CSS))
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
ARM GAS  /tmp/ccbolrZt.s 			page 59


 1964              		.loc 1 1102 1 is_stmt 1 view -0
 1965              		.cfi_startproc
 1966              		@ args = 0, pretend = 0, frame = 0
 1967              		@ frame_needed = 0, uses_anonymous_args = 0
 1968              		@ link register save eliminated.
1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    */
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1969              		.loc 1 1106 1 view .LVU593
 1970 0000 7047     		bx	lr
 1971              		.cfi_endproc
 1972              	.LFE147:
 1974              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 1975              		.align	1
 1976              		.global	HAL_RCC_NMI_IRQHandler
 1977              		.syntax unified
 1978              		.thumb
 1979              		.thumb_func
 1980              		.fpu fpv4-sp-d16
 1982              	HAL_RCC_NMI_IRQHandler:
 1983              	.LFB146:
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 1984              		.loc 1 1085 1 view -0
 1985              		.cfi_startproc
 1986              		@ args = 0, pretend = 0, frame = 0
 1987              		@ frame_needed = 0, uses_anonymous_args = 0
 1988 0000 08B5     		push	{r3, lr}
 1989              	.LCFI17:
 1990              		.cfi_def_cfa_offset 8
 1991              		.cfi_offset 3, -8
 1992              		.cfi_offset 14, -4
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1993              		.loc 1 1087 3 view .LVU595
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1994              		.loc 1 1087 7 is_stmt 0 view .LVU596
 1995 0002 064B     		ldr	r3, .L185
 1996 0004 DB68     		ldr	r3, [r3, #12]
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1997              		.loc 1 1087 6 view .LVU597
 1998 0006 13F0800F 		tst	r3, #128
 1999 000a 00D1     		bne	.L184
 2000              	.L181:
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 2001              		.loc 1 1095 1 view .LVU598
 2002 000c 08BD     		pop	{r3, pc}
 2003              	.L184:
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 2004              		.loc 1 1090 5 is_stmt 1 view .LVU599
 2005 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2006              	.LVL105:
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2007              		.loc 1 1093 5 view .LVU600
 2008 0012 034B     		ldr	r3, .L185+4
 2009 0014 8022     		movs	r2, #128
 2010 0016 1A70     		strb	r2, [r3]
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccbolrZt.s 			page 60


 2011              		.loc 1 1095 1 is_stmt 0 view .LVU601
 2012 0018 F8E7     		b	.L181
 2013              	.L186:
 2014 001a 00BF     		.align	2
 2015              	.L185:
 2016 001c 00380240 		.word	1073887232
 2017 0020 0E380240 		.word	1073887246
 2018              		.cfi_endproc
 2019              	.LFE146:
 2021              		.text
 2022              	.Letext0:
 2023              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2024              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2025              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 2026              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2027              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 2028              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2029              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2030              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2031              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2032              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2033              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccbolrZt.s 			page 61


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_rcc.c
     /tmp/ccbolrZt.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccbolrZt.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccbolrZt.s:42     .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccbolrZt.s:49     .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccbolrZt.s:612    .text.HAL_RCC_OscConfig:00000000000002b0 $d
     /tmp/ccbolrZt.s:619    .text.HAL_RCC_OscConfig:00000000000002c0 $t
     /tmp/ccbolrZt.s:900    .text.HAL_RCC_OscConfig:00000000000003f0 $d
     /tmp/ccbolrZt.s:906    .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccbolrZt.s:913    .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccbolrZt.s:1066   .text.HAL_RCC_MCOConfig:0000000000000090 $d
     /tmp/ccbolrZt.s:1073   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccbolrZt.s:1080   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccbolrZt.s:1097   .text.HAL_RCC_EnableCSS:0000000000000008 $d
     /tmp/ccbolrZt.s:1102   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccbolrZt.s:1109   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccbolrZt.s:1126   .text.HAL_RCC_DisableCSS:0000000000000008 $d
     /tmp/ccbolrZt.s:1132   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccbolrZt.s:1139   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccbolrZt.s:1270   .text.HAL_RCC_GetSysClockFreq:0000000000000098 $d
     /tmp/ccbolrZt.s:1277   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccbolrZt.s:1284   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccbolrZt.s:1575   .text.HAL_RCC_ClockConfig:000000000000014c $d
     /tmp/ccbolrZt.s:1584   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccbolrZt.s:1591   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccbolrZt.s:1606   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccbolrZt.s:1611   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccbolrZt.s:1618   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccbolrZt.s:1647   .text.HAL_RCC_GetPCLK1Freq:0000000000000018 $d
     /tmp/ccbolrZt.s:1653   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccbolrZt.s:1660   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccbolrZt.s:1689   .text.HAL_RCC_GetPCLK2Freq:0000000000000018 $d
     /tmp/ccbolrZt.s:1695   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccbolrZt.s:1702   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccbolrZt.s:1882   .text.HAL_RCC_GetOscConfig:00000000000000c8 $d
     /tmp/ccbolrZt.s:1887   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccbolrZt.s:1894   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccbolrZt.s:1949   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccbolrZt.s:1955   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccbolrZt.s:1962   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccbolrZt.s:1975   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccbolrZt.s:1982   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccbolrZt.s:2016   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_GPIO_Init
__aeabi_uldivmod
HAL_InitTick
AHBPrescTable
SystemCoreClock
uwTickPrio
APBPrescTable
