-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Tue Jul 28 11:09:46 2020
-- Host        : LAPTOP-6PEOUARA running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Picture_B_Rom_sim_netlist.vhdl
-- Design      : Picture_B_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tfgg484-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    \^douta\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\din_2D[15]\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTA(0),
      I1 => \douta[0]\(0),
      I2 => sel_pipe_d1(3),
      I3 => \douta[0]_0\(0),
      I4 => sel_pipe_d1(2),
      I5 => \douta[0]_1\(0),
      O => \^douta\(0)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000007FFFC000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"000000000000000000000000000000000000000007FFFC000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"000000000000000000000000000000000000000000007FFFC000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"000000000000000000000000000000000000000000000007FFFC000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"000000000000000000000000000000000000000000000000007FFFC000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"000000000000000000000000000000000000000000000000000007FFFC000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"000000000000000000000000000000000000000000000000000000007FFFC000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"000000000000000000000000000000000000000000000000000000000007FFFC",
      INIT_0F => X"FFC0000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"000000000000000000000000000000000000000000000000000000000000007F",
      INIT_11 => X"07FFFC0000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"00007FFFC0000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"00000007FFFC0000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"00000000007FFFC0000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"00000000000007FFFC0000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"00000000000000007FFFC0000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"00000000000000000007FFFC0000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"00000000000000000000007FFFC0000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE00000000000000000",
      INIT_22 => X"000FFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFFFFFFE0",
      INIT_24 => X"FE0000FFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFFFFF",
      INIT_26 => X"FFFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFF",
      INIT_28 => X"FFFFFFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000F",
      INIT_2A => X"00FFFFFFFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE00",
      INIT_2C => X"E0000FFFFFFFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFF",
      INIT_2E => X"FFFE0000FFFFFFFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFF",
      INIT_30 => X"FFFFFFE0000FFFFFFFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFF",
      INIT_32 => X"FFFFFFFFFE0000FFFFFFFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFF",
      INIT_34 => X"FFFFFFFFFFFFE0000FFFFFFFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001",
      INIT_36 => X"001FFFFFFFFFFFFE0000FFFFFFFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_38 => X"FC0001FFFFFFFFFFFFE0000FFFFFFFFE0000FFFF80003FFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFC0001FFFFFFFFFFFFE0000FFFFFFFFE0000FFFF80003FFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFC0001FFFFFFFFFFFFE0000FFFFFFFFE0000FFFF80003FFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFFFFFFE0000FFFF80003FFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFFFFFFE0000FFFF80003FFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"0003FFFF0000FFFFC0001FFFF80007FFFE0000FFFFFFFFE0000FFFF80003FFFF",
      INIT_43 => X"FFF000080004000100008000400020000800040002000100007FFFE000100008",
      INIT_44 => X"0000003FFFF00007FFFC0001FFFF00003FFFE000000007FFFE0000FFFF80003F",
      INIT_45 => X"03FFFF000000000000000000000000000000000000000000000007FFFE000000",
      INIT_46 => X"0000000003FFFF00007FFFC0001FFFF00003FFFE000000007FFFE0000FFFF800",
      INIT_47 => X"80003FFFF000000000000000000000000000000000000000000000007FFFE000",
      INIT_48 => X"0000000000003FFFF00007FFFC0001FFFF00003FFFE000000007FFFE0000FFFF",
      INIT_49 => X"FFF80003FFFF000000000000000000000000000000000000000000000007FFFE",
      INIT_4A => X"FFE0000000000003FFFF00007FFFC0001FFFF00003FFFE000000007FFFE0000F",
      INIT_4B => X"00FFFF80003FFFF000000000000000000000000000000000000000000000007F",
      INIT_4C => X"07FFFE0000000000003FFFF00007FFFC0001FFFF00003FFFE000000007FFFE00",
      INIT_4D => X"E0000FFFF80003FFFF0000000000000000000000000000000000000000000000",
      INIT_4E => X"00007FFFE0000000000003FFFF00007FFFC0001FFFF00003FFFE000000007FFF",
      INIT_4F => X"FFFE0000FFFF80003FFFF0000000000000000000000000000000000000000000",
      INIT_50 => X"00000007FFFE0000000000003FFFF00007FFFC0001FFFF00003FFFE000000007",
      INIT_51 => X"007FFFE0000FFFF80003FFFF0000000000000000000000000000000000000000",
      INIT_52 => X"00000000007FFFE0000000000003FFFF00007FFFC0001FFFF00003FFFE000000",
      INIT_53 => X"000007FFFE0000FFFF80003FFFF0000000000000000000000000000000000000",
      INIT_54 => X"00000000000007FFFE0000000000003FFFF00007FFFC0001FFFF00003FFFE000",
      INIT_55 => X"000000007FFFE0000FFFF80003FFFF0000000000000000000000000000000000",
      INIT_56 => X"00000000000000007FFFE0000000000003FFFF00007FFFC0001FFFF00003FFFE",
      INIT_57 => X"FFE000000007FFFE0000FFFF80003FFFF0000000000000000000000000000000",
      INIT_58 => X"00000000000000000007FFFE0000000000003FFFF00007FFFC0001FFFF00003F",
      INIT_59 => X"03FFFE000000007FFFE0000FFFF80003FFFF0000000000000000000000000000",
      INIT_5A => X"00000000000000000000007FFFE0000000000003FFFF00007FFFC0001FFFF000",
      INIT_5B => X"00003FFFE000000007FFFE0000FFFF80003FFFF0000000000000000000000000",
      INIT_5C => X"00000000000000000000000007FFFE0000000000003FFFF00007FFFC0001FFFF",
      INIT_5D => X"FFF00003FFFE000000007FFFE0000FFFF80003FFFF0000000000000000000000",
      INIT_5E => X"00000000000000000000000000007FFFE0000000000003FFFF00007FFFC0001F",
      INIT_5F => X"01FFFF00003FFFE000000007FFFE0000FFFF80003FFFF0000000000000000000",
      INIT_60 => X"00000000000000000000000000000007FFFE0000000000003FFFF00007FFFC00",
      INIT_61 => X"C0001FFFF00003FFFE000000007FFFE0000FFFF80003FFFF0000000000000000",
      INIT_62 => X"00000000000000000000000000000000007FFFE0000000000003FFFF00007FFF",
      INIT_63 => X"FFFC0001FFFF80007FFFE000000007FFFE0000FFFF80003FFFF0000000000000",
      INIT_64 => X"00000000000400000000000040002000000007FFFE0001000000003FFFF0000F",
      INIT_65 => X"007FFFC0001FFFF00003FFFE000000007FFFE0000FFFF80003FFFF0000800000",
      INIT_66 => X"FFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00",
      INIT_67 => X"F00007FFFC0001FFFF00003FFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFF",
      INIT_69 => X"FFFF00007FFFC0001FFFF00003FFFE000000007FFFE0000FFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003",
      INIT_6B => X"003FFFF00007FFFC0001FFFF00003FFFE000000007FFFE0000FFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_6D => X"F80003FFFF00007FFFC0001FFFF00003FFFE000000007FFFE0000FFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFF80003FFFF00007FFFC0001FFFF00003FFFE000000007FFFE0000FFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFF80003FFFF00007FFFC0001FFFF00003FFFE000000007FFFE0000FFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFF80003FFFF00007FFFC0001FFFF00003FFFE000000007FFFE0000FF",
      INIT_74 => X"0FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFF80003FFFF00007FFFC0001FFFF00003FFFE000000007FFFE000",
      INIT_76 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFF80003FFFF00007FFFC0001FFFF00003FFFE000000007FFFE",
      INIT_78 => X"FFE0000FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFF80003FFFF00007FFFC0001FFFF00003FFFE000000007F",
      INIT_7A => X"07FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFC0001FFFF00003FFFE0000000",
      INIT_7C => X"00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFC0001FFFF00003FFFE0000",
      INIT_7E => X"00000007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFC0001FFFF00003FFFE0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFC0001FFFF00003FF",
      INIT_02 => X"3FFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFC0001FFFF0000",
      INIT_04 => X"0003FFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFC0001FFFF0",
      INIT_06 => X"0000003FFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFF",
      INIT_07 => X"FC0000000000000000000000000000000000000000003FFFF00007FFFC000000",
      INIT_08 => X"0000000003FFFE000000007FFFFFFFFFFFF800000000000000003FFFE0000FFF",
      INIT_09 => X"FFFFC0000000000000000000000000000000000000000003FFFF00007FFFC000",
      INIT_0A => X"0000000000003FFFE000000007FFFFFFFFFFFF800000000000000003FFFE0000",
      INIT_0B => X"000FFFFC0000000000000000000000000000000000000000003FFFF00007FFFC",
      INIT_0C => X"FFC0000000000003FFFE000000007FFFFFFFFFFFF800000000000000003FFFE0",
      INIT_0D => X"FE0000FFFFC0000000000000000000000000000000000000000003FFFF00007F",
      INIT_0E => X"07FFFC0000000000003FFFE000000007FFFFFFFFFFFF800000000000000003FF",
      INIT_0F => X"3FFFE0000FFFFC0000000000000000000000000000000000000000003FFFF000",
      INIT_10 => X"00007FFFC0000000000003FFFE000000007FFFFFFFFFFFF80000000000000000",
      INIT_11 => X"0003FFFE0000FFFFC0000000000000000000000000000000000000000003FFFF",
      INIT_12 => X"FFF00007FFFC0000000000003FFFE000000007FFFFFFFFFFFF80000000000000",
      INIT_13 => X"0000003FFFE0000FFFFC0000000000000000000000000000000000000000003F",
      INIT_14 => X"03FFFF00007FFFC0000000000003FFFE000000007FFFFFFFFFFFF80000000000",
      INIT_15 => X"0000000003FFFE0000FFFFC00000000000000000000000000000000000000000",
      INIT_16 => X"00003FFFF00007FFFC0000000000003FFFE000000007FFFFFFFFFFFF80000000",
      INIT_17 => X"0000000000003FFFE0000FFFFC00000000000000000000000000000000000000",
      INIT_18 => X"00000003FFFF00007FFFC0000000000003FFFE000000007FFFFFFFFFFFF80000",
      INIT_19 => X"0000000000000003FFFE0000FFFFC00000000000000000000000000000000000",
      INIT_1A => X"00000000003FFFF00007FFFC0000000000003FFFE000000007FFFFFFFFFFFF80",
      INIT_1B => X"F800000000000000003FFFE0000FFFFC00000000000000000000000000000000",
      INIT_1C => X"00000000000003FFFF00007FFFC0000000000003FFFE000000007FFFFFFFFFFF",
      INIT_1D => X"FFFF800000000000000003FFFE0000FFFFC00000000000000000000000000000",
      INIT_1E => X"00000000000000003FFFF00007FFFC0000000000003FFFE000000007FFFFFFFF",
      INIT_1F => X"FFFFFFF800000000000000003FFFE0000FFFFC00000000000000000000000000",
      INIT_20 => X"00000000000000000003FFFF00007FFFC0000000000003FFFE000000007FFFFF",
      INIT_21 => X"FFFFFFFFFF800000000000000003FFFE0000FFFFC00000000000000000000000",
      INIT_22 => X"00000000000000000000003FFFF00007FFFC0000000000003FFFE000000007FF",
      INIT_23 => X"7FFFFFFFFFFFF800000000000000003FFFE0000FFFFC00000000000000000000",
      INIT_24 => X"00000000000000000000000003FFFF00007FFFC0000000000003FFFE00000000",
      INIT_25 => X"0007FFFFFFFFFFFF800000000000000003FFFE0000FFFFC00000000000000000",
      INIT_26 => X"00000000000000000000000000003FFFF00007FFFC0000000000003FFFE00000",
      INIT_27 => X"0000007FFFFFFFFFFFF800000000000000003FFFE0000FFFFC00000000000000",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_29 => X"E000000007FFFE0000FFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFE000000007FFFE0000FFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFC0001F",
      INIT_2E => X"01FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFC00",
      INIT_30 => X"C0001FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFF80003FFFFFFFFFFFF",
      INIT_32 => X"FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFF80003FFFFFFFFF",
      INIT_34 => X"FFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFF80003FFFFFF",
      INIT_36 => X"FFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFF80003FFF",
      INIT_38 => X"FFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFF80003",
      INIT_3A => X"003FFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFF80",
      INIT_3C => X"F80003FFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFE0000FF",
      INIT_43 => X"0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_45 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFE0000FFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_47 => X"FFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFE0000F",
      INIT_48 => X"00FFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"07FFFE0000FFFF80003FFFF00008000400000000800040000000000007FFFE00",
      INIT_4A => X"E0000FFFF80002000100000000000010000FFFFC00000000FFFFC00020000000",
      INIT_4B => X"00007FFFE0000FFFF80003FFFF00000000000000000000000000000000007FFF",
      INIT_4C => X"FFFE0000FFFF80000000000000000000000000FFFFC00000000FFFFC00000000",
      INIT_4D => X"00000007FFFE0000FFFF80003FFFF00000000000000000000000000000000007",
      INIT_4E => X"007FFFE0000FFFF80000000000000000000000000FFFFC00000000FFFFC00000",
      INIT_4F => X"00000000007FFFE0000FFFF80003FFFF00000000000000000000000000000000",
      INIT_50 => X"000007FFFE0000FFFF80000000000000000000000000FFFFC00000000FFFFC00",
      INIT_51 => X"C0000000000007FFFE0000FFFF80003FFFF00000000000000000000000000000",
      INIT_52 => X"000000007FFFE0000FFFF80000000000000000000000000FFFFC00000000FFFF",
      INIT_53 => X"FFFC0000000000007FFFE0000FFFF80003FFFF00000000000000000000000000",
      INIT_54 => X"000000000007FFFE0000FFFF80000000000000000000000000FFFFC00000000F",
      INIT_55 => X"00FFFFC0000000000007FFFE0000FFFF80003FFFF00000000000000000000000",
      INIT_56 => X"000000000000007FFFE0000FFFF80000000000000000000000000FFFFC000000",
      INIT_57 => X"00000FFFFC0000000000007FFFE0000FFFF80003FFFF00000000000000000000",
      INIT_58 => X"000000000000000007FFFE0000FFFF80000000000000000000000000FFFFC000",
      INIT_59 => X"00000000FFFFC0000000000007FFFE0000FFFF80003FFFF00000000000000000",
      INIT_5A => X"000000000000000000007FFFE0000FFFF80000000000000000000000000FFFFC",
      INIT_5B => X"FFC00000000FFFFC0000000000007FFFE0000FFFF80003FFFF00000000000000",
      INIT_5C => X"000000000000000000000007FFFE0000FFFF80000000000000000000000000FF",
      INIT_5D => X"0FFFFC00000000FFFFC0000000000007FFFE0000FFFF80003FFFF00000000000",
      INIT_5E => X"000000000000000000000000007FFFE0000FFFF8000000000000000000000000",
      INIT_5F => X"0000FFFFC00000000FFFFC0000000000007FFFE0000FFFF80003FFFF00000000",
      INIT_60 => X"000000000000000000000000000007FFFE0000FFFF8000000000000000000000",
      INIT_61 => X"0000000FFFFC00000000FFFFC0000000000007FFFE0000FFFF80003FFFF00000",
      INIT_62 => X"000000000000000000000000000000007FFFE0000FFFF8000000000000000000",
      INIT_63 => X"0000000000FFFFC00000000FFFFC0000000000007FFFE0000FFFF80003FFFF00",
      INIT_64 => X"F00000000000000000000000000000000007FFFE0000FFFF8000000000000000",
      INIT_65 => X"0000000000000FFFFC00000000FFFFC0000000000007FFFE0000FFFF80003FFF",
      INIT_66 => X"FFFF00000000000000000000000000000000007FFFE0000FFFF8000000000000",
      INIT_67 => X"0000000000000000FFFFC00000000FFFFC0000000000007FFFE0000FFFF80003",
      INIT_68 => X"003FFFF00000000000000000000000000000000007FFFE0000FFFF8000000000",
      INIT_69 => X"0000000000000000000FFFFC00000000FFFFC0000000000007FFFE0000FFFF80",
      INIT_6A => X"F80003FFFFFFFFFFFFC0001FFFFFFFFFFFFE000000007FFFE0000FFFF8000000",
      INIT_6B => X"FFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFF",
      INIT_6C => X"FFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFE000000007FFFE0000FFFFFFFF",
      INIT_6D => X"FFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000",
      INIT_6E => X"000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFE000000007FFFE0000FFFFF",
      INIT_6F => X"FFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0",
      INIT_70 => X"FE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFE000000007FFFE0000FF",
      INIT_71 => X"0FFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFF",
      INIT_72 => X"FFFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFE000000007FFFE000",
      INIT_73 => X"0000FFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFF",
      INIT_74 => X"FFFFFFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFE000000007FFFE",
      INIT_75 => X"FFE0000FFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFF",
      INIT_76 => X"FFFFFFFFFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFE000000007F",
      INIT_77 => X"07FFFE0000FFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FF",
      INIT_78 => X"1FFFFFFFFFFFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFE0000000",
      INIT_79 => X"00007FFFE0000FFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000",
      INIT_7A => X"0001FFFFFFFFFFFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFE0000",
      INIT_7B => X"00000007FFFE0000FFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_7C => X"FFC0001FFFFFFFFFFFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFFFE0",
      INIT_7D => X"FE000000007FFFE0000FFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFC0001FFFFFFFFFFFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFFFF",
      INIT_7F => X"FFFFE000000007FFFE0000FFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFC0001FFFFFFFFFFFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFF",
      INIT_01 => X"FFFFFFFE000000007FFFE0000FFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFF",
      INIT_03 => X"FFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFF80003FFFFFFFFFFFFC0001FF",
      INIT_05 => X"1FFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFF00007FFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFF80003FFFFFFFFFFFFC000",
      INIT_07 => X"0001FFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFF00007FFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFF80003FFFFFFFFFFFFC",
      INIT_09 => X"FFC0001FFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFF00007FFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFF80003FFFFFFFFFF",
      INIT_0B => X"FFFFFC0001FFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFF00007FFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFF80003FFFFFFF",
      INIT_0D => X"00007FFFC0001FFFF00003FFFE000000007FFFE0000FFFFFFFFFFFFF00007FFF",
      INIT_0E => X"FFFC00000000FFFFC00000000000000001FFFF00007FFFE0000FFFF800000000",
      INIT_0F => X"00000007FFFC0001FFFF00003FFFE00000000000000000000000003FFFF00007",
      INIT_10 => X"007FFFC00000000FFFFC00000000000000001FFFF00007FFFE0000FFFF800000",
      INIT_11 => X"00000000007FFFC0001FFFF00003FFFE00000000000000000000000003FFFF00",
      INIT_12 => X"F00007FFFC00000000FFFFC00000000000000001FFFF00007FFFE0000FFFF800",
      INIT_13 => X"80000000000007FFFC0001FFFF00003FFFE00000000000000000000000003FFF",
      INIT_14 => X"FFFF00007FFFC00000000FFFFC00000000000000001FFFF00007FFFE0000FFFF",
      INIT_15 => X"FFF80000000000007FFFC0001FFFF00003FFFE00000000000000000000000003",
      INIT_16 => X"003FFFF00007FFFC00000000FFFFC00000000000000001FFFF00007FFFE0000F",
      INIT_17 => X"00FFFF80000000000007FFFC0001FFFF00003FFFE00000000000000000000000",
      INIT_18 => X"000003FFFF00007FFFC00000000FFFFC00000000000000001FFFF00007FFFE00",
      INIT_19 => X"E0000FFFF80000000000007FFFC0001FFFF00003FFFE00000000000000000000",
      INIT_1A => X"000000003FFFF00007FFFC00000000FFFFC00000000000000001FFFF00007FFF",
      INIT_1B => X"FFFE0000FFFF80000000000007FFFC0001FFFF00003FFFE00000000000000000",
      INIT_1C => X"000000000003FFFF00007FFFC00000000FFFFC00000000000000001FFFF00007",
      INIT_1D => X"007FFFE0000FFFF80000000000007FFFC0001FFFF00003FFFE00000000000000",
      INIT_1E => X"000000000000003FFFF00007FFFC00000000FFFFC00000000000000001FFFF00",
      INIT_1F => X"F00007FFFE0000FFFF80000000000007FFFC0001FFFF00003FFFE00000000000",
      INIT_20 => X"000000000000000003FFFF00007FFFC00000000FFFFC00000000000000001FFF",
      INIT_21 => X"FFFF00007FFFE0000FFFF80000000000007FFFC0001FFFF00003FFFE00000000",
      INIT_22 => X"000000000000000000003FFFF00007FFFC00000000FFFFC00000000000000001",
      INIT_23 => X"001FFFF00007FFFE0000FFFF80000000000007FFFC0001FFFF00003FFFE00000",
      INIT_24 => X"000000000000000000000003FFFF00007FFFC00000000FFFFC00000000000000",
      INIT_25 => X"000001FFFF00007FFFE0000FFFF80000000000007FFFC0001FFFF00003FFFE00",
      INIT_26 => X"E00000000000000000000000003FFFF00007FFFC00000000FFFFC00000000000",
      INIT_27 => X"000000001FFFF00007FFFE0000FFFF80000000000007FFFC0001FFFF00003FFF",
      INIT_28 => X"FFFE00000000000000000000000003FFFF00007FFFC00000000FFFFC00000000",
      INIT_29 => X"000000000001FFFF00007FFFE0000FFFF80000000000007FFFC0001FFFF00003",
      INIT_2A => X"003FFFE00000000000000000000000003FFFF00007FFFC00000000FFFFC00000",
      INIT_2B => X"000000000000001FFFF00007FFFE0000FFFF80000000000007FFFC0001FFFF00",
      INIT_2C => X"F00003FFFE00000000000000000000000003FFFF00007FFFC00000000FFFFC00",
      INIT_2D => X"C00000000000000001FFFF00007FFFE0000FFFF80000000000007FFFC0001FFF",
      INIT_2E => X"FFFF80007FFFE00000000000000000000000003FFFF00007FFFC00000000FFFF",
      INIT_2F => X"FFFC0001FFFFFFFFFFFFFFFFF00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFF00003FFFE000000007FFFFFFFFFFFFFFFFFFFFF00007FFFC0001FFFFF",
      INIT_31 => X"FFFFFFC0001FFFFFFFFFFFFFFFFF00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFF00003FFFE000000007FFFFFFFFFFFFFFFFFFFFF00007FFFC0001FF",
      INIT_33 => X"1FFFFFFFFC0001FFFFFFFFFFFFFFFFF00007FFFE0000FFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFF00003FFFE000000007FFFFFFFFFFFFFFFFFFFFF00007FFFC000",
      INIT_35 => X"0001FFFFFFFFC0001FFFFFFFFFFFFFFFFF00007FFFE0000FFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFF00003FFFE000000007FFFFFFFFFFFFFFFFFFFFF00007FFFC",
      INIT_37 => X"FFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFF00007FFFE0000FFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFFFFFFFFFFFFFFFFF00007F",
      INIT_39 => X"07FFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFF00007FFFE0000FFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFFFFFFFFFFFFFFFFF000",
      INIT_3B => X"00007FFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFF00007FFFE0000FFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFF00007FFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFF00007FFFE0000FFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFF00007FFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFF00007FFFE0000FF",
      INIT_40 => X"0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFF00007FFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFF00007FFFE000",
      INIT_42 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFF00007FFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFF00007FFFE",
      INIT_44 => X"FFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFF00007FFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFF00007F",
      INIT_46 => X"07FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFF00007FFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFF000",
      INIT_48 => X"00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFF00007FFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFF00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFE000000007",
      INIT_4B => X"007FFFFFFFFFFFFFFFFFFFFF00007FFFC0001FFFFFFFFC0001FFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFF00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFE000000",
      INIT_4D => X"000007FFFFFFFFFFFFFFFFFFFFF00007FFFC0001FFFFFFFFC0001FFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFF00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFE000",
      INIT_4F => X"000000007FFFFFFFFFFFFFFFFFFFFF00007FFFC0001FFFFFFFFC0001FFFFFFFF",
      INIT_50 => X"00040002000000007FFFE0000000000003FFFF0000800000000000000007FFFE",
      INIT_51 => X"FFE000000007FFFE0001000000002000000007FFFC0001FFFF800000001FFFF8",
      INIT_52 => X"FF000000000000000007FFFE0000000000003FFFF0000000000000000000003F",
      INIT_53 => X"03FFFE000000007FFFE0000000000000000000007FFFC0001FFFF800000001FF",
      INIT_54 => X"1FFFF000000000000000007FFFE0000000000003FFFF00000000000000000000",
      INIT_55 => X"00003FFFE000000007FFFE0000000000000000000007FFFC0001FFFF80000000",
      INIT_56 => X"0001FFFF000000000000000007FFFE0000000000003FFFF00000000000000000",
      INIT_57 => X"00000003FFFE000000007FFFE0000000000000000000007FFFC0001FFFF80000",
      INIT_58 => X"0000001FFFF000000000000000007FFFE0000000000003FFFF00000000000000",
      INIT_59 => X"00000000003FFFE000000007FFFE0000000000000000000007FFFC0001FFFF80",
      INIT_5A => X"F800000001FFFF000000000000000007FFFE0000000000003FFFF00000000000",
      INIT_5B => X"00000000000003FFFE000000007FFFE0000000000000000000007FFFC0001FFF",
      INIT_5C => X"FFFF800000001FFFF000000000000000007FFFE0000000000003FFFF00000000",
      INIT_5D => X"00000000000000003FFFE000000007FFFE0000000000000000000007FFFC0001",
      INIT_5E => X"001FFFF800000001FFFF000000000000000007FFFE0000000000003FFFF00000",
      INIT_5F => X"00000000000000000003FFFE000000007FFFE0000000000000000000007FFFC0",
      INIT_60 => X"FC0001FFFF800000001FFFF000000000000000007FFFE0000000000003FFFF00",
      INIT_61 => X"F0000000000000000000003FFFE000000007FFFE0000000000000000000007FF",
      INIT_62 => X"7FFFC0001FFFF800000001FFFF000000000000000007FFFE0000000000003FFF",
      INIT_63 => X"FFFF0000000000000000000003FFFE000000007FFFE000000000000000000000",
      INIT_64 => X"0007FFFC0001FFFF800000001FFFF000000000000000007FFFE0000000000003",
      INIT_65 => X"003FFFF0000000000000000000003FFFE000000007FFFE000000000000000000",
      INIT_66 => X"0000007FFFC0001FFFF800000001FFFF000000000000000007FFFE0000000000",
      INIT_67 => X"000003FFFF0000000000000000000003FFFE000000007FFFE000000000000000",
      INIT_68 => X"0000000007FFFC0001FFFF800000001FFFF000000000000000007FFFE0000000",
      INIT_69 => X"000000003FFFF0000000000000000000003FFFE000000007FFFE000000000000",
      INIT_6A => X"0000000000007FFFC0001FFFF800000001FFFF000000000000000007FFFE0000",
      INIT_6B => X"000000000003FFFF0000000000000000000003FFFE000000007FFFE000000000",
      INIT_6C => X"0000000000000007FFFC0001FFFF800000001FFFF000000000000000007FFFE0",
      INIT_6D => X"FE0000000000003FFFF0000000000000000000003FFFE000000007FFFE000000",
      INIT_6E => X"0000000000000000007FFFC0001FFFF800000001FFFF000000000000000007FF",
      INIT_6F => X"7FFFE0000000000003FFFF0000000000000000000003FFFE000000007FFFE000",
      INIT_70 => X"0000000000000000000007FFFC0001FFFF800000001FFFF00000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFFF80003FFFF00007FFFFFFFFFFFF00007FFFE000000007FFFE",
      INIT_72 => X"FFE0000FFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFF80003FFFF00007FFFFFFFFFFFF00003FFFE000000007F",
      INIT_74 => X"07FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFFFFFFFFFF00003FFFE0000000",
      INIT_76 => X"00007FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFFFFFFFFFF00003FFFE0000",
      INIT_78 => X"00000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFFFFFFFFFF00003FFFE0",
      INIT_7A => X"FE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFFFFFFFFFF00003FF",
      INIT_7C => X"3FFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFFFFFFFFFF0000",
      INIT_7E => X"0003FFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFFFFFFFFFF0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FF00003FFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFFFFFFFF",
      INIT_02 => X"FFFFF00003FFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFFFFF",
      INIT_04 => X"FFFFFFFF00003FFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001FFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFF",
      INIT_06 => X"FFFFFFFFFFF00003FFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001F",
      INIT_07 => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF00007F",
      INIT_08 => X"07FFFFFFFFFFFF00003FFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC00",
      INIT_09 => X"C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF000",
      INIT_0A => X"00007FFFFFFFFFFFF00003FFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFF",
      INIT_0C => X"FFF00007FFFFFFFFFFFF00003FFFE000000007FFFE0000FFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003F",
      INIT_0E => X"03FFFF00007FFFFFFFFFFFF00003FFFE000000007FFFE0000FFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800",
      INIT_10 => X"80003FFFF00007FFFFFFFFFFFF00003FFFE000000007FFFE0000FFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFF80003FFFF00007FFFFFFFFFFFF80007FFFE000000007FFFE0000FFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"00FFFF80003FFFF0000000000001FFFF00003FFFE000000007FFFE0000FFFFFF",
      INIT_15 => X"F8000000000000000000000000000003FFFE000000007FFFE000000007FFFE00",
      INIT_16 => X"E0000FFFF80003FFFF0000000000001FFFF00003FFFE000000007FFFE0000FFF",
      INIT_17 => X"FFFF8000000000000000000000000000003FFFE000000007FFFE000000007FFF",
      INIT_18 => X"FFFE0000FFFF80003FFFF0000000000001FFFF00003FFFE000000007FFFE0000",
      INIT_19 => X"000FFFF8000000000000000000000000000003FFFE000000007FFFE000000007",
      INIT_1A => X"007FFFE0000FFFF80003FFFF0000000000001FFFF00003FFFE000000007FFFE0",
      INIT_1B => X"FE0000FFFF8000000000000000000000000000003FFFE000000007FFFE000000",
      INIT_1C => X"000007FFFE0000FFFF80003FFFF0000000000001FFFF00003FFFE000000007FF",
      INIT_1D => X"7FFFE0000FFFF8000000000000000000000000000003FFFE000000007FFFE000",
      INIT_1E => X"000000007FFFE0000FFFF80003FFFF0000000000001FFFF00003FFFE00000000",
      INIT_1F => X"0007FFFE0000FFFF8000000000000000000000000000003FFFE000000007FFFE",
      INIT_20 => X"FFE000000007FFFE0000FFFF80003FFFF0000000000001FFFF00003FFFE00000",
      INIT_21 => X"0000007FFFE0000FFFF8000000000000000000000000000003FFFE000000007F",
      INIT_22 => X"07FFFE000000007FFFE0000FFFF80003FFFF0000000000001FFFF00003FFFE00",
      INIT_23 => X"E000000007FFFE0000FFFF8000000000000000000000000000003FFFE0000000",
      INIT_24 => X"00007FFFE000000007FFFE0000FFFF80003FFFF0000000000001FFFF00003FFF",
      INIT_25 => X"FFFE000000007FFFE0000FFFF8000000000000000000000000000003FFFE0000",
      INIT_26 => X"00000007FFFE000000007FFFE0000FFFF80003FFFF0000000000001FFFF00003",
      INIT_27 => X"003FFFE000000007FFFE0000FFFF8000000000000000000000000000003FFFE0",
      INIT_28 => X"FE000000007FFFE000000007FFFE0000FFFF80003FFFF0000000000001FFFF00",
      INIT_29 => X"F00003FFFE000000007FFFE0000FFFF8000000000000000000000000000003FF",
      INIT_2A => X"3FFFE000000007FFFE000000007FFFE0000FFFF80003FFFF0000000000001FFF",
      INIT_2B => X"FFFF00003FFFE000000007FFFE0000FFFF800000000000000000000000000000",
      INIT_2C => X"0003FFFE000000007FFFE000000007FFFE0000FFFF80003FFFF0000000000001",
      INIT_2D => X"001FFFF00003FFFE000000007FFFE0000FFFF800000000000000000000000000",
      INIT_2E => X"0000003FFFE000000007FFFE000000007FFFE0000FFFF80003FFFF0000000000",
      INIT_2F => X"000001FFFF00003FFFE000000007FFFE0000FFFF800000000000000000000000",
      INIT_30 => X"0000000003FFFE000000007FFFE000000007FFFE0000FFFF80003FFFF0000000",
      INIT_31 => X"000000001FFFF00003FFFE000000007FFFE0000FFFF800000000000000000000",
      INIT_32 => X"0000000000003FFFE000000007FFFE000000007FFFE0000FFFF80003FFFF0000",
      INIT_33 => X"000000000001FFFF00003FFFE000000007FFFE0000FFFF800000000000000000",
      INIT_34 => X"0000000000000003FFFE000000007FFFE000000007FFFE0000FFFF80003FFFF0",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFF80007FFFE000000007FFFE0000FFFF800000000000000",
      INIT_36 => X"FFFFFC0001FFFFFFFFFFFFE0000FFFFFFFFFFFFF00007FFFE0000FFFF80003FF",
      INIT_37 => X"3FFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFC0001FFFFFFFFFFFFE0000FFFFFFFFFFFFF00007FFFE0000FFFF8000",
      INIT_39 => X"0003FFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFFFFFFFFFFF00007FFFE0000FFFF8",
      INIT_3B => X"FF80003FFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFFFFFFFFFFF00007FFFE0000FF",
      INIT_3D => X"0FFFF80003FFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFFFFFFFFFFF00007FFFE000",
      INIT_3F => X"0000FFFF80003FFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFFFFFFFFFFF00007FFFE",
      INIT_41 => X"FFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFFFFFFFFFFF00007F",
      INIT_43 => X"07FFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFFFFFFFFFFF000",
      INIT_45 => X"00007FFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFF00003FFFE000000007FFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFFE0007FFFF",
      INIT_47 => X"FFF00007FFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFF00003FFFE000000007",
      INIT_48 => X"007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFFE0007F",
      INIT_49 => X"07FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFF00003FFFE000000",
      INIT_4A => X"000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFFE00",
      INIT_4B => X"E0007FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFF00003FFFE000",
      INIT_4C => X"000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000FFFF",
      INIT_4D => X"FFFE0007FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFF00003FFFE",
      INIT_4E => X"FFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE0000F",
      INIT_4F => X"00FFFFE0007FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFF00003F",
      INIT_50 => X"03FFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFE00",
      INIT_51 => X"E0000FFFFE0007FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFF000",
      INIT_52 => X"00003FFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFF",
      INIT_53 => X"FFFE0000FFFFE0007FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFF00003FFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFF",
      INIT_55 => X"FFFFFFE0000FFFFE0007FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFFFFFFF",
      INIT_56 => X"00000000007FFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFF",
      INIT_57 => X"F80007FFFFFFFFFFFFE0007FFFFFFFFFFFFE0000000000003FFFF00008000000",
      INIT_58 => X"00000000000003FFFE0000000000002000000000000000010000FFFFC0001FFF",
      INIT_59 => X"FFFF80003FFFFFFFFFFFFE0007FFFFFFFFFFFFE0000000000003FFFF00000000",
      INIT_5A => X"00000000000000003FFFE00000000000000000000000000000000007FFFC0001",
      INIT_5B => X"001FFFF80003FFFFFFFFFFFFE0007FFFFFFFFFFFFE0000000000003FFFF00000",
      INIT_5C => X"00000000000000000003FFFE00000000000000000000000000000000007FFFC0",
      INIT_5D => X"FC0001FFFF80003FFFFFFFFFFFFE0007FFFFFFFFFFFFE0000000000003FFFF00",
      INIT_5E => X"F0000000000000000000003FFFE00000000000000000000000000000000007FF",
      INIT_5F => X"7FFFC0001FFFF80003FFFFFFFFFFFFE0007FFFFFFFFFFFFE0000000000003FFF",
      INIT_60 => X"FFFF0000000000000000000003FFFE0000000000000000000000000000000000",
      INIT_61 => X"0007FFFC0001FFFF80003FFFFFFFFFFFFE0007FFFFFFFFFFFFE0000000000003",
      INIT_62 => X"003FFFF0000000000000000000003FFFE0000000000000000000000000000000",
      INIT_63 => X"0000007FFFC0001FFFF80003FFFFFFFFFFFFE0007FFFFFFFFFFFFE0000000000",
      INIT_64 => X"000003FFFF0000000000000000000003FFFE0000000000000000000000000000",
      INIT_65 => X"0000000007FFFC0001FFFF80003FFFFFFFFFFFFE0007FFFFFFFFFFFFE0000000",
      INIT_66 => X"000000003FFFF0000000000000000000003FFFE0000000000000000000000000",
      INIT_67 => X"0000000000007FFFC0001FFFF80003FFFFFFFFFFFFE0007FFFFFFFFFFFFE0000",
      INIT_68 => X"000000000003FFFF0000000000000000000003FFFE0000000000000000000000",
      INIT_69 => X"0000000000000007FFFC0001FFFF80003FFFFFFFFFFFFE0007FFFFFFFFFFFFE0",
      INIT_6A => X"FE0000000000003FFFF0000000000000000000003FFFE0000000000000000000",
      INIT_6B => X"0000000000000000007FFFC0001FFFF80003FFFFFFFFFFFFE0007FFFFFFFFFFF",
      INIT_6C => X"FFFFE0000000000003FFFF0000000000000000000003FFFE0000000000000000",
      INIT_6D => X"0000000000000000000007FFFC0001FFFF80003FFFFFFFFFFFFE0007FFFFFFFF",
      INIT_6E => X"FFFFFFFE0000000000003FFFF0000000000000000000003FFFE0000000000000",
      INIT_6F => X"0000000000000000000000007FFFC0001FFFF80003FFFFFFFFFFFFE0007FFFFF",
      INIT_70 => X"FFFFFFFFFFE0000000000003FFFF0000000000000000000003FFFE0000000000",
      INIT_71 => X"0000000000000000000000000007FFFC0001FFFF80003FFFFFFFFFFFFE0007FF",
      INIT_72 => X"7FFFFFFFFFFFFE0000000000003FFFF0000000000000000000003FFFE0000000",
      INIT_73 => X"0000000000000000000000000000007FFFC0001FFFF80003FFFFFFFFFFFFE000",
      INIT_74 => X"0007FFFFFFFFFFFFE0000000000003FFFF0000000000000000000003FFFE0000",
      INIT_75 => X"0000000000000000000000000000000007FFFC0001FFFF80003FFFFFFFFFFFFE",
      INIT_76 => X"FFE0007FFFFFFFFFFFFE0000000000003FFFF0000000000000000000003FFFE0",
      INIT_77 => X"FE00000000000000000000000000000000007FFFC0001FFFF80003FFFFFFFFFF",
      INIT_78 => X"FFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFE000000007FFFC0000FFFFFFFFFFFFFFFFFFFFFC0001FFFF80003FFFFFFF",
      INIT_7A => X"0000FFFFE0007FFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001FFFF80003FFFE",
      INIT_7C => X"FFE0000FFFFE0007FFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001FFFF80003F",
      INIT_7E => X"03FFFE0000FFFFE0007FFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001FFFF800",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"80003FFFE0000FFFFE0007FFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001FFFF",
      INIT_02 => X"FFF80003FFFE0000FFFFE0007FFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC0001F",
      INIT_04 => X"01FFFF80003FFFE0000FFFFE0007FFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFFC00",
      INIT_06 => X"C0001FFFF80003FFFE0000FFFFE0007FFFF00007FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFC0001FFFF80003FFFE0000FFFFE0007FFFF00007FFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFC0001FFFF80003FFFE0000FFFFE0007FFFF00007FFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFE0000FFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFF80003FFFF00007FFFC0001FFFFE000FFFFF00007FFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFF80003FFFF00007FFFC0001FFFFFFFFFFFFE0000FFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFF80003FFFF00007FFFC0001FFFFFFFFFFFFE0000FFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFF80003FFFF00007FFFC0001FFFFFFFFFFFFE0000FFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFC0001FFFFFFFFFFFFE0000FFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001",
      INIT_16 => X"001FFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFC0001FFFFFFFFFFFFE0000F",
      INIT_17 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0",
      INIT_18 => X"FC0001FFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFC0001FFFFFFFFFFFFE00",
      INIT_19 => X"E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFF",
      INIT_1A => X"FFFFC0001FFFFFFFFFFFFFFFFFFFFF80003FFFF00007FFFC0001FFFFFFFFFFFF",
      INIT_1B => X"00000000FFFFC000000000000000000000FFFF80000000000000000000000000",
      INIT_1C => X"000FFFFFFFFFFFFF0000000000000000000000000000007FFFC00000000FFFFC",
      INIT_1D => X"FFC00000000FFFFC000000000000000000000FFFF80000000000000000000000",
      INIT_1E => X"000000FFFFFFFFFFFFF0000000000000000000000000000007FFFC00000000FF",
      INIT_1F => X"0FFFFC00000000FFFFC000000000000000000000FFFF80000000000000000000",
      INIT_20 => X"000000000FFFFFFFFFFFFF0000000000000000000000000000007FFFC0000000",
      INIT_21 => X"0000FFFFC00000000FFFFC000000000000000000000FFFF80000000000000000",
      INIT_22 => X"000000000000FFFFFFFFFFFFF0000000000000000000000000000007FFFC0000",
      INIT_23 => X"0000000FFFFC00000000FFFFC000000000000000000000FFFF80000000000000",
      INIT_24 => X"000000000000000FFFFFFFFFFFFF0000000000000000000000000000007FFFC0",
      INIT_25 => X"FC00000000FFFFC00000000FFFFC000000000000000000000FFFF80000000000",
      INIT_26 => X"000000000000000000FFFFFFFFFFFFF0000000000000000000000000000007FF",
      INIT_27 => X"7FFFC00000000FFFFC00000000FFFFC000000000000000000000FFFF80000000",
      INIT_28 => X"000000000000000000000FFFFFFFFFFFFF000000000000000000000000000000",
      INIT_29 => X"0007FFFC00000000FFFFC00000000FFFFC000000000000000000000FFFF80000",
      INIT_2A => X"000000000000000000000000FFFFFFFFFFFFF000000000000000000000000000",
      INIT_2B => X"0000007FFFC00000000FFFFC00000000FFFFC000000000000000000000FFFF80",
      INIT_2C => X"F80000000000000000000000000FFFFFFFFFFFFF000000000000000000000000",
      INIT_2D => X"0000000007FFFC00000000FFFFC00000000FFFFC000000000000000000000FFF",
      INIT_2E => X"FFFF80000000000000000000000000FFFFFFFFFFFFF000000000000000000000",
      INIT_2F => X"0000000000007FFFC00000000FFFFC00000000FFFFC000000000000000000000",
      INIT_30 => X"000FFFF80000000000000000000000000FFFFFFFFFFFFF000000000000000000",
      INIT_31 => X"0000000000000007FFFC00000000FFFFC00000000FFFFC000000000000000000",
      INIT_32 => X"000000FFFF80000000000000000000000000FFFFFFFFFFFFF000000000000000",
      INIT_33 => X"0000000000000000007FFFC00000000FFFFC00000000FFFFC000000000000000",
      INIT_34 => X"000000000FFFF80000000000000000000000000FFFFFFFFFFFFF000000000000",
      INIT_35 => X"0000000000000000000007FFFC00000000FFFFC00000000FFFFC000000000000",
      INIT_36 => X"000000000000FFFF80000000000000000000000000FFFFFFFFFFFFF000000000",
      INIT_37 => X"0000000000000000000000007FFFC00000000FFFFC00000000FFFFC000000000",
      INIT_38 => X"000000000000000FFFF80000000000000000000000000FFFFFFFFFFFFF000000",
      INIT_39 => X"0000000000000000000000000007FFFC00000000FFFFC00000000FFFFC000000",
      INIT_3A => X"000000000000000000FFFF80000000000000000000000000FFFFFFFFFFFFF000",
      INIT_3B => X"0000000000000000000000000000007FFFC00000000FFFFC00000000FFFFC000",
      INIT_3C => X"FFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001F",
      INIT_3F => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFC00000000FFFFC00",
      INIT_41 => X"C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFC00000000FFFF",
      INIT_43 => X"FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFC00000000F",
      INIT_45 => X"00FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFC000000",
      INIT_47 => X"00000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFC000",
      INIT_49 => X"00000000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFC",
      INIT_4B => X"FFC00000000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFC00000000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFC00000000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFC00000000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFC00000000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000F",
      INIT_59 => X"00FFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_5B => X"E0000FFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFE0001FFFF8000000000000FFFFC00000000FFFFC0001FFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFF00000000000000000000000001FFFF8000000000000FFFFC0000000000007",
      INIT_5F => X"007FFFE0000FFFF80000000000007FFFC000000000000000000000000000003F",
      INIT_60 => X"03FFFF00000000000000000000000001FFFF8000000000000FFFFC0000000000",
      INIT_61 => X"000007FFFE0000FFFF80000000000007FFFC0000000000000000000000000000",
      INIT_62 => X"00003FFFF00000000000000000000000001FFFF8000000000000FFFFC0000000",
      INIT_63 => X"000000007FFFE0000FFFF80000000000007FFFC0000000000000000000000000",
      INIT_64 => X"00000003FFFF00000000000000000000000001FFFF8000000000000FFFFC0000",
      INIT_65 => X"000000000007FFFE0000FFFF80000000000007FFFC0000000000000000000000",
      INIT_66 => X"00000000003FFFF00000000000000000000000001FFFF8000000000000FFFFC0",
      INIT_67 => X"FC0000000000007FFFE0000FFFF80000000000007FFFC0000000000000000000",
      INIT_68 => X"00000000000003FFFF00000000000000000000000001FFFF8000000000000FFF",
      INIT_69 => X"FFFFC0000000000007FFFE0000FFFF80000000000007FFFC0000000000000000",
      INIT_6A => X"00000000000000003FFFF00000000000000000000000001FFFF8000000000000",
      INIT_6B => X"000FFFFC0000000000007FFFE0000FFFF80000000000007FFFC0000000000000",
      INIT_6C => X"00000000000000000003FFFF00000000000000000000000001FFFF8000000000",
      INIT_6D => X"000000FFFFC0000000000007FFFE0000FFFF80000000000007FFFC0000000000",
      INIT_6E => X"00000000000000000000003FFFF00000000000000000000000001FFFF8000000",
      INIT_6F => X"000000000FFFFC0000000000007FFFE0000FFFF80000000000007FFFC0000000",
      INIT_70 => X"00000000000000000000000003FFFF00000000000000000000000001FFFF8000",
      INIT_71 => X"000000000000FFFFC0000000000007FFFE0000FFFF80000000000007FFFC0000",
      INIT_72 => X"00000000000000000000000000003FFFF00000000000000000000000001FFFF8",
      INIT_73 => X"FF8000000000000FFFFC0000000000007FFFE0000FFFF80000000000007FFFC0",
      INIT_74 => X"FC000000000000000000000000000003FFFF00000000000000000000000001FF",
      INIT_75 => X"1FFFF8000000000000FFFFC0000000000007FFFE0000FFFF80000000000007FF",
      INIT_76 => X"7FFFC000000000000000000000000000003FFFF0000000000000000000000000",
      INIT_77 => X"0001FFFF8000000000000FFFFC0000000000007FFFE0000FFFF8000000000000",
      INIT_78 => X"0007FFFC000000000000000000000000000003FFFF0000000000000000000000",
      INIT_79 => X"0000001FFFF8000000000000FFFFC0000000000007FFFE0000FFFF8000000000",
      INIT_7A => X"0000007FFFC000000000000000000000000000003FFFF0000000000000000000",
      INIT_7B => X"0000000001FFFF8000000000000FFFFC0000000000007FFFE0000FFFF8000000",
      INIT_7C => X"0000000007FFFC000000000000000000000000000003FFFF0000000000000000",
      INIT_7D => X"0000000000001FFFF8000000000000FFFFC0000000000007FFFE0000FFFF8000",
      INIT_7E => X"0003FFFFFFFFFFFFC000000000000000000000000000003FFFF0000000000000",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFE0001FFFF8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FF80003FFFFFFFFFFFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFE0000FF",
      INIT_02 => X"0FFFF80003FFFFFFFFFFFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFE000",
      INIT_04 => X"0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFE",
      INIT_06 => X"FFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007F",
      INIT_08 => X"07FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000",
      INIT_0A => X"00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFC0001FFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFC0001FFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFC0001FFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFC0001FFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFC0001",
      INIT_13 => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFFFC0",
      INIT_15 => X"FC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFFFFF",
      INIT_17 => X"FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFF",
      INIT_19 => X"FFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001F",
      INIT_1B => X"01FFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC00",
      INIT_1D => X"C0001FFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFE0000FFFF80003FFFFFFFFFFFF",
      INIT_1F => X"FFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFE0000FFFF80003FFFFFFFFF",
      INIT_21 => X"007FFFC0001FFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"0000000000FFFFC00000000000000000000000007FFFE0000FFFF80003FFFE00",
      INIT_23 => X"E00007FFFC00000000FFFFC0001FFFF0000000000000000000003FFFF0000000",
      INIT_24 => X"0000000000000FFFFC00000000000000000000000007FFFE0000FFFF80003FFF",
      INIT_25 => X"FFFE00007FFFC00000000FFFFC0001FFFF0000000000000000000003FFFF0000",
      INIT_26 => X"0000000000000000FFFFC00000000000000000000000007FFFE0000FFFF80003",
      INIT_27 => X"003FFFE00007FFFC00000000FFFFC0001FFFF0000000000000000000003FFFF0",
      INIT_28 => X"FF00000000000000000FFFFC00000000000000000000000007FFFE0000FFFF80",
      INIT_29 => X"F80003FFFE00007FFFC00000000FFFFC0001FFFF0000000000000000000003FF",
      INIT_2A => X"3FFFF00000000000000000FFFFC00000000000000000000000007FFFE0000FFF",
      INIT_2B => X"FFFF80003FFFE00007FFFC00000000FFFFC0001FFFF000000000000000000000",
      INIT_2C => X"0003FFFF00000000000000000FFFFC00000000000000000000000007FFFE0000",
      INIT_2D => X"000FFFF80003FFFE00007FFFC00000000FFFFC0001FFFF000000000000000000",
      INIT_2E => X"0000003FFFF00000000000000000FFFFC00000000000000000000000007FFFE0",
      INIT_2F => X"FE0000FFFF80003FFFE00007FFFC00000000FFFFC0001FFFF000000000000000",
      INIT_30 => X"0000000003FFFF00000000000000000FFFFC00000000000000000000000007FF",
      INIT_31 => X"7FFFE0000FFFF80003FFFE00007FFFC00000000FFFFC0001FFFF000000000000",
      INIT_32 => X"0000000000003FFFF00000000000000000FFFFC0000000000000000000000000",
      INIT_33 => X"0007FFFE0000FFFF80003FFFE00007FFFC00000000FFFFC0001FFFF000000000",
      INIT_34 => X"0000000000000003FFFF00000000000000000FFFFC0000000000000000000000",
      INIT_35 => X"0000007FFFE0000FFFF80003FFFE00007FFFC00000000FFFFC0001FFFF000000",
      INIT_36 => X"0000000000000000003FFFF00000000000000000FFFFC0000000000000000000",
      INIT_37 => X"0000000007FFFE0000FFFF80003FFFE00007FFFC00000000FFFFC0001FFFF000",
      INIT_38 => X"0000000000000000000003FFFF00000000000000000FFFFC0000000000000000",
      INIT_39 => X"0000000000007FFFE0000FFFF80003FFFE00007FFFC00000000FFFFC0001FFFF",
      INIT_3A => X"FFF0000000000000000000003FFFF00000000000000000FFFFC0000000000000",
      INIT_3B => X"0000000000000007FFFE0000FFFF80003FFFE00007FFFC00000000FFFFC0001F",
      INIT_3C => X"01FFFF0000000000000000000003FFFF00000000000000000FFFFC0000000000",
      INIT_3D => X"0000000000000000007FFFE0000FFFF80003FFFE00007FFFC00000000FFFFC00",
      INIT_3E => X"C0001FFFF0000000000000000000003FFFF00000000000000000FFFFC0000000",
      INIT_3F => X"0000000000000000000007FFFE0000FFFF80003FFFE00007FFFC00000000FFFF",
      INIT_40 => X"FFFC0001FFFF0000000000000000000003FFFF00000000000000000FFFFC0000",
      INIT_41 => X"0000000000000000000000007FFFE0000FFFF80003FFFE00007FFFC00000000F",
      INIT_42 => X"00FFFFC0001FFFF0000000000000000000003FFFF00000000000000000FFFFC0",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFE0000FFFFC000000",
      INIT_44 => X"00000FFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFF00007FFFC0001FFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFE00007FFFC000",
      INIT_46 => X"00000000FFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFF00007FFFC0001FFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFE00007FFFC",
      INIT_48 => X"FFC00000000FFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFF00007FFFC0001F",
      INIT_49 => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFE00007F",
      INIT_4A => X"07FFFC00000000FFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFF00007FFFC00",
      INIT_4B => X"C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFE000",
      INIT_4C => X"00007FFFC00000000FFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFF00007FFF",
      INIT_4D => X"FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFE",
      INIT_4E => X"FFE00007FFFC00000000FFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFF00007",
      INIT_4F => X"007FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFF",
      INIT_50 => X"FFFFFE00007FFFC00000000FFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFF00",
      INIT_51 => X"F00007FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFF",
      INIT_52 => X"FFFFFFFFE00007FFFC00000000FFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFF",
      INIT_53 => X"FFFF00007FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFF",
      INIT_54 => X"FFFFFFFFFFFE00007FFFC00000000FFFFFFFFFFFFF00007FFFFFFFFFFFF80003",
      INIT_55 => X"003FFFF00007FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000F",
      INIT_56 => X"00FFFFFFFFFFFFE00007FFFC00000000FFFFFFFFFFFFF00007FFFFFFFFFFFF80",
      INIT_57 => X"F80003FFFF00007FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_58 => X"E0000FFFFFFFFFFFFE00007FFFC00000000FFFFFFFFFFFFF00007FFFFFFFFFFF",
      INIT_59 => X"FFFF80003FFFF00007FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFE0000FFFFFFFFFFFFE00007FFFC00000000FFFFFFFFFFFFF00007FFFFFFFF",
      INIT_5B => X"FFFFFFF80003FFFF00007FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFE0000FFFFFFFFFFFFE00007FFFC00000000FFFFFFFFFFFFF00007FFFFF",
      INIT_5D => X"FFFFFFFFFF80003FFFF00007FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFE0000FFFFFFFFFFFFE00007FFFC00000000FFFFFFFFFFFFF00007FF",
      INIT_5F => X"7FFFFFFFFFFFF80003FFFF00007FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFE0000FFFFFFFFFFFFE00007FFFC00000000FFFFFFFFFFFFF0000",
      INIT_61 => X"0007FFFFFFFFFFFF80003FFFF00007FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFE0000FFFFFFFFFFFFE00007FFFC00000000FFFFFFFFFFFFF0",
      INIT_63 => X"FF00007FFFFFFFFFFFF80003FFFF00007FFFC0001FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FC0000000000007FFFE000000000000000000000FFFFC00000000FFFFFFFFFFF",
      INIT_65 => X"3FFFF00007FFFE0001FFFF80003FFFF00007FFFC0001FFFF8000000000000FFF",
      INIT_66 => X"FFFFC0000000000007FFFE0000000000000000000007FFFC00000000FFFFC000",
      INIT_67 => X"0001FFFF00007FFFE0000FFFF80003FFFF00007FFFC0001FFFF8000000000000",
      INIT_68 => X"000FFFFC0000000000007FFFE0000000000000000000007FFFC00000000FFFFC",
      INIT_69 => X"FFC0001FFFF00007FFFE0000FFFF80003FFFF00007FFFC0001FFFF8000000000",
      INIT_6A => X"000000FFFFC0000000000007FFFE0000000000000000000007FFFC00000000FF",
      INIT_6B => X"0FFFFC0001FFFF00007FFFE0000FFFF80003FFFF00007FFFC0001FFFF8000000",
      INIT_6C => X"000000000FFFFC0000000000007FFFE0000000000000000000007FFFC0000000",
      INIT_6D => X"0000FFFFC0001FFFF00007FFFE0000FFFF80003FFFF00007FFFC0001FFFF8000",
      INIT_6E => X"000000000000FFFFC0000000000007FFFE0000000000000000000007FFFC0000",
      INIT_6F => X"0000000FFFFC0001FFFF00007FFFE0000FFFF80003FFFF00007FFFC0001FFFF8",
      INIT_70 => X"FF8000000000000FFFFC0000000000007FFFE0000000000000000000007FFFC0",
      INIT_71 => X"FC00000000FFFFC0001FFFF00007FFFE0000FFFF80003FFFF00007FFFC0001FF",
      INIT_72 => X"1FFFF8000000000000FFFFC0000000000007FFFE0000000000000000000007FF",
      INIT_73 => X"7FFFC00000000FFFFC0001FFFF00007FFFE0000FFFF80003FFFF00007FFFC000",
      INIT_74 => X"0001FFFF8000000000000FFFFC0000000000007FFFE000000000000000000000",
      INIT_75 => X"0007FFFC00000000FFFFC0001FFFF00007FFFE0000FFFF80003FFFF00007FFFC",
      INIT_76 => X"FFC0001FFFF8000000000000FFFFC0000000000007FFFE000000000000000000",
      INIT_77 => X"0000007FFFC00000000FFFFC0001FFFF00007FFFE0000FFFF80003FFFF00007F",
      INIT_78 => X"07FFFC0001FFFF8000000000000FFFFC0000000000007FFFE000000000000000",
      INIT_79 => X"0000000007FFFC00000000FFFFC0001FFFF00007FFFE0000FFFF80003FFFF000",
      INIT_7A => X"00007FFFC0001FFFF8000000000000FFFFC0000000000007FFFE000000000000",
      INIT_7B => X"0000000000007FFFC00000000FFFFC0001FFFF00007FFFE0000FFFF80003FFFF",
      INIT_7C => X"FFF00007FFFC0001FFFF8000000000000FFFFC0000000000007FFFE000000000",
      INIT_7D => X"0000000000000007FFFC00000000FFFFC0001FFFF00007FFFE0000FFFF80003F",
      INIT_7E => X"03FFFF00007FFFC0001FFFF8000000000000FFFFC0000000000007FFFE000000",
      INIT_7F => X"0000000000000000007FFFC00000000FFFFC0001FFFF00007FFFE0000FFFF800",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"80003FFFF00007FFFC0001FFFF8000000000000FFFFC0000000000007FFFE000",
      INIT_01 => X"0000000000000000000007FFFC00000000FFFFC0001FFFF00007FFFE0000FFFF",
      INIT_02 => X"FFF80003FFFF00007FFFC0001FFFF8000000000000FFFFC0000000000007FFFE",
      INIT_03 => X"FFE0000000000000000000007FFFC00000000FFFFC0001FFFF00007FFFE0000F",
      INIT_04 => X"00FFFF80003FFFF00007FFFC0001FFFF8000000000000FFFFC0000000000007F",
      INIT_05 => X"07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFE00",
      INIT_06 => X"E0000FFFF80003FFFFFFFFFFFFC0001FFFF80003FFFFFFFFFFFFFFFFFFFFF000",
      INIT_07 => X"00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFF",
      INIT_08 => X"FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFF80003FFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFF00007",
      INIT_0A => X"007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFF80003FFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFF00",
      INIT_0C => X"F00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFF80003FFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFF",
      INIT_0E => X"FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFF80003FFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001",
      INIT_10 => X"001FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFF80003FFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0",
      INIT_12 => X"FC0001FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFF80003FFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFF",
      INIT_14 => X"FFFFC0001FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFF80003FFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000",
      INIT_16 => X"000FFFFC0001FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFF80003",
      INIT_17 => X"003FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000",
      INIT_18 => X"000000FFFFC0001FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFFF80",
      INIT_19 => X"F80003FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00",
      INIT_1A => X"C00000000FFFFC0001FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001FFF",
      INIT_1B => X"FFFF80003FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFC00000000FFFFC0001FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0001",
      INIT_1D => X"001FFFF80003FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFC00000000FFFFC0001FFFF00007FFFE0000FFFF80003FFFFFFFFFFFFC0",
      INIT_1F => X"FC0001FFFF80003FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFC00000000FFFFC0001FFFF00007FFFE0000FFFF80003FFFFFFFFFFF",
      INIT_21 => X"FFFFC0001FFFF80003FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFE0000FFFF80003FFFFFFFF",
      INIT_23 => X"FFFFFFFC0001FFFF80003FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFE0000FFFF80003FFFFF",
      INIT_25 => X"FFFFFFFFFFC0001FFFF80003FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFE0000FFFF80003FF",
      INIT_27 => X"3FFFFFFFFFFFFC0001FFFF80003FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFF",
      INIT_28 => X"000000000000000000000000000000FFFFC0001FFFF00007FFFE0000FFFF8000",
      INIT_29 => X"0003FFFF0000000000001FFFF80003FFFE0000000000001FFFF00007FFFE0000",
      INIT_2A => X"000000000000000000000000000000000000000001FFFF00007FFFE000000000",
      INIT_2B => X"0000003FFFF0000000000001FFFF80003FFFE0000000000001FFFF00007FFFE0",
      INIT_2C => X"FE0000000000000000000000000000000000000000001FFFF00007FFFE000000",
      INIT_2D => X"0000000003FFFF0000000000001FFFF80003FFFE0000000000001FFFF00007FF",
      INIT_2E => X"7FFFE0000000000000000000000000000000000000000001FFFF00007FFFE000",
      INIT_2F => X"0000000000003FFFF0000000000001FFFF80003FFFE0000000000001FFFF0000",
      INIT_30 => X"0007FFFE0000000000000000000000000000000000000000001FFFF00007FFFE",
      INIT_31 => X"FFE0000000000003FFFF0000000000001FFFF80003FFFE0000000000001FFFF0",
      INIT_32 => X"FF00007FFFE0000000000000000000000000000000000000000001FFFF00007F",
      INIT_33 => X"07FFFE0000000000003FFFF0000000000001FFFF80003FFFE0000000000001FF",
      INIT_34 => X"1FFFF00007FFFE0000000000000000000000000000000000000000001FFFF000",
      INIT_35 => X"00007FFFE0000000000003FFFF0000000000001FFFF80003FFFE000000000000",
      INIT_36 => X"0001FFFF00007FFFE0000000000000000000000000000000000000000001FFFF",
      INIT_37 => X"FFF00007FFFE0000000000003FFFF0000000000001FFFF80003FFFE000000000",
      INIT_38 => X"0000001FFFF00007FFFE0000000000000000000000000000000000000000001F",
      INIT_39 => X"01FFFF00007FFFE0000000000003FFFF0000000000001FFFF80003FFFE000000",
      INIT_3A => X"0000000001FFFF00007FFFE00000000000000000000000000000000000000000",
      INIT_3B => X"00001FFFF00007FFFE0000000000003FFFF0000000000001FFFF80003FFFE000",
      INIT_3C => X"0000000000001FFFF00007FFFE00000000000000000000000000000000000000",
      INIT_3D => X"00000001FFFF00007FFFE0000000000003FFFF0000000000001FFFF80003FFFE",
      INIT_3E => X"FFE0000000000001FFFF00007FFFE00000000000000000000000000000000000",
      INIT_3F => X"00000000001FFFF00007FFFE0000000000003FFFF0000000000001FFFF80003F",
      INIT_40 => X"03FFFE0000000000001FFFF00007FFFE00000000000000000000000000000000",
      INIT_41 => X"00000000000001FFFF00007FFFE0000000000003FFFF0000000000001FFFF800",
      INIT_42 => X"80003FFFE0000000000001FFFF00007FFFE00000000000000000000000000000",
      INIT_43 => X"00000000000000001FFFF00007FFFE0000000000003FFFF0000000000001FFFF",
      INIT_44 => X"FFF80003FFFE0000000000001FFFF00007FFFE00000000000000000000000000",
      INIT_45 => X"00000000000000000001FFFF00007FFFE0000000000003FFFF0000000000001F",
      INIT_46 => X"01FFFF80003FFFE0000000000001FFFF00007FFFE00000000000000000000000",
      INIT_47 => X"00000000000000000000001FFFF00007FFFE0000000000003FFFF00000000000",
      INIT_48 => X"00001FFFF80003FFFE0000000000001FFFF00007FFFE00000000000000000000",
      INIT_49 => X"FFFFFFFFC00000000000000001FFFF00007FFFE0000000000003FFFF00000000",
      INIT_4A => X"FFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFFF00007FFFFFFFFFFFF80003FFFF",
      INIT_4B => X"FFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFFFFFFFFFFFFFFFFFFF00007",
      INIT_4C => X"007FFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFFF00007FFFFFFFFFFFF80003F",
      INIT_4D => X"03FFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFFFFFFFFFFFFFFFFFFF00",
      INIT_4E => X"F00007FFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFFF00007FFFFFFFFFFFF800",
      INIT_4F => X"80003FFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFFF00007FFFFFFFFFFFF",
      INIT_51 => X"FFF80003FFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFFF00007FFFFFFFFF",
      INIT_53 => X"FFFFFF80003FFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFFF00007FFFFFF",
      INIT_55 => X"FFFFFFFFF80003FFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFFF00007FFF",
      INIT_57 => X"FFFFFFFFFFFF80003FFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFFF00007",
      INIT_59 => X"007FFFFFFFFFFFF80003FFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFFF00",
      INIT_5B => X"F00007FFFFFFFFFFFF80003FFFFFFFFFFFFC00000000FFFFC0001FFFF00007FF",
      INIT_5C => X"7FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC0001FFF",
      INIT_5D => X"FFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC00000000FFFFC0001FFFF0000",
      INIT_5E => X"0007FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC0001",
      INIT_5F => X"001FFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC00000000FFFFC0001FFFF0",
      INIT_60 => X"FF00007FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC0",
      INIT_61 => X"FC0001FFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC00000000FFFFC0001FF",
      INIT_62 => X"1FFFF00007FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFFFFFFFFF",
      INIT_63 => X"FFFFC0001FFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC00000000FFFFC000",
      INIT_64 => X"0001FFFF00007FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFFFFFF",
      INIT_65 => X"FFFFFFFC0001FFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC00000000FFFFC",
      INIT_66 => X"FFC0001FFFF00007FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFF80003FFFFF",
      INIT_67 => X"FFFFFFFFFFC0001FFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC00000000FF",
      INIT_68 => X"0FFFFC0001FFFF00007FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFF80003FF",
      INIT_69 => X"3FFFFFFFFFFFFC0001FFFF00007FFFFFFFFFFFF80003FFFFFFFFFFFFC0000000",
      INIT_6A => X"0000FFFFC0001FFFF00007FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFF8000",
      INIT_6B => X"0003FFFE0000FFFFC000000000000000000001FFFF8000000000000FFFFC0000",
      INIT_6C => X"0000000FFFFFFFFFFFFF00007FFFE0000000000000000000007FFFC000000000",
      INIT_6D => X"0000003FFFE0000FFFFC000000000000000000000FFFF80000000000007FFFC0",
      INIT_6E => X"FC00000000FFFFFFFFFFFFF00007FFFE0000000000000000000007FFFC000000",
      INIT_6F => X"0000000003FFFE0000FFFFC000000000000000000000FFFF80000000000007FF",
      INIT_70 => X"7FFFC00000000FFFFFFFFFFFFF00007FFFE0000000000000000000007FFFC000",
      INIT_71 => X"0000000000003FFFE0000FFFFC000000000000000000000FFFF8000000000000",
      INIT_72 => X"0007FFFC00000000FFFFFFFFFFFFF00007FFFE0000000000000000000007FFFC",
      INIT_73 => X"FFC0000000000003FFFE0000FFFFC000000000000000000000FFFF8000000000",
      INIT_74 => X"0000007FFFC00000000FFFFFFFFFFFFF00007FFFE0000000000000000000007F",
      INIT_75 => X"07FFFC0000000000003FFFE0000FFFFC000000000000000000000FFFF8000000",
      INIT_76 => X"0000000007FFFC00000000FFFFFFFFFFFFF00007FFFE00000000000000000000",
      INIT_77 => X"00007FFFC0000000000003FFFE0000FFFFC000000000000000000000FFFF8000",
      INIT_78 => X"0000000000007FFFC00000000FFFFFFFFFFFFF00007FFFE00000000000000000",
      INIT_79 => X"00000007FFFC0000000000003FFFE0000FFFFC000000000000000000000FFFF8",
      INIT_7A => X"FF80000000000007FFFC00000000FFFFFFFFFFFFF00007FFFE00000000000000",
      INIT_7B => X"00000000007FFFC0000000000003FFFE0000FFFFC000000000000000000000FF",
      INIT_7C => X"0FFFF80000000000007FFFC00000000FFFFFFFFFFFFF00007FFFE00000000000",
      INIT_7D => X"00000000000007FFFC0000000000003FFFE0000FFFFC00000000000000000000",
      INIT_7E => X"0000FFFF80000000000007FFFC00000000FFFFFFFFFFFFF00007FFFE00000000",
      INIT_7F => X"00000000000000007FFFC0000000000003FFFE0000FFFFC00000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000FFFF80000000000007FFFC00000000FFFFFFFFFFFFF00007FFFE00000",
      INIT_01 => X"00000000000000000007FFFC0000000000003FFFE0000FFFFC00000000000000",
      INIT_02 => X"0000000000FFFF80000000000007FFFC00000000FFFFFFFFFFFFF00007FFFE00",
      INIT_03 => X"E0000000000000000000007FFFC0000000000003FFFE0000FFFFC00000000000",
      INIT_04 => X"0000000000000FFFF80000000000007FFFC00000000FFFFFFFFFFFFF00007FFF",
      INIT_05 => X"FFFE0000000000000000000007FFFC0000000000003FFFE0000FFFFC00000000",
      INIT_06 => X"0000000000000000FFFF80000000000007FFFC00000000FFFFFFFFFFFFF00007",
      INIT_07 => X"007FFFE0000000000000000000007FFFC0000000000003FFFE0000FFFFC00000",
      INIT_08 => X"0000000000000000000FFFF80000000000007FFFC00000000FFFFFFFFFFFFF00",
      INIT_09 => X"F00007FFFE0000000000000000000007FFFC0000000000003FFFE0000FFFFC00",
      INIT_0A => X"C000000000000000000000FFFF80000000000007FFFC00000000FFFFFFFFFFFF",
      INIT_0B => X"FFFF00007FFFE0000000000000000000007FFFC0000000000003FFFE0000FFFF",
      INIT_0C => X"FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFF",
      INIT_0D => X"FFFFFFF00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFE0000F",
      INIT_0E => X"00FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFF",
      INIT_0F => X"FC0001FFFF00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFE00",
      INIT_10 => X"E0000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFF",
      INIT_11 => X"FFFFC0001FFFF00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFF",
      INIT_12 => X"FFFE0000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000",
      INIT_13 => X"000FFFFC0001FFFF00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003",
      INIT_14 => X"003FFFE0000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000",
      INIT_15 => X"000000FFFFC0001FFFF00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_16 => X"F80003FFFE0000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00",
      INIT_17 => X"C00000000FFFFC0001FFFF00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFF80003FFFE0000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFC00000000FFFFC0001FFFF00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFF80003FFFE0000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFC00000000FFFFC0001FFFF00007FFFE0000FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFF80003FFFE0000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFC00000000FFFFC0001FFFF00007FFFE0000FFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFF80003FFFE0000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFE0000FFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFF80003FFFE0000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFE0000FFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFF80003FFFE0000FFFFC0001FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFE0000FFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFF80003FFFE0000FFFFC0001FFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFE0000FFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFF80003FFFE0000FFFFC0001FFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFE0000FFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFE0000FFFFC0001FFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFE0000FF",
      INIT_2A => X"0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFE0000FFFFC0001FFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFE000",
      INIT_2C => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFE0000FFFFC0001FFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFC0001FFFF00007FFFE",
      INIT_2E => X"FFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFE0000FFFFC0001FFFFF",
      INIT_2F => X"000000000000000000000000000000000000000000000FFFFC0001FFFF00007F",
      INIT_30 => X"00000000000000000000000000000000000000000000000000000FFFFC000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"00000000000000000000000000000000000000000000000000000000FFFFC000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"00000000000000000000000000000000000000000000000000000000000FFFFC",
      INIT_35 => X"FFC0000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"00000000000000000000000000000000000000000000000000000000000000FF",
      INIT_37 => X"0FFFFC0000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000FFFFC0000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000FFFFC0000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000FFFFC0000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000FFFFC0000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000FFFFC0000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000FFFFC0000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000FFFFC0000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000FFFFC0000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000FFFFC0000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000FFFFC0000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000FFFFC0000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000FFFFC0000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \^ena\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      \^ena\ => \^ena\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      \^ena\ => \^ena\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      \^ena\ => \^ena\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      \^ena\ => \^ena\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC;
  signal \ram_ena__0_n_0\ : STD_LOGIC;
  signal \ram_ena__1_n_0\ : STD_LOGIC;
  signal \ram_ena__3\ : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOUTA(0) => \ramloop[3].ram.r_n_0\,
      addra(1 downto 0) => addra(17 downto 16),
      clka => clka,
      \^douta\(0) => douta(0),
      \douta[0]\(0) => \ramloop[2].ram.r_n_0\,
      \douta[0]_0\(0) => \ramloop[1].ram.r_n_0\,
      \douta[0]_1\(0) => ram_douta,
      ena => ena
    );
ram_ena: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addra(17),
      I1 => addra(16),
      I2 => ena,
      O => ram_ena_n_0
    );
\ram_ena__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(17),
      I1 => ena,
      I2 => addra(16),
      O => \ram_ena__0_n_0\
    );
\ram_ena__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(16),
      I1 => addra(17),
      I2 => ena,
      O => \ram_ena__1_n_0\
    );
\ram_ena__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(16),
      I1 => addra(17),
      I2 => ena,
      O => \ram_ena__3\
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      DOUTA(0) => ram_douta,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      \^ena\ => ena
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOUTA(0) => \ramloop[1].ram.r_n_0\,
      ENA => \ram_ena__0_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      \^ena\ => ena
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOUTA(0) => \ramloop[2].ram.r_n_0\,
      ENA => \ram_ena__1_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      \^ena\ => ena
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTA(0) => \ramloop[3].ram.r_n_0\,
      ENA => \ram_ena__3\,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka,
      \^ena\ => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 18;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 18;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "8";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     2.14975 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Picture_B_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Picture_B_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 250000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 250000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 250000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 250000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Picture_B_Rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 18;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 18;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "8";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.14975 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_B_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_B_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 250000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 250000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 1;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 1;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 250000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 250000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 1;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17 downto 0) => B"000000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(0) => '0',
      dinb(0) => '0',
      douta(0) => douta(0),
      doutb(0) => NLW_U0_doutb_UNCONNECTED(0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(17 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(17 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(17 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(17 downto 0),
      s_axi_rdata(0) => NLW_U0_s_axi_rdata_UNCONNECTED(0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
