# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../OExp01-ALU.srcs/sources_1/ip/xor32_0/xor32.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/xor32_0/sim/xor32_0.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/srl32_0/srl32.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/srl32_0/sim/srl32_0.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/or_bit_32_0/or_bit_32.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/or_bit_32_0/sim/or_bit_32_0.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/or32_0/or32.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/or32_0/sim/or32_0.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/nor32_0/nor32.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/nor32_0/sim/nor32_0.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/and32_0/and32.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/and32_0/sim/and32_0.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/addc_32_0/addc_32.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/addc_32_0/sim/addc_32_0.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/SignalExt_32_0/SignalExt_32.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/SignalExt_32_0/sim/SignalExt_32_0.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/MUX8T1_32_0/MUX8T1_32.v" \
"../../../../OExp01-ALU.srcs/sources_1/ip/MUX8T1_32_0/sim/MUX8T1_32_0.v" \
"../../../../OExp01-ALU.srcs/sources_1/new/ALU.v" \
"../../../../OExp01-ALU.srcs/sim_1/new/ALU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
