
---------- Begin Simulation Statistics ----------
simSeconds                                  11.010660                       # Number of seconds simulated (Second)
simTicks                                 11010660072000                       # Number of ticks simulated (Tick)
finalTick                                11010660072000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3971.71                       # Real time elapsed on the host (Second)
hostTickRate                               2772270459                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  405357040                       # Number of bytes of host memory used (Byte)
simInsts                                   1272113150                       # Number of instructions simulated (Count)
simOps                                     1272113150                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   320293                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     320293                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                      11010660072                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               8.655409                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.115535                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          389      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          3424      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         3248      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           71      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     70018675     95.88%     95.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      3002782      4.11%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           77      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       73028666                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          678     11.86%     11.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          542      9.48%     21.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           29      0.51%     21.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         3722     65.12%     87.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          738     12.91%     99.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            4      0.07%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          5716                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          385     12.75%     12.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%     12.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          227      7.52%     20.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           28      0.93%     21.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         2179     72.18%     93.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          174      5.76%     99.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           26      0.86%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         3019                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          385      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         2746      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         2705      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           42      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     70014952     95.88%     95.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      3002042      4.11%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           73      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     73022945                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          385     12.75%     12.75% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%     12.75% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          227      7.52%     20.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           28      0.93%     21.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         2179     72.18%     93.38% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          174      5.76%     99.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           26      0.86%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         3019                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond         1546     99.94%     99.94% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%     99.94% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%     99.94% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            1      0.06%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total         1547                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch          385     26.15%     26.15% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%     26.15% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          227     15.42%     41.58% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           28      1.90%     43.48% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          633     43.00%     86.48% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          174     11.82%     98.30% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     98.30% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           25      1.70%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         1472                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        13980      0.02%      0.02% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     73011214     99.98%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         3424      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           48      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     73028666                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         2108     80.03%     80.03% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          524     19.89%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            2      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         2634                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          70019064                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     70007885                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              3019                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            752                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             73028666                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 2056                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                73015814                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999824                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1034                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             148                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 48                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              100                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          389      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         3424      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         3248      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           71      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     70018675     95.88%     95.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      3002782      4.11%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           77      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     73028666                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          389      3.03%      3.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         3424     26.64%     29.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          582      4.53%     34.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           71      0.55%     34.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         7681     59.77%     94.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          628      4.89%     99.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           77      0.60%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         12852                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          227     11.04%     11.04% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.04% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         1655     80.50%     91.54% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          174      8.46%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         2056                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          227     11.04%     11.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         1655     80.50%     91.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          174      8.46%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         2056                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          148                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           48                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          100                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           53                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          202                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 3997                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   3995                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1249                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   2746                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                2746                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts           1272113150                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1272113150                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  8.655409                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.115535                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          596      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    783075720     61.56%     61.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          540      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           89      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     30000734      2.36%     63.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp      3000368      0.24%     64.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      3000919      0.24%     64.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult     20000399      1.57%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc           43      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv           18      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc          429      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     65.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    197017903     15.49%     81.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     92013072      7.23%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     98001772      7.70%     96.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     46000548      3.62%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1272113150                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data      227348017                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         227348017                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     227348017                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        227348017                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    119000386                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       119000386                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    119000386                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      119000386                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 15849239407000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 15849239407000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 15849239407000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 15849239407000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    346348403                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     346348403                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    346348403                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    346348403                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.343586                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.343586                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.343586                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.343586                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 133186.453757                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 133186.453757                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 133186.453757                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 133186.453757                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     49999986                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          49999986                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      6000075                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       6000075                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      6000075                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      6000075                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data    113000311                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    113000311                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data    113000311                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    113000311                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 14889705051000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 14889705051000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 14889705051000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 14889705051000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.326262                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.326262                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.326262                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.326262                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 131766.938686                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 131766.938686                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 131766.938686                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 131766.938686                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements              112999799                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    144334631                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       144334631                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     64000153                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      64000153                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 8455563136000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 8455563136000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    208334784                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    208334784                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.307199                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.307199                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 132117.858156                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 132117.858156                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            2                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     64000151                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     64000151                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 8391562722000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 8391562722000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.307199                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.307199                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 131117.858175                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 131117.858175                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     83013386                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       83013386                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     55000233                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     55000233                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 7393676271000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 7393676271000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    138013619                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    138013619                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.398513                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.398513                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 134429.908161                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 134429.908161                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      6000073                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      6000073                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     49000160                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     49000160                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 6498142329000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 6498142329000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.355039                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.355039                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 132614.716544                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 132614.716544                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.998273                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            340348328                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          113000311                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.011924                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              918000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.998273                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          247                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          254                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1498393923                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1498393923                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps         7886                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions           780094979                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions             56003369                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions          295024935                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions         138016211                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      244041907                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         244041907                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     244041907                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        244041907                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          440                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             440                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          440                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            440                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     59338000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     59338000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     59338000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     59338000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    244042347                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     244042347                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    244042347                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    244042347                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 134859.090909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 134859.090909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 134859.090909                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 134859.090909                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          440                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          440                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          440                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          440                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     58898000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     58898000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     58898000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     58898000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 133859.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 133859.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 133859.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 133859.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     16                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    244041907                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       244041907                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          440                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           440                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     59338000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     59338000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    244042347                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    244042347                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 134859.090909                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 134859.090909                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          440                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          440                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     58898000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     58898000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 133859.090909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 133859.090909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           334.576093                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            244042347                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                440                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           554641.697727                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              138000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   334.576093                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.653469                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.653469                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          424                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           27                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          380                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.828125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          976169828                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         976169828                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts               1272113150                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1272113150                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   386                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp             64000591                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty      149994146                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict          212117259                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq            49000160                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp           49000160                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq              440                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq        64000151                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          896                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    339000421                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                339001317                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        28160                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port  10432019008                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total               10432047168                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                         249111590                       # Total snoops (Count)
system.l2bus.snoopTraffic                  6399626240                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples           362112341                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.062235                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.241583                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                 339576135     93.78%     93.78% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                  22536206      6.22%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total             362112341                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy         326000538000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1320000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy        339000933000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests       226000566                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests    112999817                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops          22536200                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops     22536200                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                 4                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data                 1                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                    5                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst                4                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data                1                       # number of overall hits (Count)
system.l2cache.overallHits::total                   5                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             436                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data       113000310                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total          113000746                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            436                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data      113000310                       # number of overall misses (Count)
system.l2cache.overallMisses::total         113000746                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     56668000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 14324565982000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  14324622650000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     56668000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 14324565982000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 14324622650000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           440                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data     113000311                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total        113000751                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          440                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data    113000311                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total       113000751                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.990909                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      1.000000                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         1.000000                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.990909                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     1.000000                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        1.000000                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 129972.477064                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 126765.722873                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 126765.735246                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 129972.477064                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 126765.722873                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 126765.735246                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks        49998387                       # number of writebacks (Count)
system.l2cache.writebacks::total             49998387                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          436                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data    113000310                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total      113000746                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          436                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data    113000310                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total     113000746                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     55796000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 14098565362000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 14098621158000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     55796000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 14098565362000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 14098621158000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.990909                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     1.000000                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     1.000000                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.990909                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     1.000000                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     1.000000                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 127972.477064                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 124765.722873                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 124765.735246                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 127972.477064                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 124765.722873                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 124765.735246                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                 120796391                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks     10818876                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total     10818876                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadCleanReq.hits::cpu.inst            4                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total             4                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst          436                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          436                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst     56668000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     56668000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst          440                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total          440                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.990909                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.990909                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 129972.477064                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 129972.477064                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst          436                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total          436                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     55796000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     55796000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.990909                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.990909                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 127972.477064                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 127972.477064                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.misses::cpu.data     49000160                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total       49000160                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 6253004875000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 6253004875000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data     49000160                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total     49000160                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 127611.927696                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 127611.927696                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data     49000160                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total     49000160                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 6155004555000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 6155004555000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 125611.927696                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 125611.927696                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data            1                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total            1                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data     64000150                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total     64000150                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data 8071561107000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 8071561107000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data     64000151                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total     64000151                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     1.000000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     1.000000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 126117.846708                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 126117.846708                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.data     64000150                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total     64000150                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 7943560807000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 7943560807000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     1.000000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     1.000000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 124117.846708                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 124117.846708                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks     49999986                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total     49999986                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks     49999986                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total     49999986                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4095.892157                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs               215181686                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs             120800487                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.781298                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 135000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   134.619265                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   167.019902                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  3794.252989                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.032866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.040776                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.926331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999974                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              35                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             458                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            1503                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3              75                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            2025                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses            1024802735                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses           1024802735                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp             64000586                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty       99994160                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict          141317743                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq            49000160                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp           49000160                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq        64000586                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache0.cpu_side_port      4499373                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache1.cpu_side_port    164999577                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache2.cpu_side_port      4499392                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache3.cpu_side_port    164999574                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::total    338997916                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache0.cpu_side_port    191951104                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache1.cpu_side_port   5024020928                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache2.cpu_side_port    191951936                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache3.cpu_side_port   5024020544                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::total  10431944512                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                         128315479                       # Total snoops (Count)
system.l3bus.snoopTraffic                  3199729472                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples           354312649                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.362153                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.480623                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                 225997170     63.78%     63.78% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                 128315479     36.22%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total             354312649                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy           4498335000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.reqLayer1.occupancy         133531141263                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.reqLayer2.occupancy           4498357000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.reqLayer3.occupancy         133532888507                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer3.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy        226001492000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3cache0.demandMisses::cpu.inst            108                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::cpu.data        1500029                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::total           1500137                       # number of demand (read+write) misses (Count)
system.l3cache0.overallMisses::cpu.inst           108                       # number of overall misses (Count)
system.l3cache0.overallMisses::cpu.data       1500029                       # number of overall misses (Count)
system.l3cache0.overallMisses::total          1500137                       # number of overall misses (Count)
system.l3cache0.demandMissLatency::cpu.inst     13145000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::cpu.data 188064950000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::total 188078095000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.overallMissLatency::cpu.inst     13145000                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::cpu.data 188064950000                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::total 188078095000                       # number of overall miss ticks (Tick)
system.l3cache0.demandAccesses::cpu.inst          108                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::cpu.data      1500029                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::total         1500137                       # number of demand (read+write) accesses (Count)
system.l3cache0.overallAccesses::cpu.inst          108                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::cpu.data      1500029                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::total        1500137                       # number of overall (read+write) accesses (Count)
system.l3cache0.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache0.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache0.demandAvgMissLatency::cpu.inst 121712.962963                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::cpu.data 125374.209432                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::total 125373.945846                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.overallAvgMissLatency::cpu.inst 121712.962963                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::cpu.data 125374.209432                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::total 125373.945846                       # average overall miss latency ((Tick/Count))
system.l3cache0.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache0.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache0.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache0.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache0.writebacks::writebacks        1497797                       # number of writebacks (Count)
system.l3cache0.writebacks::total             1497797                       # number of writebacks (Count)
system.l3cache0.demandMshrMisses::cpu.inst          108                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::cpu.data      1500029                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::total       1500137                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.overallMshrMisses::cpu.inst          108                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::cpu.data      1500029                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::total      1500137                       # number of overall MSHR misses (Count)
system.l3cache0.demandMshrMissLatency::cpu.inst     10985000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::cpu.data 158064370000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::total 158075355000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::cpu.inst     10985000                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::cpu.data 158064370000                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::total 158075355000                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.demandAvgMshrMissLatency::cpu.inst 101712.962963                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::cpu.data 105374.209432                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::total 105373.945846                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::cpu.inst 101712.962963                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::cpu.data 105374.209432                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::total 105373.945846                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.replacements                  2000286                       # number of replacements (Count)
system.l3cache0.ReadExReq.misses::cpu.data      1500017                       # number of ReadExReq misses (Count)
system.l3cache0.ReadExReq.misses::total       1500017                       # number of ReadExReq misses (Count)
system.l3cache0.ReadExReq.missLatency::cpu.data 188063489000                       # number of ReadExReq miss ticks (Tick)
system.l3cache0.ReadExReq.missLatency::total 188063489000                       # number of ReadExReq miss ticks (Tick)
system.l3cache0.ReadExReq.accesses::cpu.data      1500017                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache0.ReadExReq.accesses::total      1500017                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache0.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.avgMissLatency::cpu.data 125374.238425                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache0.ReadExReq.avgMissLatency::total 125374.238425                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache0.ReadExReq.mshrMisses::cpu.data      1500017                       # number of ReadExReq MSHR misses (Count)
system.l3cache0.ReadExReq.mshrMisses::total      1500017                       # number of ReadExReq MSHR misses (Count)
system.l3cache0.ReadExReq.mshrMissLatency::cpu.data 158063149000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache0.ReadExReq.mshrMissLatency::total 158063149000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache0.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.avgMshrMissLatency::cpu.data 105374.238425                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadExReq.avgMshrMissLatency::total 105374.238425                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.misses::cpu.inst          108                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::cpu.data           12                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::total          120                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.missLatency::cpu.inst     13145000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::cpu.data      1461000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::total     14606000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.accesses::cpu.inst          108                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::cpu.data           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::total          120                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.avgMissLatency::cpu.inst 121712.962963                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::cpu.data       121750                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::total 121716.666667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.mshrMisses::cpu.inst          108                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::cpu.data           12                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::total          120                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMissLatency::cpu.inst     10985000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::cpu.data      1221000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::total     12206000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.avgMshrMissLatency::cpu.inst 101712.962963                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::cpu.data       101750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::total 101716.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.WritebackDirty.hits::writebacks      1499099                       # number of WritebackDirty hits (Count)
system.l3cache0.WritebackDirty.hits::total      1499099                       # number of WritebackDirty hits (Count)
system.l3cache0.WritebackDirty.accesses::writebacks      1499099                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache0.WritebackDirty.accesses::total      1499099                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache0.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache0.tags.tagsInUse            2047.892092                       # Average ticks per tags in use ((Tick/Count))
system.l3cache0.tags.totalRefs                2999236                       # Total number of references to valid blocks. (Count)
system.l3cache0.tags.sampledRefs              2002334                       # Sample count of references to valid blocks. (Count)
system.l3cache0.tags.avgRefs                 1.497870                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache0.tags.warmupTick                744000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache0.tags.occupancies::writebacks   407.095954                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::cpu.inst    78.026879                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::cpu.data  1562.769260                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.avgOccs::writebacks     0.049694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::cpu.inst       0.009525                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::cpu.data       0.190768                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::total          0.249987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.l3cache0.tags.ageTaskId_1024::0              9                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::1              8                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::4           2031                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache0.tags.tagAccesses              8000806                       # Number of tag accesses (Count)
system.l3cache0.tags.dataAccesses             8000806                       # Number of data accesses (Count)
system.l3cache0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache1.demandMisses::cpu.inst            112                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::cpu.data       55000122                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::total          55000234                       # number of demand (read+write) misses (Count)
system.l3cache1.overallMisses::cpu.inst           112                       # number of overall misses (Count)
system.l3cache1.overallMisses::cpu.data      55000122                       # number of overall misses (Count)
system.l3cache1.overallMisses::total         55000234                       # number of overall misses (Count)
system.l3cache1.demandMissLatency::cpu.inst     13589000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::cpu.data 6479727502000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::total 6479741091000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.overallMissLatency::cpu.inst     13589000                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::cpu.data 6479727502000                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::total 6479741091000                       # number of overall miss ticks (Tick)
system.l3cache1.demandAccesses::cpu.inst          112                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::cpu.data     55000122                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::total        55000234                       # number of demand (read+write) accesses (Count)
system.l3cache1.overallAccesses::cpu.inst          112                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::cpu.data     55000122                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::total       55000234                       # number of overall (read+write) accesses (Count)
system.l3cache1.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache1.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache1.demandAvgMissLatency::cpu.inst 121330.357143                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::cpu.data 117812.965979                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::total 117812.973141                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.overallAvgMissLatency::cpu.inst 121330.357143                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::cpu.data 117812.965979                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::total 117812.973141                       # average overall miss latency ((Tick/Count))
system.l3cache1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache1.writebacks::writebacks       23500093                       # number of writebacks (Count)
system.l3cache1.writebacks::total            23500093                       # number of writebacks (Count)
system.l3cache1.demandMshrMisses::cpu.inst          112                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::cpu.data     55000122                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::total      55000234                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.overallMshrMisses::cpu.inst          112                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::cpu.data     55000122                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::total     55000234                       # number of overall MSHR misses (Count)
system.l3cache1.demandMshrMissLatency::cpu.inst     11349000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::cpu.data 5379725062000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::total 5379736411000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::cpu.inst     11349000                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::cpu.data 5379725062000                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::total 5379736411000                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.demandAvgMshrMissLatency::cpu.inst 101330.357143                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::cpu.data 97812.965979                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::total 97812.973141                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::cpu.inst 101330.357143                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::cpu.data 97812.965979                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::total 97812.973141                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.replacements                 62166666                       # number of replacements (Count)
system.l3cache1.CleanEvict.mshrMisses::writebacks      9257898                       # number of CleanEvict MSHR misses (Count)
system.l3cache1.CleanEvict.mshrMisses::total      9257898                       # number of CleanEvict MSHR misses (Count)
system.l3cache1.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache1.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache1.ReadExReq.misses::cpu.data     23000088                       # number of ReadExReq misses (Count)
system.l3cache1.ReadExReq.misses::total      23000088                       # number of ReadExReq misses (Count)
system.l3cache1.ReadExReq.missLatency::cpu.data 2723631460000                       # number of ReadExReq miss ticks (Tick)
system.l3cache1.ReadExReq.missLatency::total 2723631460000                       # number of ReadExReq miss ticks (Tick)
system.l3cache1.ReadExReq.accesses::cpu.data     23000088                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache1.ReadExReq.accesses::total     23000088                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache1.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.avgMissLatency::cpu.data 118418.306052                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache1.ReadExReq.avgMissLatency::total 118418.306052                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache1.ReadExReq.mshrMisses::cpu.data     23000088                       # number of ReadExReq MSHR misses (Count)
system.l3cache1.ReadExReq.mshrMisses::total     23000088                       # number of ReadExReq MSHR misses (Count)
system.l3cache1.ReadExReq.mshrMissLatency::cpu.data 2263629700000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache1.ReadExReq.mshrMissLatency::total 2263629700000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache1.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.avgMshrMissLatency::cpu.data 98418.306052                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadExReq.avgMshrMissLatency::total 98418.306052                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.misses::cpu.inst          112                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::cpu.data     32000034                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::total     32000146                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.missLatency::cpu.inst     13589000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::cpu.data 3756096042000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::total 3756109631000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.accesses::cpu.inst          112                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::cpu.data     32000034                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::total     32000146                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.avgMissLatency::cpu.inst 121330.357143                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::cpu.data 117377.876599                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::total 117377.890432                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.mshrMisses::cpu.inst          112                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::cpu.data     32000034                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::total     32000146                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMissLatency::cpu.inst     11349000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::cpu.data 3116095362000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::total 3116106711000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.avgMshrMissLatency::cpu.inst 101330.357143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::cpu.data 97377.876599                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::total 97377.890432                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.WritebackDirty.hits::writebacks     23500093                       # number of WritebackDirty hits (Count)
system.l3cache1.WritebackDirty.hits::total     23500093                       # number of WritebackDirty hits (Count)
system.l3cache1.WritebackDirty.accesses::writebacks     23500093                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache1.WritebackDirty.accesses::total     23500093                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache1.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache1.tags.tagsInUse            2047.892256                       # Average ticks per tags in use ((Tick/Count))
system.l3cache1.tags.totalRefs              100741445                       # Total number of references to valid blocks. (Count)
system.l3cache1.tags.sampledRefs             62168714                       # Sample count of references to valid blocks. (Count)
system.l3cache1.tags.avgRefs                 1.620452                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache1.tags.warmupTick                114000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache1.tags.occupancies::writebacks   211.489155                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::cpu.inst     0.003005                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::cpu.data  1836.400096                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.avgOccs::writebacks     0.025817                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::cpu.inst       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::cpu.data       0.224170                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::total          0.249987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.l3cache1.tags.ageTaskId_1024::0              9                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::1            242                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::2           1483                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::3            314                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache1.tags.tagAccesses            282167400                       # Number of tag accesses (Count)
system.l3cache1.tags.dataAccesses           282167400                       # Number of data accesses (Count)
system.l3cache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache2.demandMisses::cpu.inst            111                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::cpu.data        1500031                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::total           1500142                       # number of demand (read+write) misses (Count)
system.l3cache2.overallMisses::cpu.inst           111                       # number of overall misses (Count)
system.l3cache2.overallMisses::cpu.data       1500031                       # number of overall misses (Count)
system.l3cache2.overallMisses::total          1500142                       # number of overall misses (Count)
system.l3cache2.demandMissLatency::cpu.inst     13489000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::cpu.data 187535712000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::total 187549201000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.overallMissLatency::cpu.inst     13489000                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::cpu.data 187535712000                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::total 187549201000                       # number of overall miss ticks (Tick)
system.l3cache2.demandAccesses::cpu.inst          111                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::cpu.data      1500031                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::total         1500142                       # number of demand (read+write) accesses (Count)
system.l3cache2.overallAccesses::cpu.inst          111                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::cpu.data      1500031                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::total        1500142                       # number of overall (read+write) accesses (Count)
system.l3cache2.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache2.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache2.demandAvgMissLatency::cpu.inst 121522.522523                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::cpu.data 125021.224228                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::total 125020.965349                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.overallAvgMissLatency::cpu.inst 121522.522523                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::cpu.data 125021.224228                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::total 125020.965349                       # average overall miss latency ((Tick/Count))
system.l3cache2.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache2.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache2.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache2.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache2.writebacks::writebacks        1497795                       # number of writebacks (Count)
system.l3cache2.writebacks::total             1497795                       # number of writebacks (Count)
system.l3cache2.demandMshrMisses::cpu.inst          111                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::cpu.data      1500031                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::total       1500142                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.overallMshrMisses::cpu.inst          111                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::cpu.data      1500031                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::total      1500142                       # number of overall MSHR misses (Count)
system.l3cache2.demandMshrMissLatency::cpu.inst     11269000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::cpu.data 157535092000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::total 157546361000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::cpu.inst     11269000                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::cpu.data 157535092000                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::total 157546361000                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.demandAvgMshrMissLatency::cpu.inst 101522.522523                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::cpu.data 105021.224228                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::total 105020.965349                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::cpu.inst 101522.522523                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::cpu.data 105021.224228                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::total 105020.965349                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.replacements                  2001162                       # number of replacements (Count)
system.l3cache2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l3cache2.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.l3cache2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache2.ReadExReq.misses::cpu.data      1500016                       # number of ReadExReq misses (Count)
system.l3cache2.ReadExReq.misses::total       1500016                       # number of ReadExReq misses (Count)
system.l3cache2.ReadExReq.missLatency::cpu.data 187533622000                       # number of ReadExReq miss ticks (Tick)
system.l3cache2.ReadExReq.missLatency::total 187533622000                       # number of ReadExReq miss ticks (Tick)
system.l3cache2.ReadExReq.accesses::cpu.data      1500016                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache2.ReadExReq.accesses::total      1500016                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache2.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.avgMissLatency::cpu.data 125021.081108                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache2.ReadExReq.avgMissLatency::total 125021.081108                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache2.ReadExReq.mshrMisses::cpu.data      1500016                       # number of ReadExReq MSHR misses (Count)
system.l3cache2.ReadExReq.mshrMisses::total      1500016                       # number of ReadExReq MSHR misses (Count)
system.l3cache2.ReadExReq.mshrMissLatency::cpu.data 157533302000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache2.ReadExReq.mshrMissLatency::total 157533302000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.avgMshrMissLatency::cpu.data 105021.081108                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadExReq.avgMshrMissLatency::total 105021.081108                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.misses::cpu.inst          111                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::cpu.data           15                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::total          126                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.missLatency::cpu.inst     13489000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::cpu.data      2090000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::total     15579000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.accesses::cpu.inst          111                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::cpu.data           15                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::total          126                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.avgMissLatency::cpu.inst 121522.522523                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::cpu.data 139333.333333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::total 123642.857143                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.mshrMisses::cpu.inst          111                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::cpu.data           15                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::total          126                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMissLatency::cpu.inst     11269000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::cpu.data      1790000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::total     13059000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.avgMshrMissLatency::cpu.inst 101522.522523                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::cpu.data 119333.333333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::total 103642.857143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.WritebackDirty.hits::writebacks      1499107                       # number of WritebackDirty hits (Count)
system.l3cache2.WritebackDirty.hits::total      1499107                       # number of WritebackDirty hits (Count)
system.l3cache2.WritebackDirty.accesses::writebacks      1499107                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache2.WritebackDirty.accesses::total      1499107                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache2.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache2.tags.tagsInUse            2047.892134                       # Average ticks per tags in use ((Tick/Count))
system.l3cache2.tags.totalRefs                2999249                       # Total number of references to valid blocks. (Count)
system.l3cache2.tags.sampledRefs              2003210                       # Sample count of references to valid blocks. (Count)
system.l3cache2.tags.avgRefs                 1.497221                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache2.tags.warmupTick                240000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache2.tags.occupancies::writebacks   439.081303                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::cpu.inst    76.161120                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::cpu.data  1532.649710                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.avgOccs::writebacks     0.053599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::cpu.inst       0.009297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::cpu.data       0.187091                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::total          0.249987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.l3cache2.tags.ageTaskId_1024::0              7                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1024::1              8                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1024::4           2033                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache2.tags.tagAccesses              8001710                       # Number of tag accesses (Count)
system.l3cache2.tags.dataAccesses             8001710                       # Number of data accesses (Count)
system.l3cache2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache3.demandMisses::cpu.inst            105                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::cpu.data       55000128                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::total          55000233                       # number of demand (read+write) misses (Count)
system.l3cache3.overallMisses::cpu.inst           105                       # number of overall misses (Count)
system.l3cache3.overallMisses::cpu.data      55000128                       # number of overall misses (Count)
system.l3cache3.overallMisses::total         55000233                       # number of overall misses (Count)
system.l3cache3.demandMissLatency::cpu.inst     12521000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::cpu.data 6452225313000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::total 6452237834000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.overallMissLatency::cpu.inst     12521000                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::cpu.data 6452225313000                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::total 6452237834000                       # number of overall miss ticks (Tick)
system.l3cache3.demandAccesses::cpu.inst          105                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::cpu.data     55000128                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::total        55000233                       # number of demand (read+write) accesses (Count)
system.l3cache3.overallAccesses::cpu.inst          105                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::cpu.data     55000128                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::total       55000233                       # number of overall (read+write) accesses (Count)
system.l3cache3.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache3.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache3.demandAvgMissLatency::cpu.inst 119247.619048                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::cpu.data 117312.914490                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::total 117312.918183                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.overallAvgMissLatency::cpu.inst 119247.619048                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::cpu.data 117312.914490                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::total 117312.918183                       # average overall miss latency ((Tick/Count))
system.l3cache3.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache3.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache3.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache3.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache3.writebacks::writebacks       23500088                       # number of writebacks (Count)
system.l3cache3.writebacks::total            23500088                       # number of writebacks (Count)
system.l3cache3.demandMshrMisses::cpu.inst          105                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::cpu.data     55000128                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::total      55000233                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.overallMshrMisses::cpu.inst          105                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::cpu.data     55000128                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::total     55000233                       # number of overall MSHR misses (Count)
system.l3cache3.demandMshrMissLatency::cpu.inst     10421000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::cpu.data 5352222753000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::total 5352233174000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::cpu.inst     10421000                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::cpu.data 5352222753000                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::total 5352233174000                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.demandAvgMshrMissLatency::cpu.inst 99247.619048                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::cpu.data 97312.914490                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::total 97312.918183                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::cpu.inst 99247.619048                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::cpu.data 97312.914490                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::total 97312.918183                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.replacements                 62147365                       # number of replacements (Count)
system.l3cache3.CleanEvict.mshrMisses::writebacks      9261222                       # number of CleanEvict MSHR misses (Count)
system.l3cache3.CleanEvict.mshrMisses::total      9261222                       # number of CleanEvict MSHR misses (Count)
system.l3cache3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache3.ReadExReq.misses::cpu.data     23000039                       # number of ReadExReq misses (Count)
system.l3cache3.ReadExReq.misses::total      23000039                       # number of ReadExReq misses (Count)
system.l3cache3.ReadExReq.missLatency::cpu.data 2712765165000                       # number of ReadExReq miss ticks (Tick)
system.l3cache3.ReadExReq.missLatency::total 2712765165000                       # number of ReadExReq miss ticks (Tick)
system.l3cache3.ReadExReq.accesses::cpu.data     23000039                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache3.ReadExReq.accesses::total     23000039                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache3.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.avgMissLatency::cpu.data 117946.111526                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache3.ReadExReq.avgMissLatency::total 117946.111526                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache3.ReadExReq.mshrMisses::cpu.data     23000039                       # number of ReadExReq MSHR misses (Count)
system.l3cache3.ReadExReq.mshrMisses::total     23000039                       # number of ReadExReq MSHR misses (Count)
system.l3cache3.ReadExReq.mshrMissLatency::cpu.data 2252764385000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache3.ReadExReq.mshrMissLatency::total 2252764385000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache3.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.avgMshrMissLatency::cpu.data 97946.111526                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadExReq.avgMshrMissLatency::total 97946.111526                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.misses::cpu.inst          105                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::cpu.data     32000089                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::total     32000194                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.missLatency::cpu.inst     12521000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::cpu.data 3739460148000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::total 3739472669000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.accesses::cpu.inst          105                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::cpu.data     32000089                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::total     32000194                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.avgMissLatency::cpu.inst 119247.619048                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::cpu.data 116857.804614                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::total 116857.812456                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.mshrMisses::cpu.inst          105                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::cpu.data     32000089                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::total     32000194                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMissLatency::cpu.inst     10421000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::cpu.data 3099458368000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::total 3099468789000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.avgMshrMissLatency::cpu.inst 99247.619048                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::cpu.data 96857.804614                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::total 96857.812456                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.WritebackDirty.hits::writebacks     23500088                       # number of WritebackDirty hits (Count)
system.l3cache3.WritebackDirty.hits::total     23500088                       # number of WritebackDirty hits (Count)
system.l3cache3.WritebackDirty.accesses::writebacks     23500088                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache3.WritebackDirty.accesses::total     23500088                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache3.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache3.tags.tagsInUse            2047.892213                       # Average ticks per tags in use ((Tick/Count))
system.l3cache3.tags.totalRefs              100738119                       # Total number of references to valid blocks. (Count)
system.l3cache3.tags.sampledRefs             62149413                       # Sample count of references to valid blocks. (Count)
system.l3cache3.tags.avgRefs                 1.620902                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache3.tags.warmupTick                618000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache3.tags.occupancies::writebacks   210.919359                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::cpu.inst     0.002420                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::cpu.data  1836.970434                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.avgOccs::writebacks     0.025747                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::cpu.inst       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::cpu.data       0.224240                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::total          0.249987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.l3cache3.tags.ageTaskId_1024::0             14                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1024::1            244                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1024::2           1503                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1024::3            287                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache3.tags.tagAccesses            282148095                       # Number of tag accesses (Count)
system.l3cache3.tags.dataAccesses           282148095                       # Number of data accesses (Count)
system.l3cache3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples  49995773.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       436.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples 113000286.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       1.010670854500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds       2980366                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds       2980366                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            273657589                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState            47091643                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                    113000746                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    49995773                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                  113000746                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  49995773                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      24                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.52                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.27                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6              113000746                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6              49995773                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 72415410                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 40585311                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                  739992                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                 1208591                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                 2722424                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                 2981778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                 3009549                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                 3012454                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                 3006261                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                 3005304                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                 3011551                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                 3017769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                 3007996                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                 3042079                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                 3125131                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                 3059884                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                 3072862                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                 2999536                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                 2986277                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                 2980532                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                    5401                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     358                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples      2980366                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       37.915035                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      33.538370                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1727.577411                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-131071      2980365    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2.88358e+06-3.01466e+06            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total        2980366                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples      2980366                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.775035                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.745465                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.013861                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16           1702674     57.13%     57.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17            470440     15.78%     72.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18            595754     19.99%     92.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19            199292      6.69%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20             11087      0.37%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21              1008      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22               101      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                10      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total        2980366                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1536                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               7232047744                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys            3199729472                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               656822360.94010615                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               290602874.94814962                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   11010659684000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       67551.50                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        27904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data   7232018304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks   3199727616                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 2534.271316844990                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 656819687.167616009712                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 290602706.384231746197                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          436                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data    113000310                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks     49995773                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     13327000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 3102195102250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 263548861913000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30566.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27452.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   5271422.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        27904                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data   7232019840                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      7232047744                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        27904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        27904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks   3199729472                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total   3199729472                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           436                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data     113000310                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total        113000746                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks     49995773                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        49995773                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst            2534                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       656819827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          656822361                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst         2534                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           2534                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    290602875                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         290602875                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    290602875                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst           2534                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      656819827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         947425236                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts             113000722                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts             49995744                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       7063540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       7062062                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       7060887                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3       7060685                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       7060626                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       7060659                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       7061862                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       7062846                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8       7063188                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       7063485                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      7063486                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      7063487                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      7063485                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      7063485                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      7063486                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      7063453                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0       3125222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1       3124483                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2       3123928                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3       3123783                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4       3123757                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5       3123763                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6       3124277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7       3124641                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8       3124988                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9       3125286                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10      3125280                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11      3125277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12      3125282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13      3125272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14      3125268                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15      3125237                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             983444891750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           565003610000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        3102208429250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8703.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27453.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits            100357372                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits            36662938                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             88.81                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            73.33                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     25976152                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   401.590394                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   263.016244                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   330.892476                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      5908059     22.74%     22.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      5111542     19.68%     42.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383      3512038     13.52%     55.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511      2557848      9.85%     65.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639      1849923      7.12%     72.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767      1660578      6.39%     79.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895      1302489      5.01%     84.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023      1323079      5.09%     89.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      2750596     10.59%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     25976152                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         7232046208                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten      3199727616                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               656.822221                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               290.602706                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     7.40                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                2.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.06                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      92720125680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      49281900360                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    403361212380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   130467917880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 869171643600.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 4709345662950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 262328699040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   6516677161890                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    591.851635                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 621169942250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 367669900000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 10021820229750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      92749628160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      49297596480                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    403463942700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   130509865800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 869171643600.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 4709265398400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 262396290240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   6516854365380                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    591.867728                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 621296235500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 367669900000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 10021693936500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            64000586                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      49995773                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          62995598                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq           49000160                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp          49000160                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       64000586                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache0.mem_side_port::system.mem_ctrl.port      4498071                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache1.mem_side_port::system.mem_ctrl.port    164998365                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache2.mem_side_port::system.mem_ctrl.port      4498080                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache3.mem_side_port::system.mem_ctrl.port    164998347                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               338992863                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache0.mem_side_port::system.mem_ctrl.port    191867776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache1.mem_side_port::system.mem_ctrl.port   5024020928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache2.mem_side_port::system.mem_ctrl.port    191867968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache3.mem_side_port::system.mem_ctrl.port   5024020544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total              10431777216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          113000746                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                113000746    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            113000746                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 11010660072000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy        425975217484                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         7901858750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       290259048000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         7890705500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy       289754227750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests      225992117                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests    112991375                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                      8823224834                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                      2187435238                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
