
GccBoardProject2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003c4a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000048  00802000  00003c4a  00003cde  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000025a  00802048  00802048  00003d26  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00003d26  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  00003d84  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000580  00000000  00000000  00003dc8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00013219  00000000  00000000  00004348  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000575a  00000000  00000000  00017561  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000a4c6  00000000  00000000  0001ccbb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001b88  00000000  00000000  00027184  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00033d9e  00000000  00000000  00028d0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00008f4f  00000000  00000000  0005caaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000628  00000000  00000000  00065a00  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000cb88  00000000  00000000  00066028  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	4d c2       	rjmp	.+1178   	; 0x49c <__ctors_end>
       2:	00 00       	nop
       4:	6c c2       	rjmp	.+1240   	; 0x4de <__bad_interrupt>
       6:	00 00       	nop
       8:	6a c2       	rjmp	.+1236   	; 0x4de <__bad_interrupt>
       a:	00 00       	nop
       c:	68 c2       	rjmp	.+1232   	; 0x4de <__bad_interrupt>
       e:	00 00       	nop
      10:	66 c2       	rjmp	.+1228   	; 0x4de <__bad_interrupt>
      12:	00 00       	nop
      14:	64 c2       	rjmp	.+1224   	; 0x4de <__bad_interrupt>
      16:	00 00       	nop
      18:	62 c2       	rjmp	.+1220   	; 0x4de <__bad_interrupt>
      1a:	00 00       	nop
      1c:	60 c2       	rjmp	.+1216   	; 0x4de <__bad_interrupt>
      1e:	00 00       	nop
      20:	5e c2       	rjmp	.+1212   	; 0x4de <__bad_interrupt>
      22:	00 00       	nop
      24:	5c c2       	rjmp	.+1208   	; 0x4de <__bad_interrupt>
      26:	00 00       	nop
      28:	5a c2       	rjmp	.+1204   	; 0x4de <__bad_interrupt>
      2a:	00 00       	nop
      2c:	58 c2       	rjmp	.+1200   	; 0x4de <__bad_interrupt>
      2e:	00 00       	nop
      30:	56 c2       	rjmp	.+1196   	; 0x4de <__bad_interrupt>
      32:	00 00       	nop
      34:	54 c2       	rjmp	.+1192   	; 0x4de <__bad_interrupt>
      36:	00 00       	nop
      38:	0c 94 f7 0e 	jmp	0x1dee	; 0x1dee <__vector_14>
      3c:	0c 94 24 0f 	jmp	0x1e48	; 0x1e48 <__vector_15>
      40:	0c 94 51 0f 	jmp	0x1ea2	; 0x1ea2 <__vector_16>
      44:	0c 94 7e 0f 	jmp	0x1efc	; 0x1efc <__vector_17>
      48:	0c 94 ab 0f 	jmp	0x1f56	; 0x1f56 <__vector_18>
      4c:	0c 94 d8 0f 	jmp	0x1fb0	; 0x1fb0 <__vector_19>
      50:	0c 94 05 10 	jmp	0x200a	; 0x200a <__vector_20>
      54:	0c 94 32 10 	jmp	0x2064	; 0x2064 <__vector_21>
      58:	0c 94 5f 10 	jmp	0x20be	; 0x20be <__vector_22>
      5c:	0c 94 8c 10 	jmp	0x2118	; 0x2118 <__vector_23>
      60:	3e c2       	rjmp	.+1148   	; 0x4de <__bad_interrupt>
      62:	00 00       	nop
      64:	3c c2       	rjmp	.+1144   	; 0x4de <__bad_interrupt>
      66:	00 00       	nop
      68:	3a c2       	rjmp	.+1140   	; 0x4de <__bad_interrupt>
      6a:	00 00       	nop
      6c:	38 c2       	rjmp	.+1136   	; 0x4de <__bad_interrupt>
      6e:	00 00       	nop
      70:	36 c2       	rjmp	.+1132   	; 0x4de <__bad_interrupt>
      72:	00 00       	nop
      74:	34 c2       	rjmp	.+1128   	; 0x4de <__bad_interrupt>
      76:	00 00       	nop
      78:	32 c2       	rjmp	.+1124   	; 0x4de <__bad_interrupt>
      7a:	00 00       	nop
      7c:	30 c2       	rjmp	.+1120   	; 0x4de <__bad_interrupt>
      7e:	00 00       	nop
      80:	2e c2       	rjmp	.+1116   	; 0x4de <__bad_interrupt>
      82:	00 00       	nop
      84:	2c c2       	rjmp	.+1112   	; 0x4de <__bad_interrupt>
      86:	00 00       	nop
      88:	2a c2       	rjmp	.+1108   	; 0x4de <__bad_interrupt>
      8a:	00 00       	nop
      8c:	28 c2       	rjmp	.+1104   	; 0x4de <__bad_interrupt>
      8e:	00 00       	nop
      90:	26 c2       	rjmp	.+1100   	; 0x4de <__bad_interrupt>
      92:	00 00       	nop
      94:	24 c2       	rjmp	.+1096   	; 0x4de <__bad_interrupt>
      96:	00 00       	nop
      98:	22 c2       	rjmp	.+1092   	; 0x4de <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 1c 0b 	jmp	0x1638	; 0x1638 <__vector_39>
      a0:	0c 94 4e 0b 	jmp	0x169c	; 0x169c <__vector_40>
      a4:	0c 94 80 0b 	jmp	0x1700	; 0x1700 <__vector_41>
      a8:	0c 94 b2 0b 	jmp	0x1764	; 0x1764 <__vector_42>
      ac:	18 c2       	rjmp	.+1072   	; 0x4de <__bad_interrupt>
      ae:	00 00       	nop
      b0:	16 c2       	rjmp	.+1068   	; 0x4de <__bad_interrupt>
      b2:	00 00       	nop
      b4:	14 c2       	rjmp	.+1064   	; 0x4de <__bad_interrupt>
      b6:	00 00       	nop
      b8:	12 c2       	rjmp	.+1060   	; 0x4de <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 7b 12 	jmp	0x24f6	; 0x24f6 <__vector_47>
      c0:	0c 94 a8 12 	jmp	0x2550	; 0x2550 <__vector_48>
      c4:	0c 94 d5 12 	jmp	0x25aa	; 0x25aa <__vector_49>
      c8:	0c 94 02 13 	jmp	0x2604	; 0x2604 <__vector_50>
      cc:	0c 94 2f 13 	jmp	0x265e	; 0x265e <__vector_51>
      d0:	0c 94 5c 13 	jmp	0x26b8	; 0x26b8 <__vector_52>
      d4:	0c 94 89 13 	jmp	0x2712	; 0x2712 <__vector_53>
      d8:	0c 94 b6 13 	jmp	0x276c	; 0x276c <__vector_54>
      dc:	0c 94 e3 13 	jmp	0x27c6	; 0x27c6 <__vector_55>
      e0:	0c 94 10 14 	jmp	0x2820	; 0x2820 <__vector_56>
      e4:	fc c1       	rjmp	.+1016   	; 0x4de <__bad_interrupt>
      e6:	00 00       	nop
      e8:	fa c1       	rjmp	.+1012   	; 0x4de <__bad_interrupt>
      ea:	00 00       	nop
      ec:	f8 c1       	rjmp	.+1008   	; 0x4de <__bad_interrupt>
      ee:	00 00       	nop
      f0:	f6 c1       	rjmp	.+1004   	; 0x4de <__bad_interrupt>
      f2:	00 00       	nop
      f4:	f4 c1       	rjmp	.+1000   	; 0x4de <__bad_interrupt>
      f6:	00 00       	nop
      f8:	f2 c1       	rjmp	.+996    	; 0x4de <__bad_interrupt>
      fa:	00 00       	nop
      fc:	f0 c1       	rjmp	.+992    	; 0x4de <__bad_interrupt>
      fe:	00 00       	nop
     100:	ee c1       	rjmp	.+988    	; 0x4de <__bad_interrupt>
     102:	00 00       	nop
     104:	ec c1       	rjmp	.+984    	; 0x4de <__bad_interrupt>
     106:	00 00       	nop
     108:	ea c1       	rjmp	.+980    	; 0x4de <__bad_interrupt>
     10a:	00 00       	nop
     10c:	e8 c1       	rjmp	.+976    	; 0x4de <__bad_interrupt>
     10e:	00 00       	nop
     110:	e6 c1       	rjmp	.+972    	; 0x4de <__bad_interrupt>
     112:	00 00       	nop
     114:	e4 c1       	rjmp	.+968    	; 0x4de <__bad_interrupt>
     116:	00 00       	nop
     118:	e2 c1       	rjmp	.+964    	; 0x4de <__bad_interrupt>
     11a:	00 00       	nop
     11c:	0c 94 54 0a 	jmp	0x14a8	; 0x14a8 <__vector_71>
     120:	0c 94 86 0a 	jmp	0x150c	; 0x150c <__vector_72>
     124:	0c 94 b8 0a 	jmp	0x1570	; 0x1570 <__vector_73>
     128:	0c 94 ea 0a 	jmp	0x15d4	; 0x15d4 <__vector_74>
     12c:	d8 c1       	rjmp	.+944    	; 0x4de <__bad_interrupt>
     12e:	00 00       	nop
     130:	d6 c1       	rjmp	.+940    	; 0x4de <__bad_interrupt>
     132:	00 00       	nop
     134:	0c 94 b9 10 	jmp	0x2172	; 0x2172 <__vector_77>
     138:	0c 94 e6 10 	jmp	0x21cc	; 0x21cc <__vector_78>
     13c:	0c 94 13 11 	jmp	0x2226	; 0x2226 <__vector_79>
     140:	0c 94 40 11 	jmp	0x2280	; 0x2280 <__vector_80>
     144:	0c 94 6d 11 	jmp	0x22da	; 0x22da <__vector_81>
     148:	0c 94 9a 11 	jmp	0x2334	; 0x2334 <__vector_82>
     14c:	0c 94 c7 11 	jmp	0x238e	; 0x238e <__vector_83>
     150:	0c 94 f4 11 	jmp	0x23e8	; 0x23e8 <__vector_84>
     154:	0c 94 21 12 	jmp	0x2442	; 0x2442 <__vector_85>
     158:	0c 94 4e 12 	jmp	0x249c	; 0x249c <__vector_86>
     15c:	c0 c1       	rjmp	.+896    	; 0x4de <__bad_interrupt>
     15e:	00 00       	nop
     160:	be c1       	rjmp	.+892    	; 0x4de <__bad_interrupt>
     162:	00 00       	nop
     164:	bc c1       	rjmp	.+888    	; 0x4de <__bad_interrupt>
     166:	00 00       	nop
     168:	ba c1       	rjmp	.+884    	; 0x4de <__bad_interrupt>
     16a:	00 00       	nop
     16c:	b8 c1       	rjmp	.+880    	; 0x4de <__bad_interrupt>
     16e:	00 00       	nop
     170:	b6 c1       	rjmp	.+876    	; 0x4de <__bad_interrupt>
     172:	00 00       	nop
     174:	b4 c1       	rjmp	.+872    	; 0x4de <__bad_interrupt>
     176:	00 00       	nop
     178:	b2 c1       	rjmp	.+868    	; 0x4de <__bad_interrupt>
     17a:	00 00       	nop
     17c:	b0 c1       	rjmp	.+864    	; 0x4de <__bad_interrupt>
     17e:	00 00       	nop
     180:	ae c1       	rjmp	.+860    	; 0x4de <__bad_interrupt>
     182:	00 00       	nop
     184:	ac c1       	rjmp	.+856    	; 0x4de <__bad_interrupt>
     186:	00 00       	nop
     188:	aa c1       	rjmp	.+852    	; 0x4de <__bad_interrupt>
     18a:	00 00       	nop
     18c:	a8 c1       	rjmp	.+848    	; 0x4de <__bad_interrupt>
     18e:	00 00       	nop
     190:	a6 c1       	rjmp	.+844    	; 0x4de <__bad_interrupt>
     192:	00 00       	nop
     194:	a4 c1       	rjmp	.+840    	; 0x4de <__bad_interrupt>
     196:	00 00       	nop
     198:	a2 c1       	rjmp	.+836    	; 0x4de <__bad_interrupt>
     19a:	00 00       	nop
     19c:	a0 c1       	rjmp	.+832    	; 0x4de <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	9e c1       	rjmp	.+828    	; 0x4de <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	9c c1       	rjmp	.+824    	; 0x4de <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	9a c1       	rjmp	.+820    	; 0x4de <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	98 c1       	rjmp	.+816    	; 0x4de <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	0c 94 3d 14 	jmp	0x287a	; 0x287a <__vector_108>
     1b4:	0c 94 6a 14 	jmp	0x28d4	; 0x28d4 <__vector_109>
     1b8:	0c 94 97 14 	jmp	0x292e	; 0x292e <__vector_110>
     1bc:	0c 94 c4 14 	jmp	0x2988	; 0x2988 <__vector_111>
     1c0:	0c 94 f1 14 	jmp	0x29e2	; 0x29e2 <__vector_112>
     1c4:	0c 94 1e 15 	jmp	0x2a3c	; 0x2a3c <__vector_113>
     1c8:	8a c1       	rjmp	.+788    	; 0x4de <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	88 c1       	rjmp	.+784    	; 0x4de <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	86 c1       	rjmp	.+780    	; 0x4de <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	84 c1       	rjmp	.+776    	; 0x4de <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	82 c1       	rjmp	.+772    	; 0x4de <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	80 c1       	rjmp	.+768    	; 0x4de <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	7e c1       	rjmp	.+764    	; 0x4de <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	7c c1       	rjmp	.+760    	; 0x4de <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	7a c1       	rjmp	.+756    	; 0x4de <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	78 c1       	rjmp	.+752    	; 0x4de <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	76 c1       	rjmp	.+748    	; 0x4de <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	74 c1       	rjmp	.+744    	; 0x4de <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	72 c1       	rjmp	.+740    	; 0x4de <__bad_interrupt>
     1fa:	00 00       	nop
     1fc:	36 16       	cp	r3, r22
     1fe:	49 16       	cp	r4, r25
     200:	5c 16       	cp	r5, r28
     202:	6f 16       	cp	r6, r31
     204:	82 16       	cp	r8, r18
     206:	95 16       	cp	r9, r21
     208:	a8 16       	cp	r10, r24

0000020a <__trampolines_end>:
     20a:	00 00       	nop
     20c:	00 00       	nop
     20e:	00 00       	nop
     210:	00 20       	and	r0, r0
     212:	20 20       	and	r2, r0
     214:	20 20       	and	r2, r0
     216:	00 20       	and	r0, r0
     218:	50 50       	subi	r21, 0x00	; 0
     21a:	50 00       	.word	0x0050	; ????
     21c:	00 00       	nop
     21e:	00 50       	subi	r16, 0x00	; 0
     220:	50 f8       	bld	r5, 0
     222:	50 f8       	bld	r5, 0
     224:	50 50       	subi	r21, 0x00	; 0
     226:	20 78       	andi	r18, 0x80	; 128
     228:	a0 70       	andi	r26, 0x00	; 0
     22a:	28 f0       	brcs	.+10     	; 0x236 <__trampolines_end+0x2c>
     22c:	20 c0       	rjmp	.+64     	; 0x26e <__trampolines_end+0x64>
     22e:	c8 10       	cpse	r12, r8
     230:	20 40       	sbci	r18, 0x00	; 0
     232:	98 18       	sub	r9, r8
     234:	60 90 a0 40 	lds	r6, 0x40A0	; 0x8040a0 <__bss_end+0x1dfe>
     238:	a8 90       	.word	0x90a8	; ????
     23a:	68 60       	ori	r22, 0x08	; 8
     23c:	20 40       	sbci	r18, 0x00	; 0
     23e:	00 00       	nop
     240:	00 00       	nop
     242:	10 20       	and	r1, r0
     244:	40 40       	sbci	r20, 0x00	; 0
     246:	40 20       	and	r4, r0
     248:	10 40       	sbci	r17, 0x00	; 0
     24a:	20 10       	cpse	r2, r0
     24c:	10 10       	cpse	r1, r0
     24e:	20 40       	sbci	r18, 0x00	; 0
     250:	00 50       	subi	r16, 0x00	; 0
     252:	20 f8       	bld	r2, 0
     254:	20 50       	subi	r18, 0x00	; 0
     256:	00 00       	nop
     258:	20 20       	and	r2, r0
     25a:	f8 20       	and	r15, r8
     25c:	20 00       	.word	0x0020	; ????
     25e:	00 00       	nop
     260:	00 00       	nop
     262:	60 20       	and	r6, r0
     264:	40 00       	.word	0x0040	; ????
     266:	00 00       	nop
     268:	f8 00       	.word	0x00f8	; ????
     26a:	00 00       	nop
     26c:	00 00       	nop
     26e:	00 00       	nop
     270:	00 60       	ori	r16, 0x00	; 0
     272:	60 00       	.word	0x0060	; ????
     274:	08 10       	cpse	r0, r8
     276:	20 40       	sbci	r18, 0x00	; 0
     278:	80 00       	.word	0x0080	; ????
     27a:	70 88       	ldd	r7, Z+16	; 0x10
     27c:	98 a8       	ldd	r9, Y+48	; 0x30
     27e:	c8 88       	ldd	r12, Y+16	; 0x10
     280:	70 20       	and	r7, r0
     282:	60 20       	and	r6, r0
     284:	20 20       	and	r2, r0
     286:	20 70       	andi	r18, 0x00	; 0
     288:	70 88       	ldd	r7, Z+16	; 0x10
     28a:	08 10       	cpse	r0, r8
     28c:	20 40       	sbci	r18, 0x00	; 0
     28e:	f8 f8       	.word	0xf8f8	; ????
     290:	10 20       	and	r1, r0
     292:	10 08       	sbc	r1, r0
     294:	88 70       	andi	r24, 0x08	; 8
     296:	10 30       	cpi	r17, 0x00	; 0
     298:	50 90 f8 10 	lds	r5, 0x10F8	; 0x8010f8 <__TEXT_REGION_LENGTH__+0x7010f8>
     29c:	10 f8       	bld	r1, 0
     29e:	80 f0       	brcs	.+32     	; 0x2c0 <__trampolines_end+0xb6>
     2a0:	08 08       	sbc	r0, r8
     2a2:	88 70       	andi	r24, 0x08	; 8
     2a4:	30 40       	sbci	r19, 0x00	; 0
     2a6:	80 f0       	brcs	.+32     	; 0x2c8 <__trampolines_end+0xbe>
     2a8:	88 88       	ldd	r8, Y+16	; 0x10
     2aa:	70 f8       	bld	r7, 0
     2ac:	08 10       	cpse	r0, r8
     2ae:	20 40       	sbci	r18, 0x00	; 0
     2b0:	40 40       	sbci	r20, 0x00	; 0
     2b2:	70 88       	ldd	r7, Z+16	; 0x10
     2b4:	88 70       	andi	r24, 0x08	; 8
     2b6:	88 88       	ldd	r8, Y+16	; 0x10
     2b8:	70 70       	andi	r23, 0x00	; 0
     2ba:	88 88       	ldd	r8, Y+16	; 0x10
     2bc:	78 08       	sbc	r7, r8
     2be:	10 60       	ori	r17, 0x00	; 0
     2c0:	00 60       	ori	r16, 0x00	; 0
     2c2:	60 00       	.word	0x0060	; ????
     2c4:	60 60       	ori	r22, 0x00	; 0
     2c6:	00 00       	nop
     2c8:	60 60       	ori	r22, 0x00	; 0
     2ca:	00 60       	ori	r16, 0x00	; 0
     2cc:	20 40       	sbci	r18, 0x00	; 0
     2ce:	08 10       	cpse	r0, r8
     2d0:	20 40       	sbci	r18, 0x00	; 0
     2d2:	20 10       	cpse	r2, r0
     2d4:	08 00       	.word	0x0008	; ????
     2d6:	00 f8       	bld	r0, 0
     2d8:	00 f8       	bld	r0, 0
     2da:	00 00       	nop
     2dc:	80 40       	sbci	r24, 0x00	; 0
     2de:	20 10       	cpse	r2, r0
     2e0:	20 40       	sbci	r18, 0x00	; 0
     2e2:	80 70       	andi	r24, 0x00	; 0
     2e4:	88 08       	sbc	r8, r8
     2e6:	10 20       	and	r1, r0
     2e8:	00 20       	and	r0, r0
     2ea:	70 88       	ldd	r7, Z+16	; 0x10
     2ec:	08 68       	ori	r16, 0x88	; 136
     2ee:	a8 a8       	ldd	r10, Y+48	; 0x30
     2f0:	70 70       	andi	r23, 0x00	; 0
     2f2:	88 88       	ldd	r8, Y+16	; 0x10
     2f4:	88 f8       	.word	0xf888	; ????
     2f6:	88 88       	ldd	r8, Y+16	; 0x10
     2f8:	f0 88       	ldd	r15, Z+16	; 0x10
     2fa:	88 f0       	brcs	.+34     	; 0x31e <__trampolines_end+0x114>
     2fc:	88 88       	ldd	r8, Y+16	; 0x10
     2fe:	f0 70       	andi	r31, 0x00	; 0
     300:	88 80       	ld	r8, Y
     302:	80 80       	ld	r8, Z
     304:	88 70       	andi	r24, 0x08	; 8
     306:	e0 90 88 88 	lds	r14, 0x8888	; 0x808888 <__bss_end+0x65e6>
     30a:	88 90       	.word	0x9088	; ????
     30c:	e0 f8       	bld	r14, 0
     30e:	80 80       	ld	r8, Z
     310:	f0 80       	ld	r15, Z
     312:	80 f8       	bld	r8, 0
     314:	f8 80       	ld	r15, Y
     316:	80 e0       	ldi	r24, 0x00	; 0
     318:	80 80       	ld	r8, Z
     31a:	80 70       	andi	r24, 0x00	; 0
     31c:	88 80       	ld	r8, Y
     31e:	80 98       	cbi	0x10, 0	; 16
     320:	88 70       	andi	r24, 0x08	; 8
     322:	88 88       	ldd	r8, Y+16	; 0x10
     324:	88 f8       	.word	0xf888	; ????
     326:	88 88       	ldd	r8, Y+16	; 0x10
     328:	88 70       	andi	r24, 0x08	; 8
     32a:	20 20       	and	r2, r0
     32c:	20 20       	and	r2, r0
     32e:	20 70       	andi	r18, 0x00	; 0
     330:	38 10       	cpse	r3, r8
     332:	10 10       	cpse	r1, r0
     334:	10 90 60 88 	lds	r1, 0x8860	; 0x808860 <__bss_end+0x65be>
     338:	90 a0       	ldd	r9, Z+32	; 0x20
     33a:	c0 a0       	ldd	r12, Z+32	; 0x20
     33c:	90 88       	ldd	r9, Z+16	; 0x10
     33e:	80 80       	ld	r8, Z
     340:	80 80       	ld	r8, Z
     342:	80 80       	ld	r8, Z
     344:	f8 88       	ldd	r15, Y+16	; 0x10
     346:	d8 a8       	ldd	r13, Y+48	; 0x30
     348:	88 88       	ldd	r8, Y+16	; 0x10
     34a:	88 88       	ldd	r8, Y+16	; 0x10
     34c:	88 88       	ldd	r8, Y+16	; 0x10
     34e:	c8 a8       	ldd	r12, Y+48	; 0x30
     350:	98 88       	ldd	r9, Y+16	; 0x10
     352:	88 70       	andi	r24, 0x08	; 8
     354:	88 88       	ldd	r8, Y+16	; 0x10
     356:	88 88       	ldd	r8, Y+16	; 0x10
     358:	88 70       	andi	r24, 0x08	; 8
     35a:	f0 88       	ldd	r15, Z+16	; 0x10
     35c:	88 f0       	brcs	.+34     	; 0x380 <__trampolines_end+0x176>
     35e:	80 80       	ld	r8, Z
     360:	80 70       	andi	r24, 0x00	; 0
     362:	88 88       	ldd	r8, Y+16	; 0x10
     364:	88 a8       	ldd	r8, Y+48	; 0x30
     366:	90 68       	ori	r25, 0x80	; 128
     368:	f0 88       	ldd	r15, Z+16	; 0x10
     36a:	88 f0       	brcs	.+34     	; 0x38e <__trampolines_end+0x184>
     36c:	a0 90 88 78 	lds	r10, 0x7888	; 0x807888 <__bss_end+0x55e6>
     370:	80 80       	ld	r8, Z
     372:	70 08       	sbc	r7, r0
     374:	08 f0       	brcs	.+2      	; 0x378 <__trampolines_end+0x16e>
     376:	f8 20       	and	r15, r8
     378:	20 20       	and	r2, r0
     37a:	20 20       	and	r2, r0
     37c:	20 88       	ldd	r2, Z+16	; 0x10
     37e:	88 88       	ldd	r8, Y+16	; 0x10
     380:	88 88       	ldd	r8, Y+16	; 0x10
     382:	88 70       	andi	r24, 0x08	; 8
     384:	88 88       	ldd	r8, Y+16	; 0x10
     386:	88 88       	ldd	r8, Y+16	; 0x10
     388:	88 50       	subi	r24, 0x08	; 8
     38a:	20 88       	ldd	r2, Z+16	; 0x10
     38c:	88 88       	ldd	r8, Y+16	; 0x10
     38e:	a8 a8       	ldd	r10, Y+48	; 0x30
     390:	d8 88       	ldd	r13, Y+16	; 0x10
     392:	88 88       	ldd	r8, Y+16	; 0x10
     394:	50 20       	and	r5, r0
     396:	50 88       	ldd	r5, Z+16	; 0x10
     398:	88 88       	ldd	r8, Y+16	; 0x10
     39a:	88 50       	subi	r24, 0x08	; 8
     39c:	20 20       	and	r2, r0
     39e:	20 20       	and	r2, r0
     3a0:	f8 08       	sbc	r15, r8
     3a2:	10 20       	and	r1, r0
     3a4:	40 80       	ld	r4, Z
     3a6:	f8 38       	cpi	r31, 0x88	; 136
     3a8:	20 20       	and	r2, r0
     3aa:	20 20       	and	r2, r0
     3ac:	20 38       	cpi	r18, 0x80	; 128
     3ae:	00 80       	ld	r0, Z
     3b0:	40 20       	and	r4, r0
     3b2:	10 08       	sbc	r1, r0
     3b4:	00 e0       	ldi	r16, 0x00	; 0
     3b6:	20 20       	and	r2, r0
     3b8:	20 20       	and	r2, r0
     3ba:	20 e0       	ldi	r18, 0x00	; 0
     3bc:	20 50       	subi	r18, 0x00	; 0
     3be:	88 00       	.word	0x0088	; ????
	...
     3c8:	00 f8       	bld	r0, 0
     3ca:	40 20       	and	r4, r0
     3cc:	10 00       	.word	0x0010	; ????
     3ce:	00 00       	nop
     3d0:	00 00       	nop
     3d2:	00 70       	andi	r16, 0x00	; 0
     3d4:	08 78       	andi	r16, 0x88	; 136
     3d6:	88 78       	andi	r24, 0x88	; 136
     3d8:	80 80       	ld	r8, Z
     3da:	b0 c8       	rjmp	.-3744   	; 0xfffff53c <__eeprom_end+0xff7ef53c>
     3dc:	88 88       	ldd	r8, Y+16	; 0x10
     3de:	f0 00       	.word	0x00f0	; ????
     3e0:	00 70       	andi	r16, 0x00	; 0
     3e2:	80 80       	ld	r8, Z
     3e4:	88 70       	andi	r24, 0x08	; 8
     3e6:	08 08       	sbc	r0, r8
     3e8:	68 98       	cbi	0x0d, 0	; 13
     3ea:	88 88       	ldd	r8, Y+16	; 0x10
     3ec:	78 00       	.word	0x0078	; ????
     3ee:	00 70       	andi	r16, 0x00	; 0
     3f0:	88 f8       	.word	0xf888	; ????
     3f2:	80 70       	andi	r24, 0x00	; 0
     3f4:	30 48       	sbci	r19, 0x80	; 128
     3f6:	40 e0       	ldi	r20, 0x00	; 0
     3f8:	40 40       	sbci	r20, 0x00	; 0
     3fa:	40 00       	.word	0x0040	; ????
     3fc:	00 78       	andi	r16, 0x80	; 128
     3fe:	88 78       	andi	r24, 0x88	; 136
     400:	08 30       	cpi	r16, 0x08	; 8
     402:	80 80       	ld	r8, Z
     404:	b0 c8       	rjmp	.-3744   	; 0xfffff566 <__eeprom_end+0xff7ef566>
     406:	88 88       	ldd	r8, Y+16	; 0x10
     408:	88 20       	and	r8, r8
     40a:	00 60       	ori	r16, 0x00	; 0
     40c:	20 20       	and	r2, r0
     40e:	20 70       	andi	r18, 0x00	; 0
     410:	10 00       	.word	0x0010	; ????
     412:	30 10       	cpse	r3, r0
     414:	10 90 60 40 	lds	r1, 0x4060	; 0x804060 <__bss_end+0x1dbe>
     418:	40 48       	sbci	r20, 0x80	; 128
     41a:	50 60       	ori	r21, 0x00	; 0
     41c:	50 48       	sbci	r21, 0x80	; 128
     41e:	60 20       	and	r6, r0
     420:	20 20       	and	r2, r0
     422:	20 20       	and	r2, r0
     424:	70 00       	.word	0x0070	; ????
     426:	00 d0       	rcall	.+0      	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
     428:	a8 a8       	ldd	r10, Y+48	; 0x30
     42a:	88 88       	ldd	r8, Y+16	; 0x10
     42c:	00 00       	nop
     42e:	b0 c8       	rjmp	.-3744   	; 0xfffff590 <__eeprom_end+0xff7ef590>
     430:	88 88       	ldd	r8, Y+16	; 0x10
     432:	88 00       	.word	0x0088	; ????
     434:	00 70       	andi	r16, 0x00	; 0
     436:	88 88       	ldd	r8, Y+16	; 0x10
     438:	88 70       	andi	r24, 0x08	; 8
     43a:	00 00       	nop
     43c:	f0 88       	ldd	r15, Z+16	; 0x10
     43e:	f0 80       	ld	r15, Z
     440:	80 00       	.word	0x0080	; ????
     442:	00 68       	ori	r16, 0x80	; 128
     444:	98 78       	andi	r25, 0x88	; 136
     446:	08 08       	sbc	r0, r8
     448:	00 00       	nop
     44a:	b0 c8       	rjmp	.-3744   	; 0xfffff5ac <__eeprom_end+0xff7ef5ac>
     44c:	80 80       	ld	r8, Z
     44e:	80 00       	.word	0x0080	; ????
     450:	00 70       	andi	r16, 0x00	; 0
     452:	80 70       	andi	r24, 0x00	; 0
     454:	08 f0       	brcs	.+2      	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
     456:	40 40       	sbci	r20, 0x00	; 0
     458:	e0 40       	sbci	r30, 0x00	; 0
     45a:	40 48       	sbci	r20, 0x80	; 128
     45c:	30 00       	.word	0x0030	; ????
     45e:	00 88       	ldd	r0, Z+16	; 0x10
     460:	88 88       	ldd	r8, Y+16	; 0x10
     462:	98 68       	ori	r25, 0x88	; 136
     464:	00 00       	nop
     466:	88 88       	ldd	r8, Y+16	; 0x10
     468:	88 50       	subi	r24, 0x08	; 8
     46a:	20 00       	.word	0x0020	; ????
     46c:	00 88       	ldd	r0, Z+16	; 0x10
     46e:	88 a8       	ldd	r8, Y+48	; 0x30
     470:	a8 50       	subi	r26, 0x08	; 8
     472:	00 00       	nop
     474:	88 50       	subi	r24, 0x08	; 8
     476:	20 50       	subi	r18, 0x00	; 0
     478:	88 00       	.word	0x0088	; ????
     47a:	00 88       	ldd	r0, Z+16	; 0x10
     47c:	88 78       	andi	r24, 0x88	; 136
     47e:	08 70       	andi	r16, 0x08	; 8
     480:	00 00       	nop
     482:	f8 10       	cpse	r15, r8
     484:	20 40       	sbci	r18, 0x00	; 0
     486:	f8 10       	cpse	r15, r8
     488:	20 20       	and	r2, r0
     48a:	40 20       	and	r4, r0
     48c:	20 10       	cpse	r2, r0
     48e:	20 20       	and	r2, r0
     490:	20 20       	and	r2, r0
     492:	20 20       	and	r2, r0
     494:	20 40       	sbci	r18, 0x00	; 0
     496:	20 20       	and	r2, r0
     498:	10 20       	and	r1, r0
     49a:	20 40       	sbci	r18, 0x00	; 0

0000049c <__ctors_end>:
     49c:	11 24       	eor	r1, r1
     49e:	1f be       	out	0x3f, r1	; 63
     4a0:	cf ef       	ldi	r28, 0xFF	; 255
     4a2:	cd bf       	out	0x3d, r28	; 61
     4a4:	df e5       	ldi	r29, 0x5F	; 95
     4a6:	de bf       	out	0x3e, r29	; 62
     4a8:	00 e0       	ldi	r16, 0x00	; 0
     4aa:	0c bf       	out	0x3c, r16	; 60

000004ac <__do_copy_data>:
     4ac:	10 e2       	ldi	r17, 0x20	; 32
     4ae:	a0 e0       	ldi	r26, 0x00	; 0
     4b0:	b0 e2       	ldi	r27, 0x20	; 32
     4b2:	ea e4       	ldi	r30, 0x4A	; 74
     4b4:	fc e3       	ldi	r31, 0x3C	; 60
     4b6:	00 e0       	ldi	r16, 0x00	; 0
     4b8:	0b bf       	out	0x3b, r16	; 59
     4ba:	02 c0       	rjmp	.+4      	; 0x4c0 <__do_copy_data+0x14>
     4bc:	07 90       	elpm	r0, Z+
     4be:	0d 92       	st	X+, r0
     4c0:	a8 34       	cpi	r26, 0x48	; 72
     4c2:	b1 07       	cpc	r27, r17
     4c4:	d9 f7       	brne	.-10     	; 0x4bc <__do_copy_data+0x10>

000004c6 <__do_clear_bss>:
     4c6:	22 e2       	ldi	r18, 0x22	; 34
     4c8:	a8 e4       	ldi	r26, 0x48	; 72
     4ca:	b0 e2       	ldi	r27, 0x20	; 32
     4cc:	01 c0       	rjmp	.+2      	; 0x4d0 <.do_clear_bss_start>

000004ce <.do_clear_bss_loop>:
     4ce:	1d 92       	st	X+, r1

000004d0 <.do_clear_bss_start>:
     4d0:	a2 3a       	cpi	r26, 0xA2	; 162
     4d2:	b2 07       	cpc	r27, r18
     4d4:	e1 f7       	brne	.-8      	; 0x4ce <.do_clear_bss_loop>
     4d6:	0e 94 f7 18 	call	0x31ee	; 0x31ee <main>
     4da:	0c 94 23 1e 	jmp	0x3c46	; 0x3c46 <_exit>

000004de <__bad_interrupt>:
     4de:	90 cd       	rjmp	.-1248   	; 0x0 <__vectors>

000004e0 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
     4e0:	04 c0       	rjmp	.+8      	; 0x4ea <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
     4e2:	61 50       	subi	r22, 0x01	; 1
     4e4:	71 09       	sbc	r23, r1
     4e6:	81 09       	sbc	r24, r1
     4e8:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     4ea:	61 15       	cp	r22, r1
     4ec:	71 05       	cpc	r23, r1
     4ee:	81 05       	cpc	r24, r1
     4f0:	91 05       	cpc	r25, r1
     4f2:	b9 f7       	brne	.-18     	; 0x4e2 <__portable_avr_delay_cycles+0x2>
     4f4:	08 95       	ret

000004f6 <st7565r_init>:
 * Call this function to initialize the hardware interface and the LCD
 * controller. When initialization is done the display is turned on and ready
 * to receive data.
 */
void st7565r_init(void)
{
     4f6:	bf 92       	push	r11
     4f8:	cf 92       	push	r12
     4fa:	df 92       	push	r13
     4fc:	ef 92       	push	r14
     4fe:	ff 92       	push	r15
     500:	0f 93       	push	r16
     502:	1f 93       	push	r17
     504:	cf 93       	push	r28
     506:	df 93       	push	r29
     508:	1f 92       	push	r1
     50a:	cd b7       	in	r28, 0x3d	; 61
     50c:	de b7       	in	r29, 0x3e	; 62
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     50e:	00 e0       	ldi	r16, 0x00	; 0
     510:	16 e0       	ldi	r17, 0x06	; 6
     512:	68 94       	set
     514:	ff 24       	eor	r15, r15
     516:	f3 f8       	bld	r15, 3
     518:	f8 01       	movw	r30, r16
     51a:	f6 82       	std	Z+6, r15	; 0x06
 * function, this command will control the RST pin.
 */
static inline void st7565r_hard_reset(void)
{
	ioport_set_pin_low(ST7565R_RESET_PIN);
	delay_us(10);
     51c:	64 e0       	ldi	r22, 0x04	; 4
     51e:	70 e0       	ldi	r23, 0x00	; 0
     520:	80 e0       	ldi	r24, 0x00	; 0
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	dd df       	rcall	.-70     	; 0x4e0 <__portable_avr_delay_cycles>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     526:	f8 01       	movw	r30, r16
     528:	f5 82       	std	Z+5, r15	; 0x05
	ioport_set_pin_high(ST7565R_RESET_PIN);
	delay_us(10);
     52a:	64 e0       	ldi	r22, 0x04	; 4
     52c:	70 e0       	ldi	r23, 0x00	; 0
     52e:	80 e0       	ldi	r24, 0x00	; 0
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	d6 df       	rcall	.-84     	; 0x4e0 <__portable_avr_delay_cycles>
	spi_flags_t spi_flags = SPI_MODE_3;
	board_spi_select_id_t spi_select_id = 0;
#endif

#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {
     534:	0f 2e       	mov	r0, r31
     536:	fb e2       	ldi	r31, 0x2B	; 43
     538:	bf 2e       	mov	r11, r31
     53a:	f0 2d       	mov	r31, r0
     53c:	b9 82       	std	Y+1, r11	; 0x01
		.id = ST7565R_CS_PIN,
	};
	usart_spi_init(ST7565R_USART_SPI);
     53e:	80 ea       	ldi	r24, 0xA0	; 160
     540:	99 e0       	ldi	r25, 0x09	; 9
     542:	0e 94 1d 0d 	call	0x1a3a	; 0x1a3a <usart_spi_init>
	usart_spi_setup_device(ST7565R_USART_SPI, &device, spi_flags,
     546:	c1 2c       	mov	r12, r1
     548:	d1 2c       	mov	r13, r1
     54a:	76 01       	movw	r14, r12
     54c:	00 e4       	ldi	r16, 0x40	; 64
     54e:	12 e4       	ldi	r17, 0x42	; 66
     550:	2f e0       	ldi	r18, 0x0F	; 15
     552:	30 e0       	ldi	r19, 0x00	; 0
     554:	43 e0       	ldi	r20, 0x03	; 3
     556:	be 01       	movw	r22, r28
     558:	6f 5f       	subi	r22, 0xFF	; 255
     55a:	7f 4f       	sbci	r23, 0xFF	; 255
     55c:	80 ea       	ldi	r24, 0xA0	; 160
     55e:	99 e0       	ldi	r25, 0x09	; 9
     560:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <usart_spi_setup_device>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     564:	00 e6       	ldi	r16, 0x60	; 96
     566:	16 e0       	ldi	r17, 0x06	; 6
     568:	ff 24       	eor	r15, r15
     56a:	f3 94       	inc	r15
     56c:	f8 01       	movw	r30, r16
     56e:	f6 82       	std	Z+6, r15	; 0x06
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     570:	b9 82       	std	Y+1, r11	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     572:	be 01       	movw	r22, r28
     574:	6f 5f       	subi	r22, 0xFF	; 255
     576:	7f 4f       	sbci	r23, 0xFF	; 255
     578:	80 ea       	ldi	r24, 0xA0	; 160
     57a:	99 e0       	ldi	r25, 0x09	; 9
     57c:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     580:	f8 01       	movw	r30, r16
     582:	f6 82       	std	Z+6, r15	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     584:	e0 ea       	ldi	r30, 0xA0	; 160
     586:	f9 e0       	ldi	r31, 0x09	; 9
     588:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     58a:	85 ff       	sbrs	r24, 5
     58c:	fd cf       	rjmp	.-6      	; 0x588 <st7565r_init+0x92>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     58e:	80 ea       	ldi	r24, 0xA0	; 160
     590:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     594:	e0 ea       	ldi	r30, 0xA0	; 160
     596:	f9 e0       	ldi	r31, 0x09	; 9
     598:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     59a:	86 ff       	sbrs	r24, 6
     59c:	fd cf       	rjmp	.-6      	; 0x598 <st7565r_init+0xa2>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     59e:	e0 ea       	ldi	r30, 0xA0	; 160
     5a0:	f9 e0       	ldi	r31, 0x09	; 9
     5a2:	80 e4       	ldi	r24, 0x40	; 64
     5a4:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     5a6:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     5a8:	be 01       	movw	r22, r28
     5aa:	6f 5f       	subi	r22, 0xFF	; 255
     5ac:	7f 4f       	sbci	r23, 0xFF	; 255
     5ae:	80 ea       	ldi	r24, 0xA0	; 160
     5b0:	99 e0       	ldi	r25, 0x09	; 9
     5b2:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     5b6:	8b e2       	ldi	r24, 0x2B	; 43
     5b8:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     5ba:	be 01       	movw	r22, r28
     5bc:	6f 5f       	subi	r22, 0xFF	; 255
     5be:	7f 4f       	sbci	r23, 0xFF	; 255
     5c0:	80 ea       	ldi	r24, 0xA0	; 160
     5c2:	99 e0       	ldi	r25, 0x09	; 9
     5c4:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     5c8:	81 e0       	ldi	r24, 0x01	; 1
     5ca:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     5ce:	e0 ea       	ldi	r30, 0xA0	; 160
     5d0:	f9 e0       	ldi	r31, 0x09	; 9
     5d2:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     5d4:	85 ff       	sbrs	r24, 5
     5d6:	fd cf       	rjmp	.-6      	; 0x5d2 <st7565r_init+0xdc>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     5d8:	86 ea       	ldi	r24, 0xA6	; 166
     5da:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     5de:	e0 ea       	ldi	r30, 0xA0	; 160
     5e0:	f9 e0       	ldi	r31, 0x09	; 9
     5e2:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     5e4:	86 ff       	sbrs	r24, 6
     5e6:	fd cf       	rjmp	.-6      	; 0x5e2 <st7565r_init+0xec>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     5e8:	e0 ea       	ldi	r30, 0xA0	; 160
     5ea:	f9 e0       	ldi	r31, 0x09	; 9
     5ec:	80 e4       	ldi	r24, 0x40	; 64
     5ee:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     5f0:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     5f2:	be 01       	movw	r22, r28
     5f4:	6f 5f       	subi	r22, 0xFF	; 255
     5f6:	7f 4f       	sbci	r23, 0xFF	; 255
     5f8:	80 ea       	ldi	r24, 0xA0	; 160
     5fa:	99 e0       	ldi	r25, 0x09	; 9
     5fc:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     600:	8b e2       	ldi	r24, 0x2B	; 43
     602:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     604:	be 01       	movw	r22, r28
     606:	6f 5f       	subi	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	80 ea       	ldi	r24, 0xA0	; 160
     60c:	99 e0       	ldi	r25, 0x09	; 9
     60e:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     618:	e0 ea       	ldi	r30, 0xA0	; 160
     61a:	f9 e0       	ldi	r31, 0x09	; 9
     61c:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     61e:	85 ff       	sbrs	r24, 5
     620:	fd cf       	rjmp	.-6      	; 0x61c <st7565r_init+0x126>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     622:	88 ec       	ldi	r24, 0xC8	; 200
     624:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     628:	e0 ea       	ldi	r30, 0xA0	; 160
     62a:	f9 e0       	ldi	r31, 0x09	; 9
     62c:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     62e:	86 ff       	sbrs	r24, 6
     630:	fd cf       	rjmp	.-6      	; 0x62c <st7565r_init+0x136>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     632:	e0 ea       	ldi	r30, 0xA0	; 160
     634:	f9 e0       	ldi	r31, 0x09	; 9
     636:	80 e4       	ldi	r24, 0x40	; 64
     638:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     63a:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     63c:	be 01       	movw	r22, r28
     63e:	6f 5f       	subi	r22, 0xFF	; 255
     640:	7f 4f       	sbci	r23, 0xFF	; 255
     642:	80 ea       	ldi	r24, 0xA0	; 160
     644:	99 e0       	ldi	r25, 0x09	; 9
     646:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     64a:	8b e2       	ldi	r24, 0x2B	; 43
     64c:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     64e:	be 01       	movw	r22, r28
     650:	6f 5f       	subi	r22, 0xFF	; 255
     652:	7f 4f       	sbci	r23, 0xFF	; 255
     654:	80 ea       	ldi	r24, 0xA0	; 160
     656:	99 e0       	ldi	r25, 0x09	; 9
     658:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     65c:	81 e0       	ldi	r24, 0x01	; 1
     65e:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     662:	e0 ea       	ldi	r30, 0xA0	; 160
     664:	f9 e0       	ldi	r31, 0x09	; 9
     666:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     668:	85 ff       	sbrs	r24, 5
     66a:	fd cf       	rjmp	.-6      	; 0x666 <st7565r_init+0x170>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     66c:	82 ea       	ldi	r24, 0xA2	; 162
     66e:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     672:	e0 ea       	ldi	r30, 0xA0	; 160
     674:	f9 e0       	ldi	r31, 0x09	; 9
     676:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     678:	86 ff       	sbrs	r24, 6
     67a:	fd cf       	rjmp	.-6      	; 0x676 <st7565r_init+0x180>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     67c:	e0 ea       	ldi	r30, 0xA0	; 160
     67e:	f9 e0       	ldi	r31, 0x09	; 9
     680:	80 e4       	ldi	r24, 0x40	; 64
     682:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     684:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     686:	be 01       	movw	r22, r28
     688:	6f 5f       	subi	r22, 0xFF	; 255
     68a:	7f 4f       	sbci	r23, 0xFF	; 255
     68c:	80 ea       	ldi	r24, 0xA0	; 160
     68e:	99 e0       	ldi	r25, 0x09	; 9
     690:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     694:	8b e2       	ldi	r24, 0x2B	; 43
     696:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     698:	be 01       	movw	r22, r28
     69a:	6f 5f       	subi	r22, 0xFF	; 255
     69c:	7f 4f       	sbci	r23, 0xFF	; 255
     69e:	80 ea       	ldi	r24, 0xA0	; 160
     6a0:	99 e0       	ldi	r25, 0x09	; 9
     6a2:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     6a6:	81 e0       	ldi	r24, 0x01	; 1
     6a8:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     6ac:	e0 ea       	ldi	r30, 0xA0	; 160
     6ae:	f9 e0       	ldi	r31, 0x09	; 9
     6b0:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     6b2:	85 ff       	sbrs	r24, 5
     6b4:	fd cf       	rjmp	.-6      	; 0x6b0 <st7565r_init+0x1ba>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     6b6:	8f e2       	ldi	r24, 0x2F	; 47
     6b8:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     6bc:	e0 ea       	ldi	r30, 0xA0	; 160
     6be:	f9 e0       	ldi	r31, 0x09	; 9
     6c0:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     6c2:	86 ff       	sbrs	r24, 6
     6c4:	fd cf       	rjmp	.-6      	; 0x6c0 <st7565r_init+0x1ca>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     6c6:	e0 ea       	ldi	r30, 0xA0	; 160
     6c8:	f9 e0       	ldi	r31, 0x09	; 9
     6ca:	80 e4       	ldi	r24, 0x40	; 64
     6cc:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     6ce:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     6d0:	be 01       	movw	r22, r28
     6d2:	6f 5f       	subi	r22, 0xFF	; 255
     6d4:	7f 4f       	sbci	r23, 0xFF	; 255
     6d6:	80 ea       	ldi	r24, 0xA0	; 160
     6d8:	99 e0       	ldi	r25, 0x09	; 9
     6da:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     6de:	8b e2       	ldi	r24, 0x2B	; 43
     6e0:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     6e2:	be 01       	movw	r22, r28
     6e4:	6f 5f       	subi	r22, 0xFF	; 255
     6e6:	7f 4f       	sbci	r23, 0xFF	; 255
     6e8:	80 ea       	ldi	r24, 0xA0	; 160
     6ea:	99 e0       	ldi	r25, 0x09	; 9
     6ec:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     6f0:	81 e0       	ldi	r24, 0x01	; 1
     6f2:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     6f6:	e0 ea       	ldi	r30, 0xA0	; 160
     6f8:	f9 e0       	ldi	r31, 0x09	; 9
     6fa:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     6fc:	85 ff       	sbrs	r24, 5
     6fe:	fd cf       	rjmp	.-6      	; 0x6fa <st7565r_init+0x204>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     700:	88 ef       	ldi	r24, 0xF8	; 248
     702:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     706:	e0 ea       	ldi	r30, 0xA0	; 160
     708:	f9 e0       	ldi	r31, 0x09	; 9
     70a:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     70c:	86 ff       	sbrs	r24, 6
     70e:	fd cf       	rjmp	.-6      	; 0x70a <st7565r_init+0x214>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     710:	e0 ea       	ldi	r30, 0xA0	; 160
     712:	f9 e0       	ldi	r31, 0x09	; 9
     714:	80 e4       	ldi	r24, 0x40	; 64
     716:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     718:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     71a:	be 01       	movw	r22, r28
     71c:	6f 5f       	subi	r22, 0xFF	; 255
     71e:	7f 4f       	sbci	r23, 0xFF	; 255
     720:	80 ea       	ldi	r24, 0xA0	; 160
     722:	99 e0       	ldi	r25, 0x09	; 9
     724:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     728:	8b e2       	ldi	r24, 0x2B	; 43
     72a:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     72c:	be 01       	movw	r22, r28
     72e:	6f 5f       	subi	r22, 0xFF	; 255
     730:	7f 4f       	sbci	r23, 0xFF	; 255
     732:	80 ea       	ldi	r24, 0xA0	; 160
     734:	99 e0       	ldi	r25, 0x09	; 9
     736:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     73a:	81 e0       	ldi	r24, 0x01	; 1
     73c:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     740:	e0 ea       	ldi	r30, 0xA0	; 160
     742:	f9 e0       	ldi	r31, 0x09	; 9
     744:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     746:	85 ff       	sbrs	r24, 5
     748:	fd cf       	rjmp	.-6      	; 0x744 <st7565r_init+0x24e>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     74a:	10 92 a0 09 	sts	0x09A0, r1	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     74e:	e0 ea       	ldi	r30, 0xA0	; 160
     750:	f9 e0       	ldi	r31, 0x09	; 9
     752:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     754:	86 ff       	sbrs	r24, 6
     756:	fd cf       	rjmp	.-6      	; 0x752 <st7565r_init+0x25c>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     758:	e0 ea       	ldi	r30, 0xA0	; 160
     75a:	f9 e0       	ldi	r31, 0x09	; 9
     75c:	80 e4       	ldi	r24, 0x40	; 64
     75e:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     760:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     762:	be 01       	movw	r22, r28
     764:	6f 5f       	subi	r22, 0xFF	; 255
     766:	7f 4f       	sbci	r23, 0xFF	; 255
     768:	80 ea       	ldi	r24, 0xA0	; 160
     76a:	99 e0       	ldi	r25, 0x09	; 9
     76c:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     770:	8b e2       	ldi	r24, 0x2B	; 43
     772:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     774:	be 01       	movw	r22, r28
     776:	6f 5f       	subi	r22, 0xFF	; 255
     778:	7f 4f       	sbci	r23, 0xFF	; 255
     77a:	80 ea       	ldi	r24, 0xA0	; 160
     77c:	99 e0       	ldi	r25, 0x09	; 9
     77e:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     782:	81 e0       	ldi	r24, 0x01	; 1
     784:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     788:	e0 ea       	ldi	r30, 0xA0	; 160
     78a:	f9 e0       	ldi	r31, 0x09	; 9
     78c:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     78e:	85 ff       	sbrs	r24, 5
     790:	fd cf       	rjmp	.-6      	; 0x78c <st7565r_init+0x296>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     792:	81 e2       	ldi	r24, 0x21	; 33
     794:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     798:	e0 ea       	ldi	r30, 0xA0	; 160
     79a:	f9 e0       	ldi	r31, 0x09	; 9
     79c:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     79e:	86 ff       	sbrs	r24, 6
     7a0:	fd cf       	rjmp	.-6      	; 0x79c <st7565r_init+0x2a6>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     7a2:	e0 ea       	ldi	r30, 0xA0	; 160
     7a4:	f9 e0       	ldi	r31, 0x09	; 9
     7a6:	80 e4       	ldi	r24, 0x40	; 64
     7a8:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     7aa:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     7ac:	be 01       	movw	r22, r28
     7ae:	6f 5f       	subi	r22, 0xFF	; 255
     7b0:	7f 4f       	sbci	r23, 0xFF	; 255
     7b2:	80 ea       	ldi	r24, 0xA0	; 160
     7b4:	99 e0       	ldi	r25, 0x09	; 9
     7b6:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     7ba:	8b e2       	ldi	r24, 0x2B	; 43
     7bc:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     7be:	be 01       	movw	r22, r28
     7c0:	6f 5f       	subi	r22, 0xFF	; 255
     7c2:	7f 4f       	sbci	r23, 0xFF	; 255
     7c4:	80 ea       	ldi	r24, 0xA0	; 160
     7c6:	99 e0       	ldi	r25, 0x09	; 9
     7c8:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     7cc:	81 e0       	ldi	r24, 0x01	; 1
     7ce:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     7d2:	e0 ea       	ldi	r30, 0xA0	; 160
     7d4:	f9 e0       	ldi	r31, 0x09	; 9
     7d6:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     7d8:	85 ff       	sbrs	r24, 5
     7da:	fd cf       	rjmp	.-6      	; 0x7d6 <st7565r_init+0x2e0>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     7dc:	81 e8       	ldi	r24, 0x81	; 129
     7de:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     7e2:	e0 ea       	ldi	r30, 0xA0	; 160
     7e4:	f9 e0       	ldi	r31, 0x09	; 9
     7e6:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     7e8:	86 ff       	sbrs	r24, 6
     7ea:	fd cf       	rjmp	.-6      	; 0x7e6 <st7565r_init+0x2f0>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     7ec:	e0 ea       	ldi	r30, 0xA0	; 160
     7ee:	f9 e0       	ldi	r31, 0x09	; 9
     7f0:	80 e4       	ldi	r24, 0x40	; 64
     7f2:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     7f4:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     7f6:	be 01       	movw	r22, r28
     7f8:	6f 5f       	subi	r22, 0xFF	; 255
     7fa:	7f 4f       	sbci	r23, 0xFF	; 255
     7fc:	80 ea       	ldi	r24, 0xA0	; 160
     7fe:	99 e0       	ldi	r25, 0x09	; 9
     800:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     804:	8b e2       	ldi	r24, 0x2B	; 43
     806:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     808:	be 01       	movw	r22, r28
     80a:	6f 5f       	subi	r22, 0xFF	; 255
     80c:	7f 4f       	sbci	r23, 0xFF	; 255
     80e:	80 ea       	ldi	r24, 0xA0	; 160
     810:	99 e0       	ldi	r25, 0x09	; 9
     812:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     816:	81 e0       	ldi	r24, 0x01	; 1
     818:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     81c:	e0 ea       	ldi	r30, 0xA0	; 160
     81e:	f9 e0       	ldi	r31, 0x09	; 9
     820:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     822:	85 ff       	sbrs	r24, 5
     824:	fd cf       	rjmp	.-6      	; 0x820 <st7565r_init+0x32a>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     826:	81 e2       	ldi	r24, 0x21	; 33
     828:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     82c:	e0 ea       	ldi	r30, 0xA0	; 160
     82e:	f9 e0       	ldi	r31, 0x09	; 9
     830:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     832:	86 ff       	sbrs	r24, 6
     834:	fd cf       	rjmp	.-6      	; 0x830 <st7565r_init+0x33a>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     836:	e0 ea       	ldi	r30, 0xA0	; 160
     838:	f9 e0       	ldi	r31, 0x09	; 9
     83a:	80 e4       	ldi	r24, 0x40	; 64
     83c:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     83e:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     840:	be 01       	movw	r22, r28
     842:	6f 5f       	subi	r22, 0xFF	; 255
     844:	7f 4f       	sbci	r23, 0xFF	; 255
     846:	80 ea       	ldi	r24, 0xA0	; 160
     848:	99 e0       	ldi	r25, 0x09	; 9
     84a:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     84e:	8b e2       	ldi	r24, 0x2B	; 43
     850:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     852:	be 01       	movw	r22, r28
     854:	6f 5f       	subi	r22, 0xFF	; 255
     856:	7f 4f       	sbci	r23, 0xFF	; 255
     858:	80 ea       	ldi	r24, 0xA0	; 160
     85a:	99 e0       	ldi	r25, 0x09	; 9
     85c:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     860:	81 e0       	ldi	r24, 0x01	; 1
     862:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     866:	e0 ea       	ldi	r30, 0xA0	; 160
     868:	f9 e0       	ldi	r31, 0x09	; 9
     86a:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     86c:	85 ff       	sbrs	r24, 5
     86e:	fd cf       	rjmp	.-6      	; 0x86a <st7565r_init+0x374>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     870:	8f ea       	ldi	r24, 0xAF	; 175
     872:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     876:	e0 ea       	ldi	r30, 0xA0	; 160
     878:	f9 e0       	ldi	r31, 0x09	; 9
     87a:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     87c:	86 ff       	sbrs	r24, 6
     87e:	fd cf       	rjmp	.-6      	; 0x87a <st7565r_init+0x384>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     880:	e0 ea       	ldi	r30, 0xA0	; 160
     882:	f9 e0       	ldi	r31, 0x09	; 9
     884:	80 e4       	ldi	r24, 0x40	; 64
     886:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     888:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     88a:	be 01       	movw	r22, r28
     88c:	6f 5f       	subi	r22, 0xFF	; 255
     88e:	7f 4f       	sbci	r23, 0xFF	; 255
     890:	80 ea       	ldi	r24, 0xA0	; 160
     892:	99 e0       	ldi	r25, 0x09	; 9
     894:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>
	is set to the defined min*/
	st7565r_set_contrast(ST7565R_DISPLAY_CONTRAST_MIN);

	// Turn on the display
	st7565r_display_on();
}
     898:	0f 90       	pop	r0
     89a:	df 91       	pop	r29
     89c:	cf 91       	pop	r28
     89e:	1f 91       	pop	r17
     8a0:	0f 91       	pop	r16
     8a2:	ff 90       	pop	r15
     8a4:	ef 90       	pop	r14
     8a6:	df 90       	pop	r13
     8a8:	cf 90       	pop	r12
     8aa:	bf 90       	pop	r11
     8ac:	08 95       	ret

000008ae <gfx_mono_st7565r_put_byte>:
	gfx_mono_st7565r_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_st7565r_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
     8ae:	ff 92       	push	r15
     8b0:	0f 93       	push	r16
     8b2:	1f 93       	push	r17
     8b4:	cf 93       	push	r28
     8b6:	df 93       	push	r29
     8b8:	1f 92       	push	r1
     8ba:	cd b7       	in	r28, 0x3d	; 61
     8bc:	de b7       	in	r29, 0x3e	; 62
     8be:	08 2f       	mov	r16, r24
     8c0:	f6 2e       	mov	r15, r22
     8c2:	14 2f       	mov	r17, r20
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_framebuffer_put_byte(page, column, data);
     8c4:	0e 94 97 0d 	call	0x1b2e	; 0x1b2e <gfx_mono_framebuffer_put_byte>
 */
static inline void st7565r_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	st7565r_write_command(ST7565R_CMD_PAGE_ADDRESS_SET(address));
     8c8:	0f 70       	andi	r16, 0x0F	; 15
     8ca:	00 6b       	ori	r16, 0xB0	; 176
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     8cc:	8b e2       	ldi	r24, 0x2B	; 43
     8ce:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     8d0:	be 01       	movw	r22, r28
     8d2:	6f 5f       	subi	r22, 0xFF	; 255
     8d4:	7f 4f       	sbci	r23, 0xFF	; 255
     8d6:	80 ea       	ldi	r24, 0xA0	; 160
     8d8:	99 e0       	ldi	r25, 0x09	; 9
     8da:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     8de:	81 e0       	ldi	r24, 0x01	; 1
     8e0:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     8e4:	e0 ea       	ldi	r30, 0xA0	; 160
     8e6:	f9 e0       	ldi	r31, 0x09	; 9
     8e8:	91 81       	ldd	r25, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     8ea:	95 ff       	sbrs	r25, 5
     8ec:	fd cf       	rjmp	.-6      	; 0x8e8 <gfx_mono_st7565r_put_byte+0x3a>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     8ee:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     8f2:	e0 ea       	ldi	r30, 0xA0	; 160
     8f4:	f9 e0       	ldi	r31, 0x09	; 9
     8f6:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     8f8:	86 ff       	sbrs	r24, 6
     8fa:	fd cf       	rjmp	.-6      	; 0x8f6 <gfx_mono_st7565r_put_byte+0x48>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     8fc:	e0 ea       	ldi	r30, 0xA0	; 160
     8fe:	f9 e0       	ldi	r31, 0x09	; 9
     900:	80 e4       	ldi	r24, 0x40	; 64
     902:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     904:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     906:	be 01       	movw	r22, r28
     908:	6f 5f       	subi	r22, 0xFF	; 255
     90a:	7f 4f       	sbci	r23, 0xFF	; 255
     90c:	80 ea       	ldi	r24, 0xA0	; 160
     90e:	99 e0       	ldi	r25, 0x09	; 9
     910:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>
 */
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
     914:	0f 2d       	mov	r16, r15
     916:	0f 77       	andi	r16, 0x7F	; 127
     918:	02 95       	swap	r16
     91a:	0f 70       	andi	r16, 0x0F	; 15
     91c:	00 61       	ori	r16, 0x10	; 16
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     91e:	8b e2       	ldi	r24, 0x2B	; 43
     920:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     922:	be 01       	movw	r22, r28
     924:	6f 5f       	subi	r22, 0xFF	; 255
     926:	7f 4f       	sbci	r23, 0xFF	; 255
     928:	80 ea       	ldi	r24, 0xA0	; 160
     92a:	99 e0       	ldi	r25, 0x09	; 9
     92c:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     930:	81 e0       	ldi	r24, 0x01	; 1
     932:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     936:	e0 ea       	ldi	r30, 0xA0	; 160
     938:	f9 e0       	ldi	r31, 0x09	; 9
     93a:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     93c:	85 ff       	sbrs	r24, 5
     93e:	fd cf       	rjmp	.-6      	; 0x93a <gfx_mono_st7565r_put_byte+0x8c>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     940:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     944:	e0 ea       	ldi	r30, 0xA0	; 160
     946:	f9 e0       	ldi	r31, 0x09	; 9
     948:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     94a:	86 ff       	sbrs	r24, 6
     94c:	fd cf       	rjmp	.-6      	; 0x948 <gfx_mono_st7565r_put_byte+0x9a>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     94e:	e0 ea       	ldi	r30, 0xA0	; 160
     950:	f9 e0       	ldi	r31, 0x09	; 9
     952:	80 e4       	ldi	r24, 0x40	; 64
     954:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     956:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     958:	be 01       	movw	r22, r28
     95a:	6f 5f       	subi	r22, 0xFF	; 255
     95c:	7f 4f       	sbci	r23, 0xFF	; 255
     95e:	80 ea       	ldi	r24, 0xA0	; 160
     960:	99 e0       	ldi	r25, 0x09	; 9
     962:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_LSB(address & 0x0F));
     966:	0f 2d       	mov	r16, r15
     968:	0f 70       	andi	r16, 0x0F	; 15
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     96a:	8b e2       	ldi	r24, 0x2B	; 43
     96c:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     96e:	be 01       	movw	r22, r28
     970:	6f 5f       	subi	r22, 0xFF	; 255
     972:	7f 4f       	sbci	r23, 0xFF	; 255
     974:	80 ea       	ldi	r24, 0xA0	; 160
     976:	99 e0       	ldi	r25, 0x09	; 9
     978:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     97c:	81 e0       	ldi	r24, 0x01	; 1
     97e:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     982:	e0 ea       	ldi	r30, 0xA0	; 160
     984:	f9 e0       	ldi	r31, 0x09	; 9
     986:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     988:	85 ff       	sbrs	r24, 5
     98a:	fd cf       	rjmp	.-6      	; 0x986 <gfx_mono_st7565r_put_byte+0xd8>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     98c:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     990:	e0 ea       	ldi	r30, 0xA0	; 160
     992:	f9 e0       	ldi	r31, 0x09	; 9
     994:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     996:	86 ff       	sbrs	r24, 6
     998:	fd cf       	rjmp	.-6      	; 0x994 <gfx_mono_st7565r_put_byte+0xe6>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     99a:	e0 ea       	ldi	r30, 0xA0	; 160
     99c:	f9 e0       	ldi	r31, 0x09	; 9
     99e:	80 e4       	ldi	r24, 0x40	; 64
     9a0:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     9a2:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     9a4:	be 01       	movw	r22, r28
     9a6:	6f 5f       	subi	r22, 0xFF	; 255
     9a8:	7f 4f       	sbci	r23, 0xFF	; 255
     9aa:	80 ea       	ldi	r24, 0xA0	; 160
     9ac:	99 e0       	ldi	r25, 0x09	; 9
     9ae:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>
 * \param data the data to write
 */
static inline void st7565r_write_data(uint8_t data)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     9b2:	8b e2       	ldi	r24, 0x2B	; 43
     9b4:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     9b6:	be 01       	movw	r22, r28
     9b8:	6f 5f       	subi	r22, 0xFF	; 255
     9ba:	7f 4f       	sbci	r23, 0xFF	; 255
     9bc:	80 ea       	ldi	r24, 0xA0	; 160
     9be:	99 e0       	ldi	r25, 0x09	; 9
     9c0:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     9c4:	81 e0       	ldi	r24, 0x01	; 1
     9c6:	80 93 65 06 	sts	0x0665, r24	; 0x800665 <__TEXT_REGION_LENGTH__+0x700665>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     9ca:	e0 ea       	ldi	r30, 0xA0	; 160
     9cc:	f9 e0       	ldi	r31, 0x09	; 9
     9ce:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     9d0:	85 ff       	sbrs	r24, 5
     9d2:	fd cf       	rjmp	.-6      	; 0x9ce <gfx_mono_st7565r_put_byte+0x120>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     9d4:	10 93 a0 09 	sts	0x09A0, r17	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     9d8:	e0 ea       	ldi	r30, 0xA0	; 160
     9da:	f9 e0       	ldi	r31, 0x09	; 9
     9dc:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     9de:	86 ff       	sbrs	r24, 6
     9e0:	fd cf       	rjmp	.-6      	; 0x9dc <gfx_mono_st7565r_put_byte+0x12e>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     9e2:	e0 ea       	ldi	r30, 0xA0	; 160
     9e4:	f9 e0       	ldi	r31, 0x09	; 9
     9e6:	80 e4       	ldi	r24, 0x40	; 64
     9e8:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     9ea:	80 81       	ld	r24, Z
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     9ec:	81 e0       	ldi	r24, 0x01	; 1
     9ee:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
	ioport_set_pin_high(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, data);
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     9f2:	be 01       	movw	r22, r28
     9f4:	6f 5f       	subi	r22, 0xFF	; 255
     9f6:	7f 4f       	sbci	r23, 0xFF	; 255
     9f8:	80 ea       	ldi	r24, 0xA0	; 160
     9fa:	99 e0       	ldi	r25, 0x09	; 9
     9fc:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>

	st7565r_set_page_address(page);
	st7565r_set_column_address(column);

	st7565r_write_data(data);
}
     a00:	0f 90       	pop	r0
     a02:	df 91       	pop	r29
     a04:	cf 91       	pop	r28
     a06:	1f 91       	pop	r17
     a08:	0f 91       	pop	r16
     a0a:	ff 90       	pop	r15
     a0c:	08 95       	ret

00000a0e <gfx_mono_st7565r_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     a0e:	0f 93       	push	r16
     a10:	1f 93       	push	r17
     a12:	cf 93       	push	r28
     a14:	df 93       	push	r29
     a16:	1f 92       	push	r1
     a18:	cd b7       	in	r28, 0x3d	; 61
     a1a:	de b7       	in	r29, 0x3e	; 62
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
     a1c:	88 e4       	ldi	r24, 0x48	; 72
     a1e:	90 e2       	ldi	r25, 0x20	; 32
     a20:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <gfx_mono_set_framebuffer>
#endif

	/* Initialize the low-level display controller. */
	st7565r_init();
     a24:	68 dd       	rcall	.-1328   	; 0x4f6 <st7565r_init>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     a26:	8b e2       	ldi	r24, 0x2B	; 43
     a28:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     a2a:	be 01       	movw	r22, r28
     a2c:	6f 5f       	subi	r22, 0xFF	; 255
     a2e:	7f 4f       	sbci	r23, 0xFF	; 255
     a30:	80 ea       	ldi	r24, 0xA0	; 160
     a32:	99 e0       	ldi	r25, 0x09	; 9
     a34:	0e 94 66 0d 	call	0x1acc	; 0x1acc <usart_spi_select_device>
     a38:	81 e0       	ldi	r24, 0x01	; 1
     a3a:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     a3e:	e0 ea       	ldi	r30, 0xA0	; 160
     a40:	f9 e0       	ldi	r31, 0x09	; 9
     a42:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     a44:	85 ff       	sbrs	r24, 5
     a46:	fd cf       	rjmp	.-6      	; 0xa42 <gfx_mono_st7565r_init+0x34>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     a48:	80 e4       	ldi	r24, 0x40	; 64
     a4a:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     a4e:	e0 ea       	ldi	r30, 0xA0	; 160
     a50:	f9 e0       	ldi	r31, 0x09	; 9
     a52:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     a54:	86 ff       	sbrs	r24, 6
     a56:	fd cf       	rjmp	.-6      	; 0xa52 <gfx_mono_st7565r_init+0x44>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     a58:	e0 ea       	ldi	r30, 0xA0	; 160
     a5a:	f9 e0       	ldi	r31, 0x09	; 9
     a5c:	80 e4       	ldi	r24, 0x40	; 64
     a5e:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     a60:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     a62:	be 01       	movw	r22, r28
     a64:	6f 5f       	subi	r22, 0xFF	; 255
     a66:	7f 4f       	sbci	r23, 0xFF	; 255
     a68:	80 ea       	ldi	r24, 0xA0	; 160
     a6a:	99 e0       	ldi	r25, 0x09	; 9
     a6c:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <usart_spi_deselect_device>

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     a70:	00 e0       	ldi	r16, 0x00	; 0
     a72:	0a c0       	rjmp	.+20     	; 0xa88 <gfx_mono_st7565r_init+0x7a>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
     a74:	40 e0       	ldi	r20, 0x00	; 0
     a76:	61 2f       	mov	r22, r17
     a78:	80 2f       	mov	r24, r16
     a7a:	19 df       	rcall	.-462    	; 0x8ae <gfx_mono_st7565r_put_byte>
	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
     a7c:	1f 5f       	subi	r17, 0xFF	; 255
     a7e:	10 38       	cpi	r17, 0x80	; 128
     a80:	c9 f7       	brne	.-14     	; 0xa74 <gfx_mono_st7565r_init+0x66>

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     a82:	0f 5f       	subi	r16, 0xFF	; 255
     a84:	04 30       	cpi	r16, 0x04	; 4
     a86:	11 f0       	breq	.+4      	; 0xa8c <gfx_mono_st7565r_init+0x7e>
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     a88:	10 e0       	ldi	r17, 0x00	; 0
     a8a:	f4 cf       	rjmp	.-24     	; 0xa74 <gfx_mono_st7565r_init+0x66>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
		}
	}
}
     a8c:	0f 90       	pop	r0
     a8e:	df 91       	pop	r29
     a90:	cf 91       	pop	r28
     a92:	1f 91       	pop	r17
     a94:	0f 91       	pop	r16
     a96:	08 95       	ret

00000a98 <gfx_mono_st7565r_draw_pixel>:
	gfx_mono_st7565r_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_st7565r_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
     a98:	ff 92       	push	r15
     a9a:	0f 93       	push	r16
     a9c:	1f 93       	push	r17
     a9e:	cf 93       	push	r28
     aa0:	df 93       	push	r29
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     aa2:	88 23       	and	r24, r24
     aa4:	54 f1       	brlt	.+84     	; 0xafa <gfx_mono_st7565r_draw_pixel+0x62>
     aa6:	60 32       	cpi	r22, 0x20	; 32
     aa8:	40 f5       	brcc	.+80     	; 0xafa <gfx_mono_st7565r_draw_pixel+0x62>
     aaa:	d4 2f       	mov	r29, r20
     aac:	c8 2f       	mov	r28, r24
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     aae:	f6 2e       	mov	r15, r22
     ab0:	f6 94       	lsr	r15
     ab2:	f6 94       	lsr	r15
     ab4:	f6 94       	lsr	r15
	pixel_mask = (1 << (y - (page * 8)));
     ab6:	70 e0       	ldi	r23, 0x00	; 0
     ab8:	88 e0       	ldi	r24, 0x08	; 8
     aba:	f8 9e       	mul	r15, r24
     abc:	60 19       	sub	r22, r0
     abe:	71 09       	sbc	r23, r1
     ac0:	11 24       	eor	r1, r1
     ac2:	81 e0       	ldi	r24, 0x01	; 1
     ac4:	90 e0       	ldi	r25, 0x00	; 0
     ac6:	8c 01       	movw	r16, r24
     ac8:	02 c0       	rjmp	.+4      	; 0xace <gfx_mono_st7565r_draw_pixel+0x36>
     aca:	00 0f       	add	r16, r16
     acc:	11 1f       	adc	r17, r17
     ace:	6a 95       	dec	r22
     ad0:	e2 f7       	brpl	.-8      	; 0xaca <gfx_mono_st7565r_draw_pixel+0x32>
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     ad2:	6c 2f       	mov	r22, r28
     ad4:	8f 2d       	mov	r24, r15
     ad6:	0e 94 a5 0d 	call	0x1b4a	; 0x1b4a <gfx_mono_framebuffer_get_byte>
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);

	switch (color) {
     ada:	d1 30       	cpi	r29, 0x01	; 1
     adc:	21 f0       	breq	.+8      	; 0xae6 <gfx_mono_st7565r_draw_pixel+0x4e>
     ade:	28 f0       	brcs	.+10     	; 0xaea <gfx_mono_st7565r_draw_pixel+0x52>
     ae0:	d2 30       	cpi	r29, 0x02	; 2
     ae2:	31 f0       	breq	.+12     	; 0xaf0 <gfx_mono_st7565r_draw_pixel+0x58>
     ae4:	06 c0       	rjmp	.+12     	; 0xaf2 <gfx_mono_st7565r_draw_pixel+0x5a>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     ae6:	80 2b       	or	r24, r16
		break;
     ae8:	04 c0       	rjmp	.+8      	; 0xaf2 <gfx_mono_st7565r_draw_pixel+0x5a>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     aea:	00 95       	com	r16
     aec:	80 23       	and	r24, r16
		break;
     aee:	01 c0       	rjmp	.+2      	; 0xaf2 <gfx_mono_st7565r_draw_pixel+0x5a>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     af0:	80 27       	eor	r24, r16

	default:
		break;
	}

	gfx_mono_put_byte(page, x, pixel_value);
     af2:	48 2f       	mov	r20, r24
     af4:	6c 2f       	mov	r22, r28
     af6:	8f 2d       	mov	r24, r15
     af8:	da de       	rcall	.-588    	; 0x8ae <gfx_mono_st7565r_put_byte>
}
     afa:	df 91       	pop	r29
     afc:	cf 91       	pop	r28
     afe:	1f 91       	pop	r17
     b00:	0f 91       	pop	r16
     b02:	ff 90       	pop	r15
     b04:	08 95       	ret

00000b06 <gfx_mono_st7565r_get_byte>:
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     b06:	0c 94 a5 0d 	jmp	0x1b4a	; 0x1b4a <gfx_mono_framebuffer_get_byte>
	st7565r_set_column_address(column);

	return st7565r_read_data();

#endif
}
     b0a:	08 95       	ret

00000b0c <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
     b0c:	cf 93       	push	r28
     b0e:	df 93       	push	r29
     b10:	1f 92       	push	r1
     b12:	cd b7       	in	r28, 0x3d	; 61
     b14:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     b16:	2f b7       	in	r18, 0x3f	; 63
     b18:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
     b1a:	f8 94       	cli
	return flags;
     b1c:	49 81       	ldd	r20, Y+1	; 0x01
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     b1e:	28 2f       	mov	r18, r24
     b20:	39 2f       	mov	r19, r25
     b22:	21 15       	cp	r18, r1
     b24:	82 e0       	ldi	r24, 0x02	; 2
     b26:	38 07       	cpc	r19, r24
     b28:	29 f4       	brne	.+10     	; 0xb34 <adc_set_callback+0x28>
		adca_callback = callback;
     b2a:	60 93 96 22 	sts	0x2296, r22	; 0x802296 <adca_callback>
     b2e:	70 93 97 22 	sts	0x2297, r23	; 0x802297 <adca_callback+0x1>
     b32:	07 c0       	rjmp	.+14     	; 0xb42 <adc_set_callback+0x36>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
     b34:	20 34       	cpi	r18, 0x40	; 64
     b36:	32 40       	sbci	r19, 0x02	; 2
     b38:	21 f4       	brne	.+8      	; 0xb42 <adc_set_callback+0x36>
		adcb_callback = callback;
     b3a:	60 93 94 22 	sts	0x2294, r22	; 0x802294 <adcb_callback>
     b3e:	70 93 95 22 	sts	0x2295, r23	; 0x802295 <adcb_callback+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     b42:	4f bf       	out	0x3f, r20	; 63
	{
		Assert(0);
	}

	cpu_irq_restore(flags);
}
     b44:	0f 90       	pop	r0
     b46:	df 91       	pop	r29
     b48:	cf 91       	pop	r28
     b4a:	08 95       	ret

00000b4c <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     b4c:	81 15       	cp	r24, r1
     b4e:	22 e0       	ldi	r18, 0x02	; 2
     b50:	92 07       	cpc	r25, r18
     b52:	69 f4       	brne	.+26     	; 0xb6e <adc_enable_clock+0x22>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     b54:	80 91 49 22 	lds	r24, 0x2249	; 0x802249 <adca_enable_count>
     b58:	91 e0       	ldi	r25, 0x01	; 1
     b5a:	98 0f       	add	r25, r24
     b5c:	90 93 49 22 	sts	0x2249, r25	; 0x802249 <adca_enable_count>
     b60:	81 11       	cpse	r24, r1
     b62:	14 c0       	rjmp	.+40     	; 0xb8c <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     b64:	62 e0       	ldi	r22, 0x02	; 2
     b66:	81 e0       	ldi	r24, 0x01	; 1
     b68:	0c 94 45 0e 	jmp	0x1c8a	; 0x1c8a <sysclk_enable_module>
     b6c:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     b6e:	80 34       	cpi	r24, 0x40	; 64
     b70:	92 40       	sbci	r25, 0x02	; 2
     b72:	61 f4       	brne	.+24     	; 0xb8c <adc_enable_clock+0x40>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
     b74:	80 91 48 22 	lds	r24, 0x2248	; 0x802248 <adcb_enable_count>
     b78:	91 e0       	ldi	r25, 0x01	; 1
     b7a:	98 0f       	add	r25, r24
     b7c:	90 93 48 22 	sts	0x2248, r25	; 0x802248 <adcb_enable_count>
     b80:	81 11       	cpse	r24, r1
     b82:	04 c0       	rjmp	.+8      	; 0xb8c <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     b84:	62 e0       	ldi	r22, 0x02	; 2
     b86:	82 e0       	ldi	r24, 0x02	; 2
     b88:	0c 94 45 0e 	jmp	0x1c8a	; 0x1c8a <sysclk_enable_module>
     b8c:	08 95       	ret

00000b8e <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     b8e:	81 15       	cp	r24, r1
     b90:	22 e0       	ldi	r18, 0x02	; 2
     b92:	92 07       	cpc	r25, r18
     b94:	61 f4       	brne	.+24     	; 0xbae <adc_disable_clock+0x20>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     b96:	80 91 49 22 	lds	r24, 0x2249	; 0x802249 <adca_enable_count>
     b9a:	81 50       	subi	r24, 0x01	; 1
     b9c:	80 93 49 22 	sts	0x2249, r24	; 0x802249 <adca_enable_count>
     ba0:	81 11       	cpse	r24, r1
     ba2:	13 c0       	rjmp	.+38     	; 0xbca <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     ba4:	62 e0       	ldi	r22, 0x02	; 2
     ba6:	81 e0       	ldi	r24, 0x01	; 1
     ba8:	0c 94 5b 0e 	jmp	0x1cb6	; 0x1cb6 <sysclk_disable_module>
     bac:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     bae:	80 34       	cpi	r24, 0x40	; 64
     bb0:	92 40       	sbci	r25, 0x02	; 2
     bb2:	59 f4       	brne	.+22     	; 0xbca <adc_disable_clock+0x3c>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
     bb4:	80 91 48 22 	lds	r24, 0x2248	; 0x802248 <adcb_enable_count>
     bb8:	81 50       	subi	r24, 0x01	; 1
     bba:	80 93 48 22 	sts	0x2248, r24	; 0x802248 <adcb_enable_count>
     bbe:	81 11       	cpse	r24, r1
     bc0:	04 c0       	rjmp	.+8      	; 0xbca <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     bc2:	62 e0       	ldi	r22, 0x02	; 2
     bc4:	82 e0       	ldi	r24, 0x02	; 2
     bc6:	0c 94 5b 0e 	jmp	0x1cb6	; 0x1cb6 <sysclk_disable_module>
     bca:	08 95       	ret

00000bcc <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
     bcc:	ef 92       	push	r14
     bce:	ff 92       	push	r15
     bd0:	1f 93       	push	r17
     bd2:	cf 93       	push	r28
     bd4:	df 93       	push	r29
     bd6:	1f 92       	push	r1
     bd8:	1f 92       	push	r1
     bda:	cd b7       	in	r28, 0x3d	; 61
     bdc:	de b7       	in	r29, 0x3e	; 62
     bde:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     be0:	8f b7       	in	r24, 0x3f	; 63
     be2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     be4:	f8 94       	cli
	return flags;
     be6:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     be8:	c7 01       	movw	r24, r14
     bea:	b0 df       	rcall	.-160    	; 0xb4c <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     bec:	f7 01       	movw	r30, r14
     bee:	80 81       	ld	r24, Z
     bf0:	81 60       	ori	r24, 0x01	; 1
     bf2:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     bf4:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     bf6:	80 91 99 22 	lds	r24, 0x2299	; 0x802299 <sleepmgr_locks+0x1>
     bfa:	8f 3f       	cpi	r24, 0xFF	; 255
     bfc:	09 f4       	brne	.+2      	; 0xc00 <adc_enable+0x34>
     bfe:	ff cf       	rjmp	.-2      	; 0xbfe <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     c00:	8f b7       	in	r24, 0x3f	; 63
     c02:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     c04:	f8 94       	cli
	return flags;
     c06:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     c08:	e8 e9       	ldi	r30, 0x98	; 152
     c0a:	f2 e2       	ldi	r31, 0x22	; 34
     c0c:	81 81       	ldd	r24, Z+1	; 0x01
     c0e:	8f 5f       	subi	r24, 0xFF	; 255
     c10:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     c12:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     c14:	0f 90       	pop	r0
     c16:	0f 90       	pop	r0
     c18:	df 91       	pop	r29
     c1a:	cf 91       	pop	r28
     c1c:	1f 91       	pop	r17
     c1e:	ff 90       	pop	r15
     c20:	ef 90       	pop	r14
     c22:	08 95       	ret

00000c24 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     c24:	fc 01       	movw	r30, r24
     c26:	91 81       	ldd	r25, Z+1	; 0x01
     c28:	95 ff       	sbrs	r25, 5
     c2a:	fd cf       	rjmp	.-6      	; 0xc26 <usart_putchar+0x2>
     c2c:	60 83       	st	Z, r22
     c2e:	80 e0       	ldi	r24, 0x00	; 0
     c30:	90 e0       	ldi	r25, 0x00	; 0
     c32:	08 95       	ret

00000c34 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     c34:	4f 92       	push	r4
     c36:	5f 92       	push	r5
     c38:	6f 92       	push	r6
     c3a:	7f 92       	push	r7
     c3c:	8f 92       	push	r8
     c3e:	9f 92       	push	r9
     c40:	af 92       	push	r10
     c42:	bf 92       	push	r11
     c44:	ef 92       	push	r14
     c46:	ff 92       	push	r15
     c48:	0f 93       	push	r16
     c4a:	1f 93       	push	r17
     c4c:	cf 93       	push	r28
     c4e:	7c 01       	movw	r14, r24
     c50:	4a 01       	movw	r8, r20
     c52:	5b 01       	movw	r10, r22
     c54:	28 01       	movw	r4, r16
     c56:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     c58:	fc 01       	movw	r30, r24
     c5a:	84 81       	ldd	r24, Z+4	; 0x04
     c5c:	82 ff       	sbrs	r24, 2
     c5e:	16 c0       	rjmp	.+44     	; 0xc8c <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     c60:	d9 01       	movw	r26, r18
     c62:	c8 01       	movw	r24, r16
     c64:	68 94       	set
     c66:	12 f8       	bld	r1, 2
     c68:	b6 95       	lsr	r27
     c6a:	a7 95       	ror	r26
     c6c:	97 95       	ror	r25
     c6e:	87 95       	ror	r24
     c70:	16 94       	lsr	r1
     c72:	d1 f7       	brne	.-12     	; 0xc68 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     c74:	b9 01       	movw	r22, r18
     c76:	a8 01       	movw	r20, r16
     c78:	03 2e       	mov	r0, r19
     c7a:	36 e1       	ldi	r19, 0x16	; 22
     c7c:	76 95       	lsr	r23
     c7e:	67 95       	ror	r22
     c80:	57 95       	ror	r21
     c82:	47 95       	ror	r20
     c84:	3a 95       	dec	r19
     c86:	d1 f7       	brne	.-12     	; 0xc7c <usart_set_baudrate+0x48>
     c88:	30 2d       	mov	r19, r0
     c8a:	15 c0       	rjmp	.+42     	; 0xcb6 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
     c8c:	d9 01       	movw	r26, r18
     c8e:	c8 01       	movw	r24, r16
     c90:	68 94       	set
     c92:	13 f8       	bld	r1, 3
     c94:	b6 95       	lsr	r27
     c96:	a7 95       	ror	r26
     c98:	97 95       	ror	r25
     c9a:	87 95       	ror	r24
     c9c:	16 94       	lsr	r1
     c9e:	d1 f7       	brne	.-12     	; 0xc94 <usart_set_baudrate+0x60>
		min_rate /= 2;
     ca0:	b9 01       	movw	r22, r18
     ca2:	a8 01       	movw	r20, r16
     ca4:	03 2e       	mov	r0, r19
     ca6:	37 e1       	ldi	r19, 0x17	; 23
     ca8:	76 95       	lsr	r23
     caa:	67 95       	ror	r22
     cac:	57 95       	ror	r21
     cae:	47 95       	ror	r20
     cb0:	3a 95       	dec	r19
     cb2:	d1 f7       	brne	.-12     	; 0xca8 <usart_set_baudrate+0x74>
     cb4:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     cb6:	88 15       	cp	r24, r8
     cb8:	99 05       	cpc	r25, r9
     cba:	aa 05       	cpc	r26, r10
     cbc:	bb 05       	cpc	r27, r11
     cbe:	08 f4       	brcc	.+2      	; 0xcc2 <usart_set_baudrate+0x8e>
     cc0:	a6 c0       	rjmp	.+332    	; 0xe0e <usart_set_baudrate+0x1da>
     cc2:	84 16       	cp	r8, r20
     cc4:	95 06       	cpc	r9, r21
     cc6:	a6 06       	cpc	r10, r22
     cc8:	b7 06       	cpc	r11, r23
     cca:	08 f4       	brcc	.+2      	; 0xcce <usart_set_baudrate+0x9a>
     ccc:	a2 c0       	rjmp	.+324    	; 0xe12 <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     cce:	f7 01       	movw	r30, r14
     cd0:	84 81       	ldd	r24, Z+4	; 0x04
     cd2:	82 fd       	sbrc	r24, 2
     cd4:	04 c0       	rjmp	.+8      	; 0xcde <usart_set_baudrate+0xaa>
		baud *= 2;
     cd6:	88 0c       	add	r8, r8
     cd8:	99 1c       	adc	r9, r9
     cda:	aa 1c       	adc	r10, r10
     cdc:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     cde:	c3 01       	movw	r24, r6
     ce0:	b2 01       	movw	r22, r4
     ce2:	a5 01       	movw	r20, r10
     ce4:	94 01       	movw	r18, r8
     ce6:	0e 94 e5 1a 	call	0x35ca	; 0x35ca <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     cea:	2f 3f       	cpi	r18, 0xFF	; 255
     cec:	31 05       	cpc	r19, r1
     cee:	41 05       	cpc	r20, r1
     cf0:	51 05       	cpc	r21, r1
     cf2:	08 f4       	brcc	.+2      	; 0xcf6 <usart_set_baudrate+0xc2>
     cf4:	90 c0       	rjmp	.+288    	; 0xe16 <usart_set_baudrate+0x1e2>
     cf6:	8f ef       	ldi	r24, 0xFF	; 255
     cf8:	90 e0       	ldi	r25, 0x00	; 0
     cfa:	a0 e0       	ldi	r26, 0x00	; 0
     cfc:	b0 e0       	ldi	r27, 0x00	; 0
     cfe:	c9 ef       	ldi	r28, 0xF9	; 249
     d00:	05 c0       	rjmp	.+10     	; 0xd0c <usart_set_baudrate+0xd8>
     d02:	28 17       	cp	r18, r24
     d04:	39 07       	cpc	r19, r25
     d06:	4a 07       	cpc	r20, r26
     d08:	5b 07       	cpc	r21, r27
     d0a:	58 f0       	brcs	.+22     	; 0xd22 <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
     d0c:	88 0f       	add	r24, r24
     d0e:	99 1f       	adc	r25, r25
     d10:	aa 1f       	adc	r26, r26
     d12:	bb 1f       	adc	r27, r27

		if (exp < -3) {
     d14:	cd 3f       	cpi	r28, 0xFD	; 253
     d16:	0c f4       	brge	.+2      	; 0xd1a <usart_set_baudrate+0xe6>
			limit |= 1;
     d18:	81 60       	ori	r24, 0x01	; 1
     d1a:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     d1c:	c7 30       	cpi	r28, 0x07	; 7
     d1e:	89 f7       	brne	.-30     	; 0xd02 <usart_set_baudrate+0xce>
     d20:	4f c0       	rjmp	.+158    	; 0xdc0 <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     d22:	cc 23       	and	r28, r28
     d24:	0c f0       	brlt	.+2      	; 0xd28 <usart_set_baudrate+0xf4>
     d26:	4c c0       	rjmp	.+152    	; 0xdc0 <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     d28:	d5 01       	movw	r26, r10
     d2a:	c4 01       	movw	r24, r8
     d2c:	88 0f       	add	r24, r24
     d2e:	99 1f       	adc	r25, r25
     d30:	aa 1f       	adc	r26, r26
     d32:	bb 1f       	adc	r27, r27
     d34:	88 0f       	add	r24, r24
     d36:	99 1f       	adc	r25, r25
     d38:	aa 1f       	adc	r26, r26
     d3a:	bb 1f       	adc	r27, r27
     d3c:	88 0f       	add	r24, r24
     d3e:	99 1f       	adc	r25, r25
     d40:	aa 1f       	adc	r26, r26
     d42:	bb 1f       	adc	r27, r27
     d44:	48 1a       	sub	r4, r24
     d46:	59 0a       	sbc	r5, r25
     d48:	6a 0a       	sbc	r6, r26
     d4a:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     d4c:	ce 3f       	cpi	r28, 0xFE	; 254
     d4e:	f4 f4       	brge	.+60     	; 0xd8c <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     d50:	8d ef       	ldi	r24, 0xFD	; 253
     d52:	9f ef       	ldi	r25, 0xFF	; 255
     d54:	8c 1b       	sub	r24, r28
     d56:	91 09       	sbc	r25, r1
     d58:	c7 fd       	sbrc	r28, 7
     d5a:	93 95       	inc	r25
     d5c:	04 c0       	rjmp	.+8      	; 0xd66 <usart_set_baudrate+0x132>
     d5e:	44 0c       	add	r4, r4
     d60:	55 1c       	adc	r5, r5
     d62:	66 1c       	adc	r6, r6
     d64:	77 1c       	adc	r7, r7
     d66:	8a 95       	dec	r24
     d68:	d2 f7       	brpl	.-12     	; 0xd5e <usart_set_baudrate+0x12a>
     d6a:	d5 01       	movw	r26, r10
     d6c:	c4 01       	movw	r24, r8
     d6e:	b6 95       	lsr	r27
     d70:	a7 95       	ror	r26
     d72:	97 95       	ror	r25
     d74:	87 95       	ror	r24
     d76:	bc 01       	movw	r22, r24
     d78:	cd 01       	movw	r24, r26
     d7a:	64 0d       	add	r22, r4
     d7c:	75 1d       	adc	r23, r5
     d7e:	86 1d       	adc	r24, r6
     d80:	97 1d       	adc	r25, r7
     d82:	a5 01       	movw	r20, r10
     d84:	94 01       	movw	r18, r8
     d86:	0e 94 e5 1a 	call	0x35ca	; 0x35ca <__udivmodsi4>
     d8a:	37 c0       	rjmp	.+110    	; 0xdfa <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
     d8c:	83 e0       	ldi	r24, 0x03	; 3
     d8e:	8c 0f       	add	r24, r28
     d90:	a5 01       	movw	r20, r10
     d92:	94 01       	movw	r18, r8
     d94:	04 c0       	rjmp	.+8      	; 0xd9e <usart_set_baudrate+0x16a>
     d96:	22 0f       	add	r18, r18
     d98:	33 1f       	adc	r19, r19
     d9a:	44 1f       	adc	r20, r20
     d9c:	55 1f       	adc	r21, r21
     d9e:	8a 95       	dec	r24
     da0:	d2 f7       	brpl	.-12     	; 0xd96 <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
     da2:	da 01       	movw	r26, r20
     da4:	c9 01       	movw	r24, r18
     da6:	b6 95       	lsr	r27
     da8:	a7 95       	ror	r26
     daa:	97 95       	ror	r25
     dac:	87 95       	ror	r24
     dae:	bc 01       	movw	r22, r24
     db0:	cd 01       	movw	r24, r26
     db2:	64 0d       	add	r22, r4
     db4:	75 1d       	adc	r23, r5
     db6:	86 1d       	adc	r24, r6
     db8:	97 1d       	adc	r25, r7
     dba:	0e 94 e5 1a 	call	0x35ca	; 0x35ca <__udivmodsi4>
     dbe:	1d c0       	rjmp	.+58     	; 0xdfa <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     dc0:	83 e0       	ldi	r24, 0x03	; 3
     dc2:	8c 0f       	add	r24, r28
     dc4:	a5 01       	movw	r20, r10
     dc6:	94 01       	movw	r18, r8
     dc8:	04 c0       	rjmp	.+8      	; 0xdd2 <usart_set_baudrate+0x19e>
     dca:	22 0f       	add	r18, r18
     dcc:	33 1f       	adc	r19, r19
     dce:	44 1f       	adc	r20, r20
     dd0:	55 1f       	adc	r21, r21
     dd2:	8a 95       	dec	r24
     dd4:	d2 f7       	brpl	.-12     	; 0xdca <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
     dd6:	da 01       	movw	r26, r20
     dd8:	c9 01       	movw	r24, r18
     dda:	b6 95       	lsr	r27
     ddc:	a7 95       	ror	r26
     dde:	97 95       	ror	r25
     de0:	87 95       	ror	r24
     de2:	bc 01       	movw	r22, r24
     de4:	cd 01       	movw	r24, r26
     de6:	64 0d       	add	r22, r4
     de8:	75 1d       	adc	r23, r5
     dea:	86 1d       	adc	r24, r6
     dec:	97 1d       	adc	r25, r7
     dee:	0e 94 e5 1a 	call	0x35ca	; 0x35ca <__udivmodsi4>
     df2:	21 50       	subi	r18, 0x01	; 1
     df4:	31 09       	sbc	r19, r1
     df6:	41 09       	sbc	r20, r1
     df8:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     dfa:	83 2f       	mov	r24, r19
     dfc:	8f 70       	andi	r24, 0x0F	; 15
     dfe:	c2 95       	swap	r28
     e00:	c0 7f       	andi	r28, 0xF0	; 240
     e02:	c8 2b       	or	r28, r24
     e04:	f7 01       	movw	r30, r14
     e06:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     e08:	26 83       	std	Z+6, r18	; 0x06

	return true;
     e0a:	81 e0       	ldi	r24, 0x01	; 1
     e0c:	18 c0       	rjmp	.+48     	; 0xe3e <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     e0e:	80 e0       	ldi	r24, 0x00	; 0
     e10:	16 c0       	rjmp	.+44     	; 0xe3e <usart_set_baudrate+0x20a>
     e12:	80 e0       	ldi	r24, 0x00	; 0
     e14:	14 c0       	rjmp	.+40     	; 0xe3e <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     e16:	d5 01       	movw	r26, r10
     e18:	c4 01       	movw	r24, r8
     e1a:	88 0f       	add	r24, r24
     e1c:	99 1f       	adc	r25, r25
     e1e:	aa 1f       	adc	r26, r26
     e20:	bb 1f       	adc	r27, r27
     e22:	88 0f       	add	r24, r24
     e24:	99 1f       	adc	r25, r25
     e26:	aa 1f       	adc	r26, r26
     e28:	bb 1f       	adc	r27, r27
     e2a:	88 0f       	add	r24, r24
     e2c:	99 1f       	adc	r25, r25
     e2e:	aa 1f       	adc	r26, r26
     e30:	bb 1f       	adc	r27, r27
     e32:	48 1a       	sub	r4, r24
     e34:	59 0a       	sbc	r5, r25
     e36:	6a 0a       	sbc	r6, r26
     e38:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     e3a:	c9 ef       	ldi	r28, 0xF9	; 249
     e3c:	89 cf       	rjmp	.-238    	; 0xd50 <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     e3e:	cf 91       	pop	r28
     e40:	1f 91       	pop	r17
     e42:	0f 91       	pop	r16
     e44:	ff 90       	pop	r15
     e46:	ef 90       	pop	r14
     e48:	bf 90       	pop	r11
     e4a:	af 90       	pop	r10
     e4c:	9f 90       	pop	r9
     e4e:	8f 90       	pop	r8
     e50:	7f 90       	pop	r7
     e52:	6f 90       	pop	r6
     e54:	5f 90       	pop	r5
     e56:	4f 90       	pop	r4
     e58:	08 95       	ret

00000e5a <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     e5a:	0f 93       	push	r16
     e5c:	1f 93       	push	r17
     e5e:	cf 93       	push	r28
     e60:	df 93       	push	r29
     e62:	ec 01       	movw	r28, r24
     e64:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     e66:	00 97       	sbiw	r24, 0x00	; 0
     e68:	09 f4       	brne	.+2      	; 0xe6c <usart_init_rs232+0x12>
     e6a:	e6 c0       	rjmp	.+460    	; 0x1038 <usart_init_rs232+0x1de>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     e6c:	80 3c       	cpi	r24, 0xC0	; 192
     e6e:	91 05       	cpc	r25, r1
     e70:	21 f4       	brne	.+8      	; 0xe7a <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     e72:	60 e1       	ldi	r22, 0x10	; 16
     e74:	80 e0       	ldi	r24, 0x00	; 0
     e76:	09 d7       	rcall	.+3602   	; 0x1c8a <sysclk_enable_module>
     e78:	df c0       	rjmp	.+446    	; 0x1038 <usart_init_rs232+0x1de>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     e7a:	c0 38       	cpi	r28, 0x80	; 128
     e7c:	81 e0       	ldi	r24, 0x01	; 1
     e7e:	d8 07       	cpc	r29, r24
     e80:	21 f4       	brne	.+8      	; 0xe8a <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     e82:	62 e0       	ldi	r22, 0x02	; 2
     e84:	80 e0       	ldi	r24, 0x00	; 0
     e86:	01 d7       	rcall	.+3586   	; 0x1c8a <sysclk_enable_module>
     e88:	d7 c0       	rjmp	.+430    	; 0x1038 <usart_init_rs232+0x1de>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     e8a:	c1 15       	cp	r28, r1
     e8c:	e1 e0       	ldi	r30, 0x01	; 1
     e8e:	de 07       	cpc	r29, r30
     e90:	21 f4       	brne	.+8      	; 0xe9a <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     e92:	61 e0       	ldi	r22, 0x01	; 1
     e94:	80 e0       	ldi	r24, 0x00	; 0
     e96:	f9 d6       	rcall	.+3570   	; 0x1c8a <sysclk_enable_module>
     e98:	cf c0       	rjmp	.+414    	; 0x1038 <usart_init_rs232+0x1de>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     e9a:	c0 38       	cpi	r28, 0x80	; 128
     e9c:	f3 e0       	ldi	r31, 0x03	; 3
     e9e:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     ea0:	21 f4       	brne	.+8      	; 0xeaa <usart_init_rs232+0x50>
     ea2:	61 e0       	ldi	r22, 0x01	; 1
     ea4:	81 e0       	ldi	r24, 0x01	; 1
     ea6:	f1 d6       	rcall	.+3554   	; 0x1c8a <sysclk_enable_module>
     ea8:	c7 c0       	rjmp	.+398    	; 0x1038 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     eaa:	c0 39       	cpi	r28, 0x90	; 144
     eac:	83 e0       	ldi	r24, 0x03	; 3
     eae:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     eb0:	21 f4       	brne	.+8      	; 0xeba <usart_init_rs232+0x60>
     eb2:	61 e0       	ldi	r22, 0x01	; 1
     eb4:	82 e0       	ldi	r24, 0x02	; 2
     eb6:	e9 d6       	rcall	.+3538   	; 0x1c8a <sysclk_enable_module>
     eb8:	bf c0       	rjmp	.+382    	; 0x1038 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     eba:	c1 15       	cp	r28, r1
     ebc:	e2 e0       	ldi	r30, 0x02	; 2
     ebe:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     ec0:	21 f4       	brne	.+8      	; 0xeca <usart_init_rs232+0x70>
     ec2:	62 e0       	ldi	r22, 0x02	; 2
     ec4:	81 e0       	ldi	r24, 0x01	; 1
     ec6:	e1 d6       	rcall	.+3522   	; 0x1c8a <sysclk_enable_module>
     ec8:	b7 c0       	rjmp	.+366    	; 0x1038 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     eca:	c0 34       	cpi	r28, 0x40	; 64
     ecc:	f2 e0       	ldi	r31, 0x02	; 2
     ece:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     ed0:	21 f4       	brne	.+8      	; 0xeda <usart_init_rs232+0x80>
     ed2:	62 e0       	ldi	r22, 0x02	; 2
     ed4:	82 e0       	ldi	r24, 0x02	; 2
     ed6:	d9 d6       	rcall	.+3506   	; 0x1c8a <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     ed8:	af c0       	rjmp	.+350    	; 0x1038 <usart_init_rs232+0x1de>
     eda:	c0 32       	cpi	r28, 0x20	; 32
     edc:	83 e0       	ldi	r24, 0x03	; 3
     ede:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     ee0:	21 f4       	brne	.+8      	; 0xeea <usart_init_rs232+0x90>
     ee2:	64 e0       	ldi	r22, 0x04	; 4
     ee4:	82 e0       	ldi	r24, 0x02	; 2
     ee6:	d1 d6       	rcall	.+3490   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     ee8:	a7 c0       	rjmp	.+334    	; 0x1038 <usart_init_rs232+0x1de>
     eea:	c1 15       	cp	r28, r1
     eec:	e8 e0       	ldi	r30, 0x08	; 8
     eee:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     ef0:	21 f4       	brne	.+8      	; 0xefa <usart_init_rs232+0xa0>
     ef2:	61 e0       	ldi	r22, 0x01	; 1
     ef4:	83 e0       	ldi	r24, 0x03	; 3
     ef6:	c9 d6       	rcall	.+3474   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     ef8:	9f c0       	rjmp	.+318    	; 0x1038 <usart_init_rs232+0x1de>
     efa:	c1 15       	cp	r28, r1
     efc:	f9 e0       	ldi	r31, 0x09	; 9
     efe:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     f00:	21 f4       	brne	.+8      	; 0xf0a <usart_init_rs232+0xb0>
     f02:	61 e0       	ldi	r22, 0x01	; 1
     f04:	84 e0       	ldi	r24, 0x04	; 4
     f06:	c1 d6       	rcall	.+3458   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     f08:	97 c0       	rjmp	.+302    	; 0x1038 <usart_init_rs232+0x1de>
     f0a:	c1 15       	cp	r28, r1
     f0c:	8a e0       	ldi	r24, 0x0A	; 10
     f0e:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     f10:	21 f4       	brne	.+8      	; 0xf1a <usart_init_rs232+0xc0>
     f12:	61 e0       	ldi	r22, 0x01	; 1
     f14:	85 e0       	ldi	r24, 0x05	; 5
     f16:	b9 d6       	rcall	.+3442   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
     f18:	8f c0       	rjmp	.+286    	; 0x1038 <usart_init_rs232+0x1de>
     f1a:	c1 15       	cp	r28, r1
     f1c:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
     f1e:	de 07       	cpc	r29, r30
     f20:	21 f4       	brne	.+8      	; 0xf2a <usart_init_rs232+0xd0>
     f22:	61 e0       	ldi	r22, 0x01	; 1
     f24:	86 e0       	ldi	r24, 0x06	; 6
     f26:	b1 d6       	rcall	.+3426   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     f28:	87 c0       	rjmp	.+270    	; 0x1038 <usart_init_rs232+0x1de>
     f2a:	c0 34       	cpi	r28, 0x40	; 64
     f2c:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     f2e:	df 07       	cpc	r29, r31
     f30:	21 f4       	brne	.+8      	; 0xf3a <usart_init_rs232+0xe0>
     f32:	62 e0       	ldi	r22, 0x02	; 2
     f34:	83 e0       	ldi	r24, 0x03	; 3
     f36:	a9 d6       	rcall	.+3410   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     f38:	7f c0       	rjmp	.+254    	; 0x1038 <usart_init_rs232+0x1de>
     f3a:	c0 34       	cpi	r28, 0x40	; 64
     f3c:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     f3e:	d8 07       	cpc	r29, r24
     f40:	21 f4       	brne	.+8      	; 0xf4a <usart_init_rs232+0xf0>
     f42:	62 e0       	ldi	r22, 0x02	; 2
     f44:	84 e0       	ldi	r24, 0x04	; 4
     f46:	a1 d6       	rcall	.+3394   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
     f48:	77 c0       	rjmp	.+238    	; 0x1038 <usart_init_rs232+0x1de>
     f4a:	c0 34       	cpi	r28, 0x40	; 64
     f4c:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
     f4e:	de 07       	cpc	r29, r30
     f50:	21 f4       	brne	.+8      	; 0xf5a <usart_init_rs232+0x100>
     f52:	62 e0       	ldi	r22, 0x02	; 2
     f54:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     f56:	99 d6       	rcall	.+3378   	; 0x1c8a <sysclk_enable_module>
     f58:	6f c0       	rjmp	.+222    	; 0x1038 <usart_init_rs232+0x1de>
     f5a:	c0 39       	cpi	r28, 0x90	; 144
     f5c:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     f5e:	df 07       	cpc	r29, r31
     f60:	21 f4       	brne	.+8      	; 0xf6a <usart_init_rs232+0x110>
     f62:	64 e0       	ldi	r22, 0x04	; 4
     f64:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     f66:	91 d6       	rcall	.+3362   	; 0x1c8a <sysclk_enable_module>
     f68:	67 c0       	rjmp	.+206    	; 0x1038 <usart_init_rs232+0x1de>
     f6a:	c0 39       	cpi	r28, 0x90	; 144
     f6c:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     f6e:	d8 07       	cpc	r29, r24
     f70:	21 f4       	brne	.+8      	; 0xf7a <usart_init_rs232+0x120>
     f72:	64 e0       	ldi	r22, 0x04	; 4
     f74:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     f76:	89 d6       	rcall	.+3346   	; 0x1c8a <sysclk_enable_module>
     f78:	5f c0       	rjmp	.+190    	; 0x1038 <usart_init_rs232+0x1de>
     f7a:	c0 39       	cpi	r28, 0x90	; 144
     f7c:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     f7e:	de 07       	cpc	r29, r30
     f80:	21 f4       	brne	.+8      	; 0xf8a <usart_init_rs232+0x130>
     f82:	64 e0       	ldi	r22, 0x04	; 4
     f84:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
     f86:	81 d6       	rcall	.+3330   	; 0x1c8a <sysclk_enable_module>
     f88:	57 c0       	rjmp	.+174    	; 0x1038 <usart_init_rs232+0x1de>
     f8a:	c0 39       	cpi	r28, 0x90	; 144
     f8c:	fb e0       	ldi	r31, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
     f8e:	df 07       	cpc	r29, r31
     f90:	21 f4       	brne	.+8      	; 0xf9a <usart_init_rs232+0x140>
     f92:	64 e0       	ldi	r22, 0x04	; 4
     f94:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     f96:	79 d6       	rcall	.+3314   	; 0x1c8a <sysclk_enable_module>
     f98:	4f c0       	rjmp	.+158    	; 0x1038 <usart_init_rs232+0x1de>
     f9a:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     f9c:	88 e0       	ldi	r24, 0x08	; 8
     f9e:	d8 07       	cpc	r29, r24
     fa0:	21 f4       	brne	.+8      	; 0xfaa <usart_init_rs232+0x150>
     fa2:	68 e0       	ldi	r22, 0x08	; 8
     fa4:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     fa6:	71 d6       	rcall	.+3298   	; 0x1c8a <sysclk_enable_module>
     fa8:	47 c0       	rjmp	.+142    	; 0x1038 <usart_init_rs232+0x1de>
     faa:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     fac:	e9 e0       	ldi	r30, 0x09	; 9
     fae:	de 07       	cpc	r29, r30
     fb0:	21 f4       	brne	.+8      	; 0xfba <usart_init_rs232+0x160>
     fb2:	68 e0       	ldi	r22, 0x08	; 8
     fb4:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     fb6:	69 d6       	rcall	.+3282   	; 0x1c8a <sysclk_enable_module>
     fb8:	3f c0       	rjmp	.+126    	; 0x1038 <usart_init_rs232+0x1de>
     fba:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     fbc:	f8 e0       	ldi	r31, 0x08	; 8
     fbe:	df 07       	cpc	r29, r31
     fc0:	21 f4       	brne	.+8      	; 0xfca <usart_init_rs232+0x170>
     fc2:	60 e1       	ldi	r22, 0x10	; 16
     fc4:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     fc6:	61 d6       	rcall	.+3266   	; 0x1c8a <sysclk_enable_module>
     fc8:	37 c0       	rjmp	.+110    	; 0x1038 <usart_init_rs232+0x1de>
     fca:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     fcc:	89 e0       	ldi	r24, 0x09	; 9
     fce:	d8 07       	cpc	r29, r24
     fd0:	21 f4       	brne	.+8      	; 0xfda <usart_init_rs232+0x180>
     fd2:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     fd4:	84 e0       	ldi	r24, 0x04	; 4
     fd6:	59 d6       	rcall	.+3250   	; 0x1c8a <sysclk_enable_module>
     fd8:	2f c0       	rjmp	.+94     	; 0x1038 <usart_init_rs232+0x1de>
     fda:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     fdc:	ea e0       	ldi	r30, 0x0A	; 10
     fde:	de 07       	cpc	r29, r30
     fe0:	21 f4       	brne	.+8      	; 0xfea <usart_init_rs232+0x190>
     fe2:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
     fe4:	85 e0       	ldi	r24, 0x05	; 5
     fe6:	51 d6       	rcall	.+3234   	; 0x1c8a <sysclk_enable_module>
     fe8:	27 c0       	rjmp	.+78     	; 0x1038 <usart_init_rs232+0x1de>
     fea:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
     fec:	fb e0       	ldi	r31, 0x0B	; 11
     fee:	df 07       	cpc	r29, r31
     ff0:	21 f4       	brne	.+8      	; 0xffa <usart_init_rs232+0x1a0>
     ff2:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     ff4:	86 e0       	ldi	r24, 0x06	; 6
     ff6:	49 d6       	rcall	.+3218   	; 0x1c8a <sysclk_enable_module>
     ff8:	1f c0       	rjmp	.+62     	; 0x1038 <usart_init_rs232+0x1de>
     ffa:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     ffc:	88 e0       	ldi	r24, 0x08	; 8
     ffe:	d8 07       	cpc	r29, r24
    1000:	21 f4       	brne	.+8      	; 0x100a <usart_init_rs232+0x1b0>
    1002:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    1004:	83 e0       	ldi	r24, 0x03	; 3
    1006:	41 d6       	rcall	.+3202   	; 0x1c8a <sysclk_enable_module>
    1008:	17 c0       	rjmp	.+46     	; 0x1038 <usart_init_rs232+0x1de>
    100a:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    100c:	e9 e0       	ldi	r30, 0x09	; 9
    100e:	de 07       	cpc	r29, r30
    1010:	21 f4       	brne	.+8      	; 0x101a <usart_init_rs232+0x1c0>
    1012:	60 e2       	ldi	r22, 0x20	; 32
    1014:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    1016:	39 d6       	rcall	.+3186   	; 0x1c8a <sysclk_enable_module>
    1018:	0f c0       	rjmp	.+30     	; 0x1038 <usart_init_rs232+0x1de>
    101a:	c0 38       	cpi	r28, 0x80	; 128
    101c:	f4 e0       	ldi	r31, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    101e:	df 07       	cpc	r29, r31
    1020:	21 f4       	brne	.+8      	; 0x102a <usart_init_rs232+0x1d0>
    1022:	60 e4       	ldi	r22, 0x40	; 64
    1024:	83 e0       	ldi	r24, 0x03	; 3
    1026:	31 d6       	rcall	.+3170   	; 0x1c8a <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    1028:	07 c0       	rjmp	.+14     	; 0x1038 <usart_init_rs232+0x1de>
    102a:	c0 3a       	cpi	r28, 0xA0	; 160
    102c:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    102e:	d8 07       	cpc	r29, r24
    1030:	19 f4       	brne	.+6      	; 0x1038 <usart_init_rs232+0x1de>
    1032:	60 e4       	ldi	r22, 0x40	; 64
    1034:	85 e0       	ldi	r24, 0x05	; 5
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    1036:	29 d6       	rcall	.+3154   	; 0x1c8a <sysclk_enable_module>
    1038:	8d 81       	ldd	r24, Y+5	; 0x05
    103a:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    103c:	8d 83       	std	Y+5, r24	; 0x05
    103e:	f8 01       	movw	r30, r16
    1040:	95 81       	ldd	r25, Z+5	; 0x05
    1042:	84 81       	ldd	r24, Z+4	; 0x04
    1044:	89 2b       	or	r24, r25
    1046:	96 81       	ldd	r25, Z+6	; 0x06
    1048:	91 11       	cpse	r25, r1
    104a:	98 e0       	ldi	r25, 0x08	; 8
    104c:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    104e:	8d 83       	std	Y+5, r24	; 0x05
    1050:	f8 01       	movw	r30, r16
    1052:	40 81       	ld	r20, Z
    1054:	51 81       	ldd	r21, Z+1	; 0x01
    1056:	62 81       	ldd	r22, Z+2	; 0x02
    1058:	73 81       	ldd	r23, Z+3	; 0x03
    105a:	00 e8       	ldi	r16, 0x80	; 128
    105c:	14 e8       	ldi	r17, 0x84	; 132
    105e:	2e e1       	ldi	r18, 0x1E	; 30
    1060:	30 e0       	ldi	r19, 0x00	; 0
    1062:	ce 01       	movw	r24, r28
    1064:	e7 dd       	rcall	.-1074   	; 0xc34 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    1066:	9c 81       	ldd	r25, Y+4	; 0x04
    1068:	98 60       	ori	r25, 0x08	; 8
    106a:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    106c:	9c 81       	ldd	r25, Y+4	; 0x04
    106e:	90 61       	ori	r25, 0x10	; 16
    1070:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    1072:	df 91       	pop	r29
    1074:	cf 91       	pop	r28
    1076:	1f 91       	pop	r17
    1078:	0f 91       	pop	r16
    107a:	08 95       	ret

0000107c <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    107c:	cf 92       	push	r12
    107e:	df 92       	push	r13
    1080:	ef 92       	push	r14
    1082:	ff 92       	push	r15
    1084:	0f 93       	push	r16
    1086:	1f 93       	push	r17
    1088:	cf 93       	push	r28
    108a:	df 93       	push	r29
    108c:	ec 01       	movw	r28, r24
	uint16_t bsel_value;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
    108e:	d9 01       	movw	r26, r18
    1090:	c8 01       	movw	r24, r16
    1092:	b6 95       	lsr	r27
    1094:	a7 95       	ror	r26
    1096:	97 95       	ror	r25
    1098:	87 95       	ror	r24
    109a:	48 17       	cp	r20, r24
    109c:	59 07       	cpc	r21, r25
    109e:	6a 07       	cpc	r22, r26
    10a0:	7b 07       	cpc	r23, r27
    10a2:	78 f4       	brcc	.+30     	; 0x10c2 <usart_spi_set_baudrate+0x46>
		bsel_value = (cpu_hz / (baud * 2)) - 1;
    10a4:	6a 01       	movw	r12, r20
    10a6:	7b 01       	movw	r14, r22
    10a8:	cc 0c       	add	r12, r12
    10aa:	dd 1c       	adc	r13, r13
    10ac:	ee 1c       	adc	r14, r14
    10ae:	ff 1c       	adc	r15, r15
    10b0:	c9 01       	movw	r24, r18
    10b2:	b8 01       	movw	r22, r16
    10b4:	a7 01       	movw	r20, r14
    10b6:	96 01       	movw	r18, r12
    10b8:	0e 94 e5 1a 	call	0x35ca	; 0x35ca <__udivmodsi4>
    10bc:	21 50       	subi	r18, 0x01	; 1
    10be:	31 09       	sbc	r19, r1
    10c0:	02 c0       	rjmp	.+4      	; 0x10c6 <usart_spi_set_baudrate+0x4a>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		bsel_value = 0;
    10c2:	20 e0       	ldi	r18, 0x00	; 0
    10c4:	30 e0       	ldi	r19, 0x00	; 0
	}

	(usart)->BAUDCTRLB = (uint8_t)((~USART_BSCALE_gm) & (bsel_value >> 8));
    10c6:	83 2f       	mov	r24, r19
    10c8:	8f 70       	andi	r24, 0x0F	; 15
    10ca:	8f 83       	std	Y+7, r24	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)(bsel_value);
    10cc:	2e 83       	std	Y+6, r18	; 0x06
}
    10ce:	df 91       	pop	r29
    10d0:	cf 91       	pop	r28
    10d2:	1f 91       	pop	r17
    10d4:	0f 91       	pop	r16
    10d6:	ff 90       	pop	r15
    10d8:	ef 90       	pop	r14
    10da:	df 90       	pop	r13
    10dc:	cf 90       	pop	r12
    10de:	08 95       	ret

000010e0 <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    10e0:	df 92       	push	r13
    10e2:	ef 92       	push	r14
    10e4:	ff 92       	push	r15
    10e6:	0f 93       	push	r16
    10e8:	1f 93       	push	r17
    10ea:	cf 93       	push	r28
    10ec:	df 93       	push	r29
    10ee:	1f 92       	push	r1
    10f0:	cd b7       	in	r28, 0x3d	; 61
    10f2:	de b7       	in	r29, 0x3e	; 62
    10f4:	7c 01       	movw	r14, r24
    10f6:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    10f8:	00 97       	sbiw	r24, 0x00	; 0
    10fa:	09 f4       	brne	.+2      	; 0x10fe <usart_init_spi+0x1e>
    10fc:	b2 c1       	rjmp	.+868    	; 0x1462 <usart_init_spi+0x382>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    10fe:	80 3c       	cpi	r24, 0xC0	; 192
    1100:	91 05       	cpc	r25, r1
    1102:	21 f4       	brne	.+8      	; 0x110c <usart_init_spi+0x2c>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    1104:	60 e1       	ldi	r22, 0x10	; 16
    1106:	80 e0       	ldi	r24, 0x00	; 0
    1108:	c0 d5       	rcall	.+2944   	; 0x1c8a <sysclk_enable_module>
    110a:	ab c1       	rjmp	.+854    	; 0x1462 <usart_init_spi+0x382>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    110c:	80 e8       	ldi	r24, 0x80	; 128
    110e:	e8 16       	cp	r14, r24
    1110:	81 e0       	ldi	r24, 0x01	; 1
    1112:	f8 06       	cpc	r15, r24
    1114:	21 f4       	brne	.+8      	; 0x111e <usart_init_spi+0x3e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    1116:	62 e0       	ldi	r22, 0x02	; 2
    1118:	80 e0       	ldi	r24, 0x00	; 0
    111a:	b7 d5       	rcall	.+2926   	; 0x1c8a <sysclk_enable_module>
    111c:	a2 c1       	rjmp	.+836    	; 0x1462 <usart_init_spi+0x382>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    111e:	e1 14       	cp	r14, r1
    1120:	e1 e0       	ldi	r30, 0x01	; 1
    1122:	fe 06       	cpc	r15, r30
    1124:	21 f4       	brne	.+8      	; 0x112e <usart_init_spi+0x4e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    1126:	61 e0       	ldi	r22, 0x01	; 1
    1128:	80 e0       	ldi	r24, 0x00	; 0
    112a:	af d5       	rcall	.+2910   	; 0x1c8a <sysclk_enable_module>
    112c:	9a c1       	rjmp	.+820    	; 0x1462 <usart_init_spi+0x382>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    112e:	f0 e8       	ldi	r31, 0x80	; 128
    1130:	ef 16       	cp	r14, r31
    1132:	f3 e0       	ldi	r31, 0x03	; 3
    1134:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    1136:	21 f4       	brne	.+8      	; 0x1140 <usart_init_spi+0x60>
    1138:	61 e0       	ldi	r22, 0x01	; 1
    113a:	81 e0       	ldi	r24, 0x01	; 1
    113c:	a6 d5       	rcall	.+2892   	; 0x1c8a <sysclk_enable_module>
    113e:	91 c1       	rjmp	.+802    	; 0x1462 <usart_init_spi+0x382>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    1140:	30 e9       	ldi	r19, 0x90	; 144
    1142:	e3 16       	cp	r14, r19
    1144:	33 e0       	ldi	r19, 0x03	; 3
    1146:	f3 06       	cpc	r15, r19
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    1148:	21 f4       	brne	.+8      	; 0x1152 <usart_init_spi+0x72>
    114a:	61 e0       	ldi	r22, 0x01	; 1
    114c:	82 e0       	ldi	r24, 0x02	; 2
    114e:	9d d5       	rcall	.+2874   	; 0x1c8a <sysclk_enable_module>
    1150:	88 c1       	rjmp	.+784    	; 0x1462 <usart_init_spi+0x382>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    1152:	e1 14       	cp	r14, r1
    1154:	82 e0       	ldi	r24, 0x02	; 2
    1156:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    1158:	21 f4       	brne	.+8      	; 0x1162 <usart_init_spi+0x82>
    115a:	62 e0       	ldi	r22, 0x02	; 2
    115c:	81 e0       	ldi	r24, 0x01	; 1
    115e:	95 d5       	rcall	.+2858   	; 0x1c8a <sysclk_enable_module>
    1160:	80 c1       	rjmp	.+768    	; 0x1462 <usart_init_spi+0x382>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    1162:	e0 e4       	ldi	r30, 0x40	; 64
    1164:	ee 16       	cp	r14, r30
    1166:	e2 e0       	ldi	r30, 0x02	; 2
    1168:	fe 06       	cpc	r15, r30
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    116a:	21 f4       	brne	.+8      	; 0x1174 <usart_init_spi+0x94>
    116c:	62 e0       	ldi	r22, 0x02	; 2
    116e:	82 e0       	ldi	r24, 0x02	; 2
    1170:	8c d5       	rcall	.+2840   	; 0x1c8a <sysclk_enable_module>
    1172:	77 c1       	rjmp	.+750    	; 0x1462 <usart_init_spi+0x382>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    1174:	f0 e2       	ldi	r31, 0x20	; 32
    1176:	ef 16       	cp	r14, r31
    1178:	f3 e0       	ldi	r31, 0x03	; 3
    117a:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    117c:	21 f4       	brne	.+8      	; 0x1186 <usart_init_spi+0xa6>
    117e:	64 e0       	ldi	r22, 0x04	; 4
    1180:	82 e0       	ldi	r24, 0x02	; 2
    1182:	83 d5       	rcall	.+2822   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    1184:	6e c1       	rjmp	.+732    	; 0x1462 <usart_init_spi+0x382>
    1186:	e1 14       	cp	r14, r1
    1188:	38 e0       	ldi	r19, 0x08	; 8
    118a:	f3 06       	cpc	r15, r19
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    118c:	21 f4       	brne	.+8      	; 0x1196 <usart_init_spi+0xb6>
    118e:	61 e0       	ldi	r22, 0x01	; 1
    1190:	83 e0       	ldi	r24, 0x03	; 3
    1192:	7b d5       	rcall	.+2806   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    1194:	66 c1       	rjmp	.+716    	; 0x1462 <usart_init_spi+0x382>
    1196:	e1 14       	cp	r14, r1
    1198:	89 e0       	ldi	r24, 0x09	; 9
    119a:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    119c:	21 f4       	brne	.+8      	; 0x11a6 <usart_init_spi+0xc6>
    119e:	61 e0       	ldi	r22, 0x01	; 1
    11a0:	84 e0       	ldi	r24, 0x04	; 4
    11a2:	73 d5       	rcall	.+2790   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    11a4:	5e c1       	rjmp	.+700    	; 0x1462 <usart_init_spi+0x382>
    11a6:	e1 14       	cp	r14, r1
    11a8:	ea e0       	ldi	r30, 0x0A	; 10
    11aa:	fe 06       	cpc	r15, r30
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    11ac:	21 f4       	brne	.+8      	; 0x11b6 <usart_init_spi+0xd6>
    11ae:	61 e0       	ldi	r22, 0x01	; 1
    11b0:	85 e0       	ldi	r24, 0x05	; 5
    11b2:	6b d5       	rcall	.+2774   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    11b4:	56 c1       	rjmp	.+684    	; 0x1462 <usart_init_spi+0x382>
    11b6:	e1 14       	cp	r14, r1
    11b8:	fb e0       	ldi	r31, 0x0B	; 11
    11ba:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    11bc:	21 f4       	brne	.+8      	; 0x11c6 <usart_init_spi+0xe6>
    11be:	61 e0       	ldi	r22, 0x01	; 1
    11c0:	86 e0       	ldi	r24, 0x06	; 6
    11c2:	63 d5       	rcall	.+2758   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    11c4:	4e c1       	rjmp	.+668    	; 0x1462 <usart_init_spi+0x382>
    11c6:	30 e4       	ldi	r19, 0x40	; 64
    11c8:	e3 16       	cp	r14, r19
    11ca:	38 e0       	ldi	r19, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    11cc:	f3 06       	cpc	r15, r19
    11ce:	21 f4       	brne	.+8      	; 0x11d8 <usart_init_spi+0xf8>
    11d0:	62 e0       	ldi	r22, 0x02	; 2
    11d2:	83 e0       	ldi	r24, 0x03	; 3
    11d4:	5a d5       	rcall	.+2740   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    11d6:	45 c1       	rjmp	.+650    	; 0x1462 <usart_init_spi+0x382>
    11d8:	80 e4       	ldi	r24, 0x40	; 64
    11da:	e8 16       	cp	r14, r24
    11dc:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    11de:	f8 06       	cpc	r15, r24
    11e0:	21 f4       	brne	.+8      	; 0x11ea <usart_init_spi+0x10a>
    11e2:	62 e0       	ldi	r22, 0x02	; 2
    11e4:	84 e0       	ldi	r24, 0x04	; 4
    11e6:	51 d5       	rcall	.+2722   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    11e8:	3c c1       	rjmp	.+632    	; 0x1462 <usart_init_spi+0x382>
    11ea:	e0 e4       	ldi	r30, 0x40	; 64
    11ec:	ee 16       	cp	r14, r30
    11ee:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    11f0:	fe 06       	cpc	r15, r30
    11f2:	21 f4       	brne	.+8      	; 0x11fc <usart_init_spi+0x11c>
    11f4:	62 e0       	ldi	r22, 0x02	; 2
    11f6:	85 e0       	ldi	r24, 0x05	; 5
    11f8:	48 d5       	rcall	.+2704   	; 0x1c8a <sysclk_enable_module>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    11fa:	33 c1       	rjmp	.+614    	; 0x1462 <usart_init_spi+0x382>
    11fc:	f0 e9       	ldi	r31, 0x90	; 144
    11fe:	ef 16       	cp	r14, r31
    1200:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1202:	ff 06       	cpc	r15, r31
    1204:	21 f4       	brne	.+8      	; 0x120e <usart_init_spi+0x12e>
    1206:	64 e0       	ldi	r22, 0x04	; 4
    1208:	83 e0       	ldi	r24, 0x03	; 3
    120a:	3f d5       	rcall	.+2686   	; 0x1c8a <sysclk_enable_module>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    120c:	2a c1       	rjmp	.+596    	; 0x1462 <usart_init_spi+0x382>
    120e:	30 e9       	ldi	r19, 0x90	; 144
    1210:	e3 16       	cp	r14, r19
    1212:	39 e0       	ldi	r19, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1214:	f3 06       	cpc	r15, r19
    1216:	21 f4       	brne	.+8      	; 0x1220 <usart_init_spi+0x140>
    1218:	64 e0       	ldi	r22, 0x04	; 4
    121a:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    121c:	36 d5       	rcall	.+2668   	; 0x1c8a <sysclk_enable_module>
    121e:	21 c1       	rjmp	.+578    	; 0x1462 <usart_init_spi+0x382>
    1220:	80 e9       	ldi	r24, 0x90	; 144
    1222:	e8 16       	cp	r14, r24
    1224:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1226:	f8 06       	cpc	r15, r24
    1228:	21 f4       	brne	.+8      	; 0x1232 <usart_init_spi+0x152>
    122a:	64 e0       	ldi	r22, 0x04	; 4
    122c:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    122e:	2d d5       	rcall	.+2650   	; 0x1c8a <sysclk_enable_module>
    1230:	18 c1       	rjmp	.+560    	; 0x1462 <usart_init_spi+0x382>
    1232:	e0 e9       	ldi	r30, 0x90	; 144
    1234:	ee 16       	cp	r14, r30
    1236:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    1238:	fe 06       	cpc	r15, r30
    123a:	21 f4       	brne	.+8      	; 0x1244 <usart_init_spi+0x164>
    123c:	64 e0       	ldi	r22, 0x04	; 4
    123e:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    1240:	24 d5       	rcall	.+2632   	; 0x1c8a <sysclk_enable_module>
    1242:	0f c1       	rjmp	.+542    	; 0x1462 <usart_init_spi+0x382>
    1244:	f0 ec       	ldi	r31, 0xC0	; 192
    1246:	ef 16       	cp	r14, r31
    1248:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    124a:	ff 06       	cpc	r15, r31
    124c:	21 f4       	brne	.+8      	; 0x1256 <usart_init_spi+0x176>
    124e:	68 e0       	ldi	r22, 0x08	; 8
    1250:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    1252:	1b d5       	rcall	.+2614   	; 0x1c8a <sysclk_enable_module>
    1254:	06 c1       	rjmp	.+524    	; 0x1462 <usart_init_spi+0x382>
    1256:	30 ec       	ldi	r19, 0xC0	; 192
    1258:	e3 16       	cp	r14, r19
    125a:	39 e0       	ldi	r19, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    125c:	f3 06       	cpc	r15, r19
    125e:	21 f4       	brne	.+8      	; 0x1268 <usart_init_spi+0x188>
    1260:	68 e0       	ldi	r22, 0x08	; 8
    1262:	84 e0       	ldi	r24, 0x04	; 4
    1264:	12 d5       	rcall	.+2596   	; 0x1c8a <sysclk_enable_module>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    1266:	fd c0       	rjmp	.+506    	; 0x1462 <usart_init_spi+0x382>
    1268:	80 ea       	ldi	r24, 0xA0	; 160
    126a:	e8 16       	cp	r14, r24
    126c:	88 e0       	ldi	r24, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    126e:	f8 06       	cpc	r15, r24
    1270:	61 f4       	brne	.+24     	; 0x128a <usart_init_spi+0x1aa>
    1272:	60 e1       	ldi	r22, 0x10	; 16
    1274:	83 e0       	ldi	r24, 0x03	; 3
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    1276:	09 d5       	rcall	.+2578   	; 0x1c8a <sysclk_enable_module>
    1278:	e0 ea       	ldi	r30, 0xA0	; 160
    127a:	f8 e0       	ldi	r31, 0x08	; 8
    127c:	84 81       	ldd	r24, Z+4	; 0x04
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    127e:	8f 7e       	andi	r24, 0xEF	; 239
    1280:	84 83       	std	Z+4, r24	; 0x04
    1282:	f8 01       	movw	r30, r16
    1284:	24 81       	ldd	r18, Z+4	; 0x04
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1286:	22 50       	subi	r18, 0x02	; 2
    1288:	4c c0       	rjmp	.+152    	; 0x1322 <usart_init_spi+0x242>
    128a:	f0 ea       	ldi	r31, 0xA0	; 160
    128c:	ef 16       	cp	r14, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    128e:	f9 e0       	ldi	r31, 0x09	; 9
    1290:	ff 06       	cpc	r15, r31
    1292:	21 f4       	brne	.+8      	; 0x129c <usart_init_spi+0x1bc>
    1294:	60 e1       	ldi	r22, 0x10	; 16
    1296:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1298:	f8 d4       	rcall	.+2544   	; 0x1c8a <sysclk_enable_module>
    129a:	e3 c0       	rjmp	.+454    	; 0x1462 <usart_init_spi+0x382>
    129c:	30 ea       	ldi	r19, 0xA0	; 160
    129e:	e3 16       	cp	r14, r19
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    12a0:	3a e0       	ldi	r19, 0x0A	; 10
    12a2:	f3 06       	cpc	r15, r19
    12a4:	21 f4       	brne	.+8      	; 0x12ae <usart_init_spi+0x1ce>
    12a6:	60 e1       	ldi	r22, 0x10	; 16
    12a8:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    12aa:	ef d4       	rcall	.+2526   	; 0x1c8a <sysclk_enable_module>
    12ac:	da c0       	rjmp	.+436    	; 0x1462 <usart_init_spi+0x382>
    12ae:	80 ea       	ldi	r24, 0xA0	; 160
    12b0:	e8 16       	cp	r14, r24
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    12b2:	8b e0       	ldi	r24, 0x0B	; 11
    12b4:	f8 06       	cpc	r15, r24
    12b6:	21 f4       	brne	.+8      	; 0x12c0 <usart_init_spi+0x1e0>
    12b8:	60 e1       	ldi	r22, 0x10	; 16
    12ba:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    12bc:	e6 d4       	rcall	.+2508   	; 0x1c8a <sysclk_enable_module>
    12be:	d1 c0       	rjmp	.+418    	; 0x1462 <usart_init_spi+0x382>
    12c0:	e0 eb       	ldi	r30, 0xB0	; 176
    12c2:	ee 16       	cp	r14, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    12c4:	e8 e0       	ldi	r30, 0x08	; 8
    12c6:	fe 06       	cpc	r15, r30
    12c8:	21 f4       	brne	.+8      	; 0x12d2 <usart_init_spi+0x1f2>
    12ca:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    12cc:	83 e0       	ldi	r24, 0x03	; 3
    12ce:	dd d4       	rcall	.+2490   	; 0x1c8a <sysclk_enable_module>
    12d0:	c8 c0       	rjmp	.+400    	; 0x1462 <usart_init_spi+0x382>
    12d2:	f0 eb       	ldi	r31, 0xB0	; 176
    12d4:	ef 16       	cp	r14, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    12d6:	f9 e0       	ldi	r31, 0x09	; 9
    12d8:	ff 06       	cpc	r15, r31
    12da:	21 f4       	brne	.+8      	; 0x12e4 <usart_init_spi+0x204>
    12dc:	60 e2       	ldi	r22, 0x20	; 32
    12de:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    12e0:	d4 d4       	rcall	.+2472   	; 0x1c8a <sysclk_enable_module>
    12e2:	bf c0       	rjmp	.+382    	; 0x1462 <usart_init_spi+0x382>
    12e4:	30 e8       	ldi	r19, 0x80	; 128
    12e6:	e3 16       	cp	r14, r19
    12e8:	34 e0       	ldi	r19, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    12ea:	f3 06       	cpc	r15, r19
    12ec:	21 f4       	brne	.+8      	; 0x12f6 <usart_init_spi+0x216>
    12ee:	60 e4       	ldi	r22, 0x40	; 64
    12f0:	83 e0       	ldi	r24, 0x03	; 3
    12f2:	cb d4       	rcall	.+2454   	; 0x1c8a <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    12f4:	b6 c0       	rjmp	.+364    	; 0x1462 <usart_init_spi+0x382>
    12f6:	80 ea       	ldi	r24, 0xA0	; 160
    12f8:	e8 16       	cp	r14, r24
    12fa:	84 e0       	ldi	r24, 0x04	; 4
    12fc:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    12fe:	21 f4       	brne	.+8      	; 0x1308 <usart_init_spi+0x228>
    1300:	60 e4       	ldi	r22, 0x40	; 64
    1302:	85 e0       	ldi	r24, 0x05	; 5
    1304:	c2 d4       	rcall	.+2436   	; 0x1c8a <sysclk_enable_module>
    1306:	ad c0       	rjmp	.+346    	; 0x1462 <usart_init_spi+0x382>
    1308:	f7 01       	movw	r30, r14
    130a:	84 81       	ldd	r24, Z+4	; 0x04
    130c:	8f 7e       	andi	r24, 0xEF	; 239
    130e:	84 83       	std	Z+4, r24	; 0x04
    1310:	fb 01       	movw	r30, r22
    1312:	24 81       	ldd	r18, Z+4	; 0x04
    1314:	22 50       	subi	r18, 0x02	; 2
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    1316:	c7 01       	movw	r24, r14
    1318:	f0 ea       	ldi	r31, 0xA0	; 160
    131a:	ef 16       	cp	r14, r31
    131c:	f8 e0       	ldi	r31, 0x08	; 8
    131e:	ff 06       	cpc	r15, r31
    1320:	49 f4       	brne	.+18     	; 0x1334 <usart_init_spi+0x254>
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
    1322:	80 91 4e 06 	lds	r24, 0x064E	; 0x80064e <__TEXT_REGION_LENGTH__+0x70064e>
    1326:	84 fd       	sbrc	r24, 4
    1328:	a5 c0       	rjmp	.+330    	; 0x1474 <usart_init_spi+0x394>
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
    132a:	0f 2e       	mov	r0, r31
    132c:	f1 e1       	ldi	r31, 0x11	; 17
    132e:	df 2e       	mov	r13, r31
    1330:	f0 2d       	mov	r31, r0
    1332:	a4 c0       	rjmp	.+328    	; 0x147c <usart_init_spi+0x39c>
		sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
    1334:	80 3b       	cpi	r24, 0xB0	; 176
    1336:	38 e0       	ldi	r19, 0x08	; 8
    1338:	93 07       	cpc	r25, r19
    133a:	91 f0       	breq	.+36     	; 0x1360 <usart_init_spi+0x280>
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
	}
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
    133c:	80 3a       	cpi	r24, 0xA0	; 160
    133e:	e9 e0       	ldi	r30, 0x09	; 9
    1340:	9e 07       	cpc	r25, r30
    1342:	49 f4       	brne	.+18     	; 0x1356 <usart_init_spi+0x276>
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
    1344:	30 91 6e 06 	lds	r19, 0x066E	; 0x80066e <__TEXT_REGION_LENGTH__+0x70066e>
    1348:	34 fd       	sbrc	r19, 4
    134a:	9b c0       	rjmp	.+310    	; 0x1482 <usart_init_spi+0x3a2>
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
    134c:	0f 2e       	mov	r0, r31
    134e:	f9 e1       	ldi	r31, 0x19	; 25
    1350:	df 2e       	mov	r13, r31
    1352:	f0 2d       	mov	r31, r0
    1354:	16 c0       	rjmp	.+44     	; 0x1382 <usart_init_spi+0x2a2>
		sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
    1356:	80 3b       	cpi	r24, 0xB0	; 176
    1358:	f9 e0       	ldi	r31, 0x09	; 9
    135a:	9f 07       	cpc	r25, r31
    135c:	f1 f0       	breq	.+60     	; 0x139a <usart_init_spi+0x2ba>
    135e:	04 c0       	rjmp	.+8      	; 0x1368 <usart_init_spi+0x288>
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    1360:	0f 2e       	mov	r0, r31
    1362:	f5 e1       	ldi	r31, 0x15	; 21
    1364:	df 2e       	mov	r13, r31
    1366:	f0 2d       	mov	r31, r0
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
	}
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
    1368:	80 3a       	cpi	r24, 0xA0	; 160
    136a:	3a e0       	ldi	r19, 0x0A	; 10
    136c:	93 07       	cpc	r25, r19
    136e:	49 f4       	brne	.+18     	; 0x1382 <usart_init_spi+0x2a2>
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
    1370:	80 91 8e 06 	lds	r24, 0x068E	; 0x80068e <__TEXT_REGION_LENGTH__+0x70068e>
    1374:	84 fd       	sbrc	r24, 4
    1376:	8a c0       	rjmp	.+276    	; 0x148c <usart_init_spi+0x3ac>
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 1);
    1378:	0f 2e       	mov	r0, r31
    137a:	f1 e2       	ldi	r31, 0x21	; 33
    137c:	df 2e       	mov	r13, r31
    137e:	f0 2d       	mov	r31, r0
    1380:	15 c0       	rjmp	.+42     	; 0x13ac <usart_init_spi+0x2cc>
	if ((uint16_t)usart == (uint16_t)&USARTE1) {
		sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
	}
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
    1382:	80 3a       	cpi	r24, 0xA0	; 160
    1384:	9b 40       	sbci	r25, 0x0B	; 11
    1386:	91 f4       	brne	.+36     	; 0x13ac <usart_init_spi+0x2cc>
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
    1388:	80 91 ae 06 	lds	r24, 0x06AE	; 0x8006ae <__TEXT_REGION_LENGTH__+0x7006ae>
    138c:	84 fd       	sbrc	r24, 4
    138e:	0a c0       	rjmp	.+20     	; 0x13a4 <usart_init_spi+0x2c4>
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 1);
    1390:	0f 2e       	mov	r0, r31
    1392:	f9 e2       	ldi	r31, 0x29	; 41
    1394:	df 2e       	mov	r13, r31
    1396:	f0 2d       	mov	r31, r0
    1398:	09 c0       	rjmp	.+18     	; 0x13ac <usart_init_spi+0x2cc>
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    139a:	0f 2e       	mov	r0, r31
    139c:	fd e1       	ldi	r31, 0x1D	; 29
    139e:	df 2e       	mov	r13, r31
    13a0:	f0 2d       	mov	r31, r0
    13a2:	04 c0       	rjmp	.+8      	; 0x13ac <usart_init_spi+0x2cc>
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
    13a4:	0f 2e       	mov	r0, r31
    13a6:	fd e2       	ldi	r31, 0x2D	; 45
    13a8:	df 2e       	mov	r13, r31
    13aa:	f0 2d       	mov	r31, r0
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    13ac:	ed 2d       	mov	r30, r13
    13ae:	e6 95       	lsr	r30
    13b0:	e6 95       	lsr	r30
    13b2:	e6 95       	lsr	r30
    13b4:	30 e2       	ldi	r19, 0x20	; 32
    13b6:	e3 9f       	mul	r30, r19
    13b8:	f0 01       	movw	r30, r0
    13ba:	11 24       	eor	r1, r1
    13bc:	fa 5f       	subi	r31, 0xFA	; 250
    13be:	3d 2d       	mov	r19, r13
    13c0:	37 70       	andi	r19, 0x07	; 7
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    13c2:	81 e0       	ldi	r24, 0x01	; 1
    13c4:	90 e0       	ldi	r25, 0x00	; 0
    13c6:	03 2e       	mov	r0, r19
    13c8:	02 c0       	rjmp	.+4      	; 0x13ce <usart_init_spi+0x2ee>
    13ca:	88 0f       	add	r24, r24
    13cc:	99 1f       	adc	r25, r25
    13ce:	0a 94       	dec	r0
    13d0:	e2 f7       	brpl	.-8      	; 0x13ca <usart_init_spi+0x2ea>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    13d2:	81 83       	std	Z+1, r24	; 0x01
	}
#endif

	/* Configure the USART output pin */
	ioport_set_pin_dir(sck_pin, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(sck_pin,
    13d4:	22 30       	cpi	r18, 0x02	; 2
    13d6:	10 f0       	brcs	.+4      	; 0x13dc <usart_init_spi+0x2fc>
    13d8:	40 e0       	ldi	r20, 0x00	; 0
    13da:	01 c0       	rjmp	.+2      	; 0x13de <usart_init_spi+0x2fe>
    13dc:	40 e4       	ldi	r20, 0x40	; 64
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    13de:	df 01       	movw	r26, r30
    13e0:	50 96       	adiw	r26, 0x10	; 16

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
    13e2:	a3 0f       	add	r26, r19
    13e4:	b1 1d       	adc	r27, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    13e6:	9f b7       	in	r25, 0x3f	; 63
    13e8:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    13ea:	f8 94       	cli
	return flags;
    13ec:	39 81       	ldd	r19, Y+1	; 0x01
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    13ee:	2c 91       	ld	r18, X
    13f0:	27 70       	andi	r18, 0x07	; 7
    13f2:	2c 93       	st	X, r18
	*pin_ctrl |= mode;
    13f4:	9c 91       	ld	r25, X
    13f6:	94 2b       	or	r25, r20
    13f8:	9c 93       	st	X, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    13fa:	3f bf       	out	0x3f, r19	; 63
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    13fc:	85 83       	std	Z+5, r24	; 0x05
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    13fe:	f7 01       	movw	r30, r14
    1400:	85 81       	ldd	r24, Z+5	; 0x05
    1402:	80 6c       	ori	r24, 0xC0	; 192
    1404:	85 83       	std	Z+5, r24	; 0x05
			IOPORT_MODE_TOTEM | (invert_sck? IOPORT_MODE_INVERT_PIN : 0));
	ioport_set_pin_level(sck_pin, IOPORT_PIN_LEVEL_HIGH);

	usart_set_mode(usart, USART_CMODE_MSPI_gc);

	if (opt->spimode == 1 || opt->spimode == 3) {
    1406:	f8 01       	movw	r30, r16
    1408:	84 81       	ldd	r24, Z+4	; 0x04
    140a:	8d 7f       	andi	r24, 0xFD	; 253
    140c:	81 30       	cpi	r24, 0x01	; 1
    140e:	29 f4       	brne	.+10     	; 0x141a <usart_init_spi+0x33a>
		usart->CTRLC |= USART_UCPHA_bm;
    1410:	f7 01       	movw	r30, r14
    1412:	85 81       	ldd	r24, Z+5	; 0x05
    1414:	82 60       	ori	r24, 0x02	; 2
    1416:	85 83       	std	Z+5, r24	; 0x05
	} else {
		usart->CTRLC &= ~USART_UCPHA_bm;
    1418:	04 c0       	rjmp	.+8      	; 0x1422 <usart_init_spi+0x342>
    141a:	f7 01       	movw	r30, r14
    141c:	85 81       	ldd	r24, Z+5	; 0x05
    141e:	8d 7f       	andi	r24, 0xFD	; 253
	}
	if (opt->data_order) {
    1420:	85 83       	std	Z+5, r24	; 0x05
    1422:	f8 01       	movw	r30, r16
    1424:	85 81       	ldd	r24, Z+5	; 0x05
    1426:	88 23       	and	r24, r24
		(usart)->CTRLC |= USART_DORD_bm;
    1428:	29 f0       	breq	.+10     	; 0x1434 <usart_init_spi+0x354>
    142a:	f7 01       	movw	r30, r14
    142c:	85 81       	ldd	r24, Z+5	; 0x05
    142e:	84 60       	ori	r24, 0x04	; 4
    1430:	85 83       	std	Z+5, r24	; 0x05
	} else {
		(usart)->CTRLC &= ~USART_DORD_bm;
    1432:	04 c0       	rjmp	.+8      	; 0x143c <usart_init_spi+0x35c>
    1434:	f7 01       	movw	r30, r14
    1436:	85 81       	ldd	r24, Z+5	; 0x05
    1438:	8b 7f       	andi	r24, 0xFB	; 251
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    143a:	85 83       	std	Z+5, r24	; 0x05
    143c:	f8 01       	movw	r30, r16
    143e:	40 81       	ld	r20, Z
    1440:	51 81       	ldd	r21, Z+1	; 0x01
    1442:	62 81       	ldd	r22, Z+2	; 0x02
    1444:	73 81       	ldd	r23, Z+3	; 0x03
    1446:	00 e8       	ldi	r16, 0x80	; 128
    1448:	14 e8       	ldi	r17, 0x84	; 132
    144a:	2e e1       	ldi	r18, 0x1E	; 30
    144c:	30 e0       	ldi	r19, 0x00	; 0
    144e:	c7 01       	movw	r24, r14
    1450:	15 de       	rcall	.-982    	; 0x107c <usart_spi_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    1452:	f7 01       	movw	r30, r14
    1454:	84 81       	ldd	r24, Z+4	; 0x04
    1456:	88 60       	ori	r24, 0x08	; 8
    1458:	84 83       	std	Z+4, r24	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    145a:	84 81       	ldd	r24, Z+4	; 0x04
    145c:	80 61       	ori	r24, 0x10	; 16
    145e:	84 83       	std	Z+4, r24	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    1460:	1a c0       	rjmp	.+52     	; 0x1496 <usart_init_spi+0x3b6>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    1462:	f7 01       	movw	r30, r14
    1464:	84 81       	ldd	r24, Z+4	; 0x04
    1466:	8f 7e       	andi	r24, 0xEF	; 239
    1468:	84 83       	std	Z+4, r24	; 0x04
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    146a:	f8 01       	movw	r30, r16
    146c:	24 81       	ldd	r18, Z+4	; 0x04
    146e:	22 50       	subi	r18, 0x02	; 2
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    1470:	c7 01       	movw	r24, r14
    1472:	60 cf       	rjmp	.-320    	; 0x1334 <usart_init_spi+0x254>
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    1474:	0f 2e       	mov	r0, r31
    1476:	f5 e1       	ldi	r31, 0x15	; 21
    1478:	df 2e       	mov	r13, r31
    147a:	f0 2d       	mov	r31, r0
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    147c:	80 ea       	ldi	r24, 0xA0	; 160
    147e:	98 e0       	ldi	r25, 0x08	; 8
    1480:	6a cf       	rjmp	.-300    	; 0x1356 <usart_init_spi+0x276>
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    1482:	0f 2e       	mov	r0, r31
    1484:	fd e1       	ldi	r31, 0x1D	; 29
    1486:	df 2e       	mov	r13, r31
    1488:	f0 2d       	mov	r31, r0
    148a:	7b cf       	rjmp	.-266    	; 0x1382 <usart_init_spi+0x2a2>
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
    148c:	0f 2e       	mov	r0, r31
    148e:	f5 e2       	ldi	r31, 0x25	; 37
    1490:	df 2e       	mov	r13, r31
    1492:	f0 2d       	mov	r31, r0
    1494:	8b cf       	rjmp	.-234    	; 0x13ac <usart_init_spi+0x2cc>
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    1496:	0f 90       	pop	r0
    1498:	df 91       	pop	r29
    149a:	cf 91       	pop	r28
    149c:	1f 91       	pop	r17
    149e:	0f 91       	pop	r16
    14a0:	ff 90       	pop	r15
    14a2:	ef 90       	pop	r14
    14a4:	df 90       	pop	r13
    14a6:	08 95       	ret

000014a8 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    14a8:	1f 92       	push	r1
    14aa:	0f 92       	push	r0
    14ac:	0f b6       	in	r0, 0x3f	; 63
    14ae:	0f 92       	push	r0
    14b0:	11 24       	eor	r1, r1
    14b2:	0b b6       	in	r0, 0x3b	; 59
    14b4:	0f 92       	push	r0
    14b6:	2f 93       	push	r18
    14b8:	3f 93       	push	r19
    14ba:	4f 93       	push	r20
    14bc:	5f 93       	push	r21
    14be:	6f 93       	push	r22
    14c0:	7f 93       	push	r23
    14c2:	8f 93       	push	r24
    14c4:	9f 93       	push	r25
    14c6:	af 93       	push	r26
    14c8:	bf 93       	push	r27
    14ca:	ef 93       	push	r30
    14cc:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    14ce:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
    14d2:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
    14d6:	e0 91 96 22 	lds	r30, 0x2296	; 0x802296 <adca_callback>
    14da:	f0 91 97 22 	lds	r31, 0x2297	; 0x802297 <adca_callback+0x1>
    14de:	61 e0       	ldi	r22, 0x01	; 1
    14e0:	80 e0       	ldi	r24, 0x00	; 0
    14e2:	92 e0       	ldi	r25, 0x02	; 2
    14e4:	19 95       	eicall
}
    14e6:	ff 91       	pop	r31
    14e8:	ef 91       	pop	r30
    14ea:	bf 91       	pop	r27
    14ec:	af 91       	pop	r26
    14ee:	9f 91       	pop	r25
    14f0:	8f 91       	pop	r24
    14f2:	7f 91       	pop	r23
    14f4:	6f 91       	pop	r22
    14f6:	5f 91       	pop	r21
    14f8:	4f 91       	pop	r20
    14fa:	3f 91       	pop	r19
    14fc:	2f 91       	pop	r18
    14fe:	0f 90       	pop	r0
    1500:	0b be       	out	0x3b, r0	; 59
    1502:	0f 90       	pop	r0
    1504:	0f be       	out	0x3f, r0	; 63
    1506:	0f 90       	pop	r0
    1508:	1f 90       	pop	r1
    150a:	18 95       	reti

0000150c <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
    150c:	1f 92       	push	r1
    150e:	0f 92       	push	r0
    1510:	0f b6       	in	r0, 0x3f	; 63
    1512:	0f 92       	push	r0
    1514:	11 24       	eor	r1, r1
    1516:	0b b6       	in	r0, 0x3b	; 59
    1518:	0f 92       	push	r0
    151a:	2f 93       	push	r18
    151c:	3f 93       	push	r19
    151e:	4f 93       	push	r20
    1520:	5f 93       	push	r21
    1522:	6f 93       	push	r22
    1524:	7f 93       	push	r23
    1526:	8f 93       	push	r24
    1528:	9f 93       	push	r25
    152a:	af 93       	push	r26
    152c:	bf 93       	push	r27
    152e:	ef 93       	push	r30
    1530:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    1532:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
    1536:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
    153a:	e0 91 96 22 	lds	r30, 0x2296	; 0x802296 <adca_callback>
    153e:	f0 91 97 22 	lds	r31, 0x2297	; 0x802297 <adca_callback+0x1>
    1542:	62 e0       	ldi	r22, 0x02	; 2
    1544:	80 e0       	ldi	r24, 0x00	; 0
    1546:	92 e0       	ldi	r25, 0x02	; 2
    1548:	19 95       	eicall
}
    154a:	ff 91       	pop	r31
    154c:	ef 91       	pop	r30
    154e:	bf 91       	pop	r27
    1550:	af 91       	pop	r26
    1552:	9f 91       	pop	r25
    1554:	8f 91       	pop	r24
    1556:	7f 91       	pop	r23
    1558:	6f 91       	pop	r22
    155a:	5f 91       	pop	r21
    155c:	4f 91       	pop	r20
    155e:	3f 91       	pop	r19
    1560:	2f 91       	pop	r18
    1562:	0f 90       	pop	r0
    1564:	0b be       	out	0x3b, r0	; 59
    1566:	0f 90       	pop	r0
    1568:	0f be       	out	0x3f, r0	; 63
    156a:	0f 90       	pop	r0
    156c:	1f 90       	pop	r1
    156e:	18 95       	reti

00001570 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    1570:	1f 92       	push	r1
    1572:	0f 92       	push	r0
    1574:	0f b6       	in	r0, 0x3f	; 63
    1576:	0f 92       	push	r0
    1578:	11 24       	eor	r1, r1
    157a:	0b b6       	in	r0, 0x3b	; 59
    157c:	0f 92       	push	r0
    157e:	2f 93       	push	r18
    1580:	3f 93       	push	r19
    1582:	4f 93       	push	r20
    1584:	5f 93       	push	r21
    1586:	6f 93       	push	r22
    1588:	7f 93       	push	r23
    158a:	8f 93       	push	r24
    158c:	9f 93       	push	r25
    158e:	af 93       	push	r26
    1590:	bf 93       	push	r27
    1592:	ef 93       	push	r30
    1594:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    1596:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
    159a:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
    159e:	e0 91 96 22 	lds	r30, 0x2296	; 0x802296 <adca_callback>
    15a2:	f0 91 97 22 	lds	r31, 0x2297	; 0x802297 <adca_callback+0x1>
    15a6:	64 e0       	ldi	r22, 0x04	; 4
    15a8:	80 e0       	ldi	r24, 0x00	; 0
    15aa:	92 e0       	ldi	r25, 0x02	; 2
    15ac:	19 95       	eicall
}
    15ae:	ff 91       	pop	r31
    15b0:	ef 91       	pop	r30
    15b2:	bf 91       	pop	r27
    15b4:	af 91       	pop	r26
    15b6:	9f 91       	pop	r25
    15b8:	8f 91       	pop	r24
    15ba:	7f 91       	pop	r23
    15bc:	6f 91       	pop	r22
    15be:	5f 91       	pop	r21
    15c0:	4f 91       	pop	r20
    15c2:	3f 91       	pop	r19
    15c4:	2f 91       	pop	r18
    15c6:	0f 90       	pop	r0
    15c8:	0b be       	out	0x3b, r0	; 59
    15ca:	0f 90       	pop	r0
    15cc:	0f be       	out	0x3f, r0	; 63
    15ce:	0f 90       	pop	r0
    15d0:	1f 90       	pop	r1
    15d2:	18 95       	reti

000015d4 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    15d4:	1f 92       	push	r1
    15d6:	0f 92       	push	r0
    15d8:	0f b6       	in	r0, 0x3f	; 63
    15da:	0f 92       	push	r0
    15dc:	11 24       	eor	r1, r1
    15de:	0b b6       	in	r0, 0x3b	; 59
    15e0:	0f 92       	push	r0
    15e2:	2f 93       	push	r18
    15e4:	3f 93       	push	r19
    15e6:	4f 93       	push	r20
    15e8:	5f 93       	push	r21
    15ea:	6f 93       	push	r22
    15ec:	7f 93       	push	r23
    15ee:	8f 93       	push	r24
    15f0:	9f 93       	push	r25
    15f2:	af 93       	push	r26
    15f4:	bf 93       	push	r27
    15f6:	ef 93       	push	r30
    15f8:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    15fa:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
    15fe:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
    1602:	e0 91 96 22 	lds	r30, 0x2296	; 0x802296 <adca_callback>
    1606:	f0 91 97 22 	lds	r31, 0x2297	; 0x802297 <adca_callback+0x1>
    160a:	68 e0       	ldi	r22, 0x08	; 8
    160c:	80 e0       	ldi	r24, 0x00	; 0
    160e:	92 e0       	ldi	r25, 0x02	; 2
    1610:	19 95       	eicall
}
    1612:	ff 91       	pop	r31
    1614:	ef 91       	pop	r30
    1616:	bf 91       	pop	r27
    1618:	af 91       	pop	r26
    161a:	9f 91       	pop	r25
    161c:	8f 91       	pop	r24
    161e:	7f 91       	pop	r23
    1620:	6f 91       	pop	r22
    1622:	5f 91       	pop	r21
    1624:	4f 91       	pop	r20
    1626:	3f 91       	pop	r19
    1628:	2f 91       	pop	r18
    162a:	0f 90       	pop	r0
    162c:	0b be       	out	0x3b, r0	; 59
    162e:	0f 90       	pop	r0
    1630:	0f be       	out	0x3f, r0	; 63
    1632:	0f 90       	pop	r0
    1634:	1f 90       	pop	r1
    1636:	18 95       	reti

00001638 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    1638:	1f 92       	push	r1
    163a:	0f 92       	push	r0
    163c:	0f b6       	in	r0, 0x3f	; 63
    163e:	0f 92       	push	r0
    1640:	11 24       	eor	r1, r1
    1642:	0b b6       	in	r0, 0x3b	; 59
    1644:	0f 92       	push	r0
    1646:	2f 93       	push	r18
    1648:	3f 93       	push	r19
    164a:	4f 93       	push	r20
    164c:	5f 93       	push	r21
    164e:	6f 93       	push	r22
    1650:	7f 93       	push	r23
    1652:	8f 93       	push	r24
    1654:	9f 93       	push	r25
    1656:	af 93       	push	r26
    1658:	bf 93       	push	r27
    165a:	ef 93       	push	r30
    165c:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    165e:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
    1662:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
    1666:	e0 91 94 22 	lds	r30, 0x2294	; 0x802294 <adcb_callback>
    166a:	f0 91 95 22 	lds	r31, 0x2295	; 0x802295 <adcb_callback+0x1>
    166e:	61 e0       	ldi	r22, 0x01	; 1
    1670:	80 e4       	ldi	r24, 0x40	; 64
    1672:	92 e0       	ldi	r25, 0x02	; 2
    1674:	19 95       	eicall
}
    1676:	ff 91       	pop	r31
    1678:	ef 91       	pop	r30
    167a:	bf 91       	pop	r27
    167c:	af 91       	pop	r26
    167e:	9f 91       	pop	r25
    1680:	8f 91       	pop	r24
    1682:	7f 91       	pop	r23
    1684:	6f 91       	pop	r22
    1686:	5f 91       	pop	r21
    1688:	4f 91       	pop	r20
    168a:	3f 91       	pop	r19
    168c:	2f 91       	pop	r18
    168e:	0f 90       	pop	r0
    1690:	0b be       	out	0x3b, r0	; 59
    1692:	0f 90       	pop	r0
    1694:	0f be       	out	0x3f, r0	; 63
    1696:	0f 90       	pop	r0
    1698:	1f 90       	pop	r1
    169a:	18 95       	reti

0000169c <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    169c:	1f 92       	push	r1
    169e:	0f 92       	push	r0
    16a0:	0f b6       	in	r0, 0x3f	; 63
    16a2:	0f 92       	push	r0
    16a4:	11 24       	eor	r1, r1
    16a6:	0b b6       	in	r0, 0x3b	; 59
    16a8:	0f 92       	push	r0
    16aa:	2f 93       	push	r18
    16ac:	3f 93       	push	r19
    16ae:	4f 93       	push	r20
    16b0:	5f 93       	push	r21
    16b2:	6f 93       	push	r22
    16b4:	7f 93       	push	r23
    16b6:	8f 93       	push	r24
    16b8:	9f 93       	push	r25
    16ba:	af 93       	push	r26
    16bc:	bf 93       	push	r27
    16be:	ef 93       	push	r30
    16c0:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    16c2:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
    16c6:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
    16ca:	e0 91 94 22 	lds	r30, 0x2294	; 0x802294 <adcb_callback>
    16ce:	f0 91 95 22 	lds	r31, 0x2295	; 0x802295 <adcb_callback+0x1>
    16d2:	62 e0       	ldi	r22, 0x02	; 2
    16d4:	80 e4       	ldi	r24, 0x40	; 64
    16d6:	92 e0       	ldi	r25, 0x02	; 2
    16d8:	19 95       	eicall
}
    16da:	ff 91       	pop	r31
    16dc:	ef 91       	pop	r30
    16de:	bf 91       	pop	r27
    16e0:	af 91       	pop	r26
    16e2:	9f 91       	pop	r25
    16e4:	8f 91       	pop	r24
    16e6:	7f 91       	pop	r23
    16e8:	6f 91       	pop	r22
    16ea:	5f 91       	pop	r21
    16ec:	4f 91       	pop	r20
    16ee:	3f 91       	pop	r19
    16f0:	2f 91       	pop	r18
    16f2:	0f 90       	pop	r0
    16f4:	0b be       	out	0x3b, r0	; 59
    16f6:	0f 90       	pop	r0
    16f8:	0f be       	out	0x3f, r0	; 63
    16fa:	0f 90       	pop	r0
    16fc:	1f 90       	pop	r1
    16fe:	18 95       	reti

00001700 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    1700:	1f 92       	push	r1
    1702:	0f 92       	push	r0
    1704:	0f b6       	in	r0, 0x3f	; 63
    1706:	0f 92       	push	r0
    1708:	11 24       	eor	r1, r1
    170a:	0b b6       	in	r0, 0x3b	; 59
    170c:	0f 92       	push	r0
    170e:	2f 93       	push	r18
    1710:	3f 93       	push	r19
    1712:	4f 93       	push	r20
    1714:	5f 93       	push	r21
    1716:	6f 93       	push	r22
    1718:	7f 93       	push	r23
    171a:	8f 93       	push	r24
    171c:	9f 93       	push	r25
    171e:	af 93       	push	r26
    1720:	bf 93       	push	r27
    1722:	ef 93       	push	r30
    1724:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    1726:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
    172a:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
    172e:	e0 91 94 22 	lds	r30, 0x2294	; 0x802294 <adcb_callback>
    1732:	f0 91 95 22 	lds	r31, 0x2295	; 0x802295 <adcb_callback+0x1>
    1736:	64 e0       	ldi	r22, 0x04	; 4
    1738:	80 e4       	ldi	r24, 0x40	; 64
    173a:	92 e0       	ldi	r25, 0x02	; 2
    173c:	19 95       	eicall
}
    173e:	ff 91       	pop	r31
    1740:	ef 91       	pop	r30
    1742:	bf 91       	pop	r27
    1744:	af 91       	pop	r26
    1746:	9f 91       	pop	r25
    1748:	8f 91       	pop	r24
    174a:	7f 91       	pop	r23
    174c:	6f 91       	pop	r22
    174e:	5f 91       	pop	r21
    1750:	4f 91       	pop	r20
    1752:	3f 91       	pop	r19
    1754:	2f 91       	pop	r18
    1756:	0f 90       	pop	r0
    1758:	0b be       	out	0x3b, r0	; 59
    175a:	0f 90       	pop	r0
    175c:	0f be       	out	0x3f, r0	; 63
    175e:	0f 90       	pop	r0
    1760:	1f 90       	pop	r1
    1762:	18 95       	reti

00001764 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    1764:	1f 92       	push	r1
    1766:	0f 92       	push	r0
    1768:	0f b6       	in	r0, 0x3f	; 63
    176a:	0f 92       	push	r0
    176c:	11 24       	eor	r1, r1
    176e:	0b b6       	in	r0, 0x3b	; 59
    1770:	0f 92       	push	r0
    1772:	2f 93       	push	r18
    1774:	3f 93       	push	r19
    1776:	4f 93       	push	r20
    1778:	5f 93       	push	r21
    177a:	6f 93       	push	r22
    177c:	7f 93       	push	r23
    177e:	8f 93       	push	r24
    1780:	9f 93       	push	r25
    1782:	af 93       	push	r26
    1784:	bf 93       	push	r27
    1786:	ef 93       	push	r30
    1788:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    178a:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
    178e:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
    1792:	e0 91 94 22 	lds	r30, 0x2294	; 0x802294 <adcb_callback>
    1796:	f0 91 95 22 	lds	r31, 0x2295	; 0x802295 <adcb_callback+0x1>
    179a:	68 e0       	ldi	r22, 0x08	; 8
    179c:	80 e4       	ldi	r24, 0x40	; 64
    179e:	92 e0       	ldi	r25, 0x02	; 2
    17a0:	19 95       	eicall
}
    17a2:	ff 91       	pop	r31
    17a4:	ef 91       	pop	r30
    17a6:	bf 91       	pop	r27
    17a8:	af 91       	pop	r26
    17aa:	9f 91       	pop	r25
    17ac:	8f 91       	pop	r24
    17ae:	7f 91       	pop	r23
    17b0:	6f 91       	pop	r22
    17b2:	5f 91       	pop	r21
    17b4:	4f 91       	pop	r20
    17b6:	3f 91       	pop	r19
    17b8:	2f 91       	pop	r18
    17ba:	0f 90       	pop	r0
    17bc:	0b be       	out	0x3b, r0	; 59
    17be:	0f 90       	pop	r0
    17c0:	0f be       	out	0x3f, r0	; 63
    17c2:	0f 90       	pop	r0
    17c4:	1f 90       	pop	r1
    17c6:	18 95       	reti

000017c8 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    17c8:	bf 92       	push	r11
    17ca:	cf 92       	push	r12
    17cc:	df 92       	push	r13
    17ce:	ef 92       	push	r14
    17d0:	ff 92       	push	r15
    17d2:	0f 93       	push	r16
    17d4:	1f 93       	push	r17
    17d6:	cf 93       	push	r28
    17d8:	df 93       	push	r29
    17da:	1f 92       	push	r1
    17dc:	cd b7       	in	r28, 0x3d	; 61
    17de:	de b7       	in	r29, 0x3e	; 62
    17e0:	8c 01       	movw	r16, r24
    17e2:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    17e4:	81 15       	cp	r24, r1
    17e6:	22 e0       	ldi	r18, 0x02	; 2
    17e8:	92 07       	cpc	r25, r18
    17ea:	81 f4       	brne	.+32     	; 0x180c <adc_write_configuration+0x44>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    17ec:	61 e2       	ldi	r22, 0x21	; 33
    17ee:	70 e0       	ldi	r23, 0x00	; 0
    17f0:	82 e0       	ldi	r24, 0x02	; 2
    17f2:	0e 94 3a 17 	call	0x2e74	; 0x2e74 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    17f6:	c8 2e       	mov	r12, r24
    17f8:	d1 2c       	mov	r13, r1
    17fa:	60 e2       	ldi	r22, 0x20	; 32
    17fc:	70 e0       	ldi	r23, 0x00	; 0
    17fe:	82 e0       	ldi	r24, 0x02	; 2
    1800:	0e 94 3a 17 	call	0x2e74	; 0x2e74 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    1804:	dc 2c       	mov	r13, r12
    1806:	cc 24       	eor	r12, r12
    1808:	c8 2a       	or	r12, r24
    180a:	12 c0       	rjmp	.+36     	; 0x1830 <adc_write_configuration+0x68>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    180c:	80 34       	cpi	r24, 0x40	; 64
    180e:	92 40       	sbci	r25, 0x02	; 2
    1810:	d1 f5       	brne	.+116    	; 0x1886 <adc_write_configuration+0xbe>
    1812:	65 e2       	ldi	r22, 0x25	; 37
    1814:	70 e0       	ldi	r23, 0x00	; 0
    1816:	82 e0       	ldi	r24, 0x02	; 2
    1818:	0e 94 3a 17 	call	0x2e74	; 0x2e74 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    181c:	c8 2e       	mov	r12, r24
    181e:	d1 2c       	mov	r13, r1
    1820:	64 e2       	ldi	r22, 0x24	; 36
    1822:	70 e0       	ldi	r23, 0x00	; 0
    1824:	82 e0       	ldi	r24, 0x02	; 2
    1826:	0e 94 3a 17 	call	0x2e74	; 0x2e74 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    182a:	dc 2c       	mov	r13, r12
    182c:	cc 24       	eor	r12, r12
    182e:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1830:	8f b7       	in	r24, 0x3f	; 63
    1832:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1834:	f8 94       	cli
	return flags;
    1836:	b9 80       	ldd	r11, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    1838:	c8 01       	movw	r24, r16
    183a:	88 d9       	rcall	.-3312   	; 0xb4c <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    183c:	f8 01       	movw	r30, r16
    183e:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
    1840:	92 e0       	ldi	r25, 0x02	; 2
    1842:	90 83       	st	Z, r25
	adc->CAL = cal;
    1844:	c4 86       	std	Z+12, r12	; 0x0c
    1846:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
    1848:	f7 01       	movw	r30, r14
    184a:	25 81       	ldd	r18, Z+5	; 0x05
    184c:	36 81       	ldd	r19, Z+6	; 0x06
    184e:	f8 01       	movw	r30, r16
    1850:	20 8f       	std	Z+24, r18	; 0x18
    1852:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    1854:	f7 01       	movw	r30, r14
    1856:	92 81       	ldd	r25, Z+2	; 0x02
    1858:	f8 01       	movw	r30, r16
    185a:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    185c:	f7 01       	movw	r30, r14
    185e:	94 81       	ldd	r25, Z+4	; 0x04
    1860:	f8 01       	movw	r30, r16
    1862:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    1864:	f7 01       	movw	r30, r14
    1866:	93 81       	ldd	r25, Z+3	; 0x03
    1868:	f8 01       	movw	r30, r16
    186a:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    186c:	f7 01       	movw	r30, r14
    186e:	91 81       	ldd	r25, Z+1	; 0x01
    1870:	f8 01       	movw	r30, r16
    1872:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
    1874:	81 70       	andi	r24, 0x01	; 1
    1876:	f7 01       	movw	r30, r14
    1878:	90 81       	ld	r25, Z
    187a:	89 2b       	or	r24, r25
    187c:	f8 01       	movw	r30, r16
    187e:	80 83       	st	Z, r24

	adc_disable_clock(adc);
    1880:	c8 01       	movw	r24, r16
    1882:	85 d9       	rcall	.-3318   	; 0xb8e <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1884:	bf be       	out	0x3f, r11	; 63

	cpu_irq_restore(flags);
}
    1886:	0f 90       	pop	r0
    1888:	df 91       	pop	r29
    188a:	cf 91       	pop	r28
    188c:	1f 91       	pop	r17
    188e:	0f 91       	pop	r16
    1890:	ff 90       	pop	r15
    1892:	ef 90       	pop	r14
    1894:	df 90       	pop	r13
    1896:	cf 90       	pop	r12
    1898:	bf 90       	pop	r11
    189a:	08 95       	ret

0000189c <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    189c:	df 92       	push	r13
    189e:	ef 92       	push	r14
    18a0:	ff 92       	push	r15
    18a2:	0f 93       	push	r16
    18a4:	1f 93       	push	r17
    18a6:	cf 93       	push	r28
    18a8:	df 93       	push	r29
    18aa:	1f 92       	push	r1
    18ac:	cd b7       	in	r28, 0x3d	; 61
    18ae:	de b7       	in	r29, 0x3e	; 62
    18b0:	8c 01       	movw	r16, r24
    18b2:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    18b4:	8f b7       	in	r24, 0x3f	; 63
    18b6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    18b8:	f8 94       	cli
	return flags;
    18ba:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    18bc:	c8 01       	movw	r24, r16
    18be:	46 d9       	rcall	.-3444   	; 0xb4c <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    18c0:	f8 01       	movw	r30, r16
    18c2:	80 81       	ld	r24, Z
    18c4:	80 7c       	andi	r24, 0xC0	; 192
    18c6:	f7 01       	movw	r30, r14
    18c8:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    18ca:	f8 01       	movw	r30, r16
    18cc:	80 8d       	ldd	r24, Z+24	; 0x18
    18ce:	91 8d       	ldd	r25, Z+25	; 0x19
    18d0:	f7 01       	movw	r30, r14
    18d2:	85 83       	std	Z+5, r24	; 0x05
    18d4:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    18d6:	f8 01       	movw	r30, r16
    18d8:	82 81       	ldd	r24, Z+2	; 0x02
    18da:	f7 01       	movw	r30, r14
    18dc:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    18de:	f8 01       	movw	r30, r16
    18e0:	84 81       	ldd	r24, Z+4	; 0x04
    18e2:	f7 01       	movw	r30, r14
    18e4:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    18e6:	f8 01       	movw	r30, r16
    18e8:	83 81       	ldd	r24, Z+3	; 0x03
    18ea:	f7 01       	movw	r30, r14
    18ec:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    18ee:	f8 01       	movw	r30, r16
    18f0:	81 81       	ldd	r24, Z+1	; 0x01
    18f2:	f7 01       	movw	r30, r14
    18f4:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
    18f6:	c8 01       	movw	r24, r16
    18f8:	4a d9       	rcall	.-3436   	; 0xb8e <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    18fa:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
    18fc:	0f 90       	pop	r0
    18fe:	df 91       	pop	r29
    1900:	cf 91       	pop	r28
    1902:	1f 91       	pop	r17
    1904:	0f 91       	pop	r16
    1906:	ff 90       	pop	r15
    1908:	ef 90       	pop	r14
    190a:	df 90       	pop	r13
    190c:	08 95       	ret

0000190e <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    190e:	af 92       	push	r10
    1910:	bf 92       	push	r11
    1912:	cf 92       	push	r12
    1914:	df 92       	push	r13
    1916:	ef 92       	push	r14
    1918:	ff 92       	push	r15
    191a:	0f 93       	push	r16
    191c:	1f 93       	push	r17
    191e:	cf 93       	push	r28
    1920:	df 93       	push	r29
    1922:	1f 92       	push	r1
    1924:	cd b7       	in	r28, 0x3d	; 61
    1926:	de b7       	in	r29, 0x3e	; 62
    1928:	6c 01       	movw	r12, r24
    192a:	b6 2e       	mov	r11, r22
    192c:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    192e:	86 2f       	mov	r24, r22
    1930:	83 70       	andi	r24, 0x03	; 3
    1932:	29 f4       	brne	.+10     	; 0x193e <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    1934:	96 2f       	mov	r25, r22
    1936:	96 95       	lsr	r25
    1938:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    193a:	82 e0       	ldi	r24, 0x02	; 2
    193c:	02 c0       	rjmp	.+4      	; 0x1942 <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    193e:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    1940:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    1942:	90 ff       	sbrs	r25, 0
		index++;
    1944:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    1946:	86 01       	movw	r16, r12
    1948:	00 5e       	subi	r16, 0xE0	; 224
    194a:	1f 4f       	sbci	r17, 0xFF	; 255
    194c:	98 e0       	ldi	r25, 0x08	; 8
    194e:	89 9f       	mul	r24, r25
    1950:	00 0d       	add	r16, r0
    1952:	11 1d       	adc	r17, r1
    1954:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1956:	8f b7       	in	r24, 0x3f	; 63
    1958:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    195a:	f8 94       	cli
	return flags;
    195c:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    195e:	c6 01       	movw	r24, r12
    1960:	f5 d8       	rcall	.-3606   	; 0xb4c <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    1962:	f7 01       	movw	r30, r14
    1964:	80 81       	ld	r24, Z
    1966:	f8 01       	movw	r30, r16
    1968:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    196a:	f7 01       	movw	r30, r14
    196c:	82 81       	ldd	r24, Z+2	; 0x02
    196e:	f8 01       	movw	r30, r16
    1970:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    1972:	f7 01       	movw	r30, r14
    1974:	81 81       	ldd	r24, Z+1	; 0x01
    1976:	f8 01       	movw	r30, r16
    1978:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    197a:	b0 fe       	sbrs	r11, 0
    197c:	04 c0       	rjmp	.+8      	; 0x1986 <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    197e:	f7 01       	movw	r30, r14
    1980:	83 81       	ldd	r24, Z+3	; 0x03
    1982:	f8 01       	movw	r30, r16
    1984:	86 83       	std	Z+6, r24	; 0x06
	}
	adc_disable_clock(adc);
    1986:	c6 01       	movw	r24, r12
    1988:	02 d9       	rcall	.-3580   	; 0xb8e <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    198a:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
    198c:	0f 90       	pop	r0
    198e:	df 91       	pop	r29
    1990:	cf 91       	pop	r28
    1992:	1f 91       	pop	r17
    1994:	0f 91       	pop	r16
    1996:	ff 90       	pop	r15
    1998:	ef 90       	pop	r14
    199a:	df 90       	pop	r13
    199c:	cf 90       	pop	r12
    199e:	bf 90       	pop	r11
    19a0:	af 90       	pop	r10
    19a2:	08 95       	ret

000019a4 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    19a4:	af 92       	push	r10
    19a6:	bf 92       	push	r11
    19a8:	cf 92       	push	r12
    19aa:	df 92       	push	r13
    19ac:	ef 92       	push	r14
    19ae:	ff 92       	push	r15
    19b0:	0f 93       	push	r16
    19b2:	1f 93       	push	r17
    19b4:	cf 93       	push	r28
    19b6:	df 93       	push	r29
    19b8:	1f 92       	push	r1
    19ba:	cd b7       	in	r28, 0x3d	; 61
    19bc:	de b7       	in	r29, 0x3e	; 62
    19be:	6c 01       	movw	r12, r24
    19c0:	b6 2e       	mov	r11, r22
    19c2:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    19c4:	86 2f       	mov	r24, r22
    19c6:	83 70       	andi	r24, 0x03	; 3
    19c8:	29 f4       	brne	.+10     	; 0x19d4 <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    19ca:	96 2f       	mov	r25, r22
    19cc:	96 95       	lsr	r25
    19ce:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    19d0:	82 e0       	ldi	r24, 0x02	; 2
    19d2:	02 c0       	rjmp	.+4      	; 0x19d8 <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    19d4:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    19d6:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    19d8:	90 ff       	sbrs	r25, 0
		index++;
    19da:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    19dc:	86 01       	movw	r16, r12
    19de:	00 5e       	subi	r16, 0xE0	; 224
    19e0:	1f 4f       	sbci	r17, 0xFF	; 255
    19e2:	98 e0       	ldi	r25, 0x08	; 8
    19e4:	89 9f       	mul	r24, r25
    19e6:	00 0d       	add	r16, r0
    19e8:	11 1d       	adc	r17, r1
    19ea:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    19ec:	8f b7       	in	r24, 0x3f	; 63
    19ee:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    19f0:	f8 94       	cli
	return flags;
    19f2:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    19f4:	c6 01       	movw	r24, r12
    19f6:	aa d8       	rcall	.-3756   	; 0xb4c <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    19f8:	f8 01       	movw	r30, r16
    19fa:	80 81       	ld	r24, Z
    19fc:	f7 01       	movw	r30, r14
    19fe:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    1a00:	f8 01       	movw	r30, r16
    1a02:	82 81       	ldd	r24, Z+2	; 0x02
    1a04:	f7 01       	movw	r30, r14
    1a06:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    1a08:	f8 01       	movw	r30, r16
    1a0a:	81 81       	ldd	r24, Z+1	; 0x01
    1a0c:	f7 01       	movw	r30, r14
    1a0e:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    1a10:	b0 fe       	sbrs	r11, 0
    1a12:	04 c0       	rjmp	.+8      	; 0x1a1c <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    1a14:	f8 01       	movw	r30, r16
    1a16:	86 81       	ldd	r24, Z+6	; 0x06
    1a18:	f7 01       	movw	r30, r14
    1a1a:	83 83       	std	Z+3, r24	; 0x03
	}
	adc_disable_clock(adc);
    1a1c:	c6 01       	movw	r24, r12
    1a1e:	b7 d8       	rcall	.-3730   	; 0xb8e <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1a20:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
    1a22:	0f 90       	pop	r0
    1a24:	df 91       	pop	r29
    1a26:	cf 91       	pop	r28
    1a28:	1f 91       	pop	r17
    1a2a:	0f 91       	pop	r16
    1a2c:	ff 90       	pop	r15
    1a2e:	ef 90       	pop	r14
    1a30:	df 90       	pop	r13
    1a32:	cf 90       	pop	r12
    1a34:	bf 90       	pop	r11
    1a36:	af 90       	pop	r10
    1a38:	08 95       	ret

00001a3a <usart_spi_init>:
		*data = usart_spi_transmit(usart, CONFIG_USART_SPI_DUMMY);
		len--;
		data++;
 	}
	return STATUS_OK;
}
    1a3a:	80 3a       	cpi	r24, 0xA0	; 160
    1a3c:	28 e0       	ldi	r18, 0x08	; 8
    1a3e:	92 07       	cpc	r25, r18
    1a40:	21 f4       	brne	.+8      	; 0x1a4a <usart_spi_init+0x10>
    1a42:	60 e1       	ldi	r22, 0x10	; 16
    1a44:	83 e0       	ldi	r24, 0x03	; 3
    1a46:	21 c1       	rjmp	.+578    	; 0x1c8a <sysclk_enable_module>
    1a48:	08 95       	ret
    1a4a:	80 3b       	cpi	r24, 0xB0	; 176
    1a4c:	28 e0       	ldi	r18, 0x08	; 8
    1a4e:	92 07       	cpc	r25, r18
    1a50:	21 f4       	brne	.+8      	; 0x1a5a <usart_spi_init+0x20>
    1a52:	60 e2       	ldi	r22, 0x20	; 32
    1a54:	83 e0       	ldi	r24, 0x03	; 3
    1a56:	19 c1       	rjmp	.+562    	; 0x1c8a <sysclk_enable_module>
    1a58:	08 95       	ret
    1a5a:	80 3a       	cpi	r24, 0xA0	; 160
    1a5c:	29 e0       	ldi	r18, 0x09	; 9
    1a5e:	92 07       	cpc	r25, r18
    1a60:	21 f4       	brne	.+8      	; 0x1a6a <usart_spi_init+0x30>
    1a62:	60 e1       	ldi	r22, 0x10	; 16
    1a64:	84 e0       	ldi	r24, 0x04	; 4
    1a66:	11 c1       	rjmp	.+546    	; 0x1c8a <sysclk_enable_module>
    1a68:	08 95       	ret
    1a6a:	80 3b       	cpi	r24, 0xB0	; 176
    1a6c:	29 e0       	ldi	r18, 0x09	; 9
    1a6e:	92 07       	cpc	r25, r18
    1a70:	21 f4       	brne	.+8      	; 0x1a7a <usart_spi_init+0x40>
    1a72:	60 e2       	ldi	r22, 0x20	; 32
    1a74:	84 e0       	ldi	r24, 0x04	; 4
    1a76:	09 c1       	rjmp	.+530    	; 0x1c8a <sysclk_enable_module>
    1a78:	08 95       	ret
    1a7a:	80 3a       	cpi	r24, 0xA0	; 160
    1a7c:	2a e0       	ldi	r18, 0x0A	; 10
    1a7e:	92 07       	cpc	r25, r18
    1a80:	21 f4       	brne	.+8      	; 0x1a8a <usart_spi_init+0x50>
    1a82:	60 e1       	ldi	r22, 0x10	; 16
    1a84:	85 e0       	ldi	r24, 0x05	; 5
    1a86:	01 c1       	rjmp	.+514    	; 0x1c8a <sysclk_enable_module>
    1a88:	08 95       	ret
    1a8a:	80 3a       	cpi	r24, 0xA0	; 160
    1a8c:	9b 40       	sbci	r25, 0x0B	; 11
    1a8e:	19 f4       	brne	.+6      	; 0x1a96 <usart_spi_init+0x5c>
    1a90:	60 e1       	ldi	r22, 0x10	; 16
    1a92:	86 e0       	ldi	r24, 0x06	; 6
    1a94:	fa c0       	rjmp	.+500    	; 0x1c8a <sysclk_enable_module>
    1a96:	08 95       	ret

00001a98 <usart_spi_setup_device>:
    1a98:	0f 93       	push	r16
    1a9a:	1f 93       	push	r17
    1a9c:	cf 93       	push	r28
    1a9e:	df 93       	push	r29
    1aa0:	00 d0       	rcall	.+0      	; 0x1aa2 <usart_spi_setup_device+0xa>
    1aa2:	00 d0       	rcall	.+0      	; 0x1aa4 <usart_spi_setup_device+0xc>
    1aa4:	cd b7       	in	r28, 0x3d	; 61
    1aa6:	de b7       	in	r29, 0x3e	; 62
    1aa8:	09 83       	std	Y+1, r16	; 0x01
    1aaa:	1a 83       	std	Y+2, r17	; 0x02
    1aac:	2b 83       	std	Y+3, r18	; 0x03
    1aae:	3c 83       	std	Y+4, r19	; 0x04
    1ab0:	4d 83       	std	Y+5, r20	; 0x05
    1ab2:	1e 82       	std	Y+6, r1	; 0x06
    1ab4:	be 01       	movw	r22, r28
    1ab6:	6f 5f       	subi	r22, 0xFF	; 255
    1ab8:	7f 4f       	sbci	r23, 0xFF	; 255
    1aba:	12 db       	rcall	.-2524   	; 0x10e0 <usart_init_spi>
    1abc:	26 96       	adiw	r28, 0x06	; 6
    1abe:	cd bf       	out	0x3d, r28	; 61
    1ac0:	de bf       	out	0x3e, r29	; 62
    1ac2:	df 91       	pop	r29
    1ac4:	cf 91       	pop	r28
    1ac6:	1f 91       	pop	r17
    1ac8:	0f 91       	pop	r16
    1aca:	08 95       	ret

00001acc <usart_spi_select_device>:

void usart_spi_select_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_low(device->id);
    1acc:	fb 01       	movw	r30, r22
    1ace:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1ad0:	e8 2f       	mov	r30, r24
    1ad2:	e6 95       	lsr	r30
    1ad4:	e6 95       	lsr	r30
    1ad6:	e6 95       	lsr	r30
    1ad8:	40 e2       	ldi	r20, 0x20	; 32
    1ada:	e4 9f       	mul	r30, r20
    1adc:	f0 01       	movw	r30, r0
    1ade:	11 24       	eor	r1, r1
    1ae0:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1ae2:	87 70       	andi	r24, 0x07	; 7
    1ae4:	21 e0       	ldi	r18, 0x01	; 1
    1ae6:	30 e0       	ldi	r19, 0x00	; 0
    1ae8:	a9 01       	movw	r20, r18
    1aea:	02 c0       	rjmp	.+4      	; 0x1af0 <usart_spi_select_device+0x24>
    1aec:	44 0f       	add	r20, r20
    1aee:	55 1f       	adc	r21, r21
    1af0:	8a 95       	dec	r24
    1af2:	e2 f7       	brpl	.-8      	; 0x1aec <usart_spi_select_device+0x20>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    1af4:	46 83       	std	Z+6, r20	; 0x06
    1af6:	08 95       	ret

00001af8 <usart_spi_deselect_device>:
}

void usart_spi_deselect_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_high(device->id);
    1af8:	fb 01       	movw	r30, r22
    1afa:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1afc:	e8 2f       	mov	r30, r24
    1afe:	e6 95       	lsr	r30
    1b00:	e6 95       	lsr	r30
    1b02:	e6 95       	lsr	r30
    1b04:	40 e2       	ldi	r20, 0x20	; 32
    1b06:	e4 9f       	mul	r30, r20
    1b08:	f0 01       	movw	r30, r0
    1b0a:	11 24       	eor	r1, r1
    1b0c:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1b0e:	87 70       	andi	r24, 0x07	; 7
    1b10:	21 e0       	ldi	r18, 0x01	; 1
    1b12:	30 e0       	ldi	r19, 0x00	; 0
    1b14:	a9 01       	movw	r20, r18
    1b16:	02 c0       	rjmp	.+4      	; 0x1b1c <usart_spi_deselect_device+0x24>
    1b18:	44 0f       	add	r20, r20
    1b1a:	55 1f       	adc	r21, r21
    1b1c:	8a 95       	dec	r24
    1b1e:	e2 f7       	brpl	.-8      	; 0x1b18 <usart_spi_deselect_device+0x20>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1b20:	45 83       	std	Z+5, r20	; 0x05
    1b22:	08 95       	ret

00001b24 <gfx_mono_set_framebuffer>:
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
	do {
		*data++ = *framebuffer_pt++;
	} while (--width > 0);
}
    1b24:	80 93 4a 22 	sts	0x224A, r24	; 0x80224a <fbpointer>
    1b28:	90 93 4b 22 	sts	0x224B, r25	; 0x80224b <fbpointer+0x1>
    1b2c:	08 95       	ret

00001b2e <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
    1b2e:	20 91 4a 22 	lds	r18, 0x224A	; 0x80224a <fbpointer>
    1b32:	30 91 4b 22 	lds	r19, 0x224B	; 0x80224b <fbpointer+0x1>
    1b36:	90 e8       	ldi	r25, 0x80	; 128
    1b38:	89 9f       	mul	r24, r25
    1b3a:	20 0d       	add	r18, r0
    1b3c:	31 1d       	adc	r19, r1
    1b3e:	11 24       	eor	r1, r1
    1b40:	f9 01       	movw	r30, r18
    1b42:	e6 0f       	add	r30, r22
    1b44:	f1 1d       	adc	r31, r1
    1b46:	40 83       	st	Z, r20
    1b48:	08 95       	ret

00001b4a <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
    1b4a:	20 91 4a 22 	lds	r18, 0x224A	; 0x80224a <fbpointer>
    1b4e:	30 91 4b 22 	lds	r19, 0x224B	; 0x80224b <fbpointer+0x1>
    1b52:	90 e8       	ldi	r25, 0x80	; 128
    1b54:	89 9f       	mul	r24, r25
    1b56:	20 0d       	add	r18, r0
    1b58:	31 1d       	adc	r19, r1
    1b5a:	11 24       	eor	r1, r1
    1b5c:	f9 01       	movw	r30, r18
    1b5e:	e6 0f       	add	r30, r22
    1b60:	f1 1d       	adc	r31, r1
}
    1b62:	80 81       	ld	r24, Z
    1b64:	08 95       	ret

00001b66 <gfx_mono_generic_draw_horizontal_line>:
	gfx_mono_draw_horizontal_line(x, y, width, color);
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);

	gfx_mono_draw_vertical_line(x, y, height, color);
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
}
    1b66:	ff 92       	push	r15
    1b68:	0f 93       	push	r16
    1b6a:	1f 93       	push	r17
    1b6c:	cf 93       	push	r28
    1b6e:	df 93       	push	r29
    1b70:	e4 2f       	mov	r30, r20
    1b72:	f0 e0       	ldi	r31, 0x00	; 0
    1b74:	e8 0f       	add	r30, r24
    1b76:	f1 1d       	adc	r31, r1
    1b78:	e1 38       	cpi	r30, 0x81	; 129
    1b7a:	f1 05       	cpc	r31, r1
    1b7c:	1c f0       	brlt	.+6      	; 0x1b84 <gfx_mono_generic_draw_horizontal_line+0x1e>
    1b7e:	c0 e8       	ldi	r28, 0x80	; 128
    1b80:	4c 2f       	mov	r20, r28
    1b82:	48 1b       	sub	r20, r24
    1b84:	44 23       	and	r20, r20
    1b86:	09 f4       	brne	.+2      	; 0x1b8a <gfx_mono_generic_draw_horizontal_line+0x24>
    1b88:	50 c0       	rjmp	.+160    	; 0x1c2a <gfx_mono_generic_draw_horizontal_line+0xc4>
    1b8a:	d6 2f       	mov	r29, r22
    1b8c:	d6 95       	lsr	r29
    1b8e:	d6 95       	lsr	r29
    1b90:	d6 95       	lsr	r29
    1b92:	70 e0       	ldi	r23, 0x00	; 0
    1b94:	98 e0       	ldi	r25, 0x08	; 8
    1b96:	d9 9f       	mul	r29, r25
    1b98:	60 19       	sub	r22, r0
    1b9a:	71 09       	sbc	r23, r1
    1b9c:	11 24       	eor	r1, r1
    1b9e:	e1 e0       	ldi	r30, 0x01	; 1
    1ba0:	f0 e0       	ldi	r31, 0x00	; 0
    1ba2:	df 01       	movw	r26, r30
    1ba4:	02 c0       	rjmp	.+4      	; 0x1baa <gfx_mono_generic_draw_horizontal_line+0x44>
    1ba6:	aa 0f       	add	r26, r26
    1ba8:	bb 1f       	adc	r27, r27
    1baa:	6a 95       	dec	r22
    1bac:	e2 f7       	brpl	.-8      	; 0x1ba6 <gfx_mono_generic_draw_horizontal_line+0x40>
    1bae:	fa 2e       	mov	r15, r26
    1bb0:	21 30       	cpi	r18, 0x01	; 1
    1bb2:	21 f0       	breq	.+8      	; 0x1bbc <gfx_mono_generic_draw_horizontal_line+0x56>
    1bb4:	a8 f0       	brcs	.+42     	; 0x1be0 <gfx_mono_generic_draw_horizontal_line+0x7a>
    1bb6:	22 30       	cpi	r18, 0x02	; 2
    1bb8:	39 f1       	breq	.+78     	; 0x1c08 <gfx_mono_generic_draw_horizontal_line+0xa2>
    1bba:	37 c0       	rjmp	.+110    	; 0x1c2a <gfx_mono_generic_draw_horizontal_line+0xc4>
    1bbc:	c4 2f       	mov	r28, r20
    1bbe:	1f ef       	ldi	r17, 0xFF	; 255
    1bc0:	18 0f       	add	r17, r24
    1bc2:	01 2f       	mov	r16, r17
    1bc4:	0c 0f       	add	r16, r28
    1bc6:	60 2f       	mov	r22, r16
    1bc8:	8d 2f       	mov	r24, r29
    1bca:	0e 94 83 05 	call	0xb06	; 0xb06 <gfx_mono_st7565r_get_byte>
    1bce:	4f 2d       	mov	r20, r15
    1bd0:	48 2b       	or	r20, r24
    1bd2:	60 2f       	mov	r22, r16
    1bd4:	8d 2f       	mov	r24, r29
    1bd6:	0e 94 57 04 	call	0x8ae	; 0x8ae <gfx_mono_st7565r_put_byte>
    1bda:	c1 50       	subi	r28, 0x01	; 1
    1bdc:	91 f7       	brne	.-28     	; 0x1bc2 <gfx_mono_generic_draw_horizontal_line+0x5c>
    1bde:	25 c0       	rjmp	.+74     	; 0x1c2a <gfx_mono_generic_draw_horizontal_line+0xc4>
    1be0:	c4 2f       	mov	r28, r20
    1be2:	1f ef       	ldi	r17, 0xFF	; 255
    1be4:	18 0f       	add	r17, r24
    1be6:	fa 2e       	mov	r15, r26
    1be8:	f0 94       	com	r15
    1bea:	01 2f       	mov	r16, r17
    1bec:	0c 0f       	add	r16, r28
    1bee:	60 2f       	mov	r22, r16
    1bf0:	8d 2f       	mov	r24, r29
    1bf2:	0e 94 83 05 	call	0xb06	; 0xb06 <gfx_mono_st7565r_get_byte>
    1bf6:	4f 2d       	mov	r20, r15
    1bf8:	48 23       	and	r20, r24
    1bfa:	60 2f       	mov	r22, r16
    1bfc:	8d 2f       	mov	r24, r29
    1bfe:	0e 94 57 04 	call	0x8ae	; 0x8ae <gfx_mono_st7565r_put_byte>
    1c02:	c1 50       	subi	r28, 0x01	; 1
    1c04:	91 f7       	brne	.-28     	; 0x1bea <gfx_mono_generic_draw_horizontal_line+0x84>
    1c06:	11 c0       	rjmp	.+34     	; 0x1c2a <gfx_mono_generic_draw_horizontal_line+0xc4>
    1c08:	c4 2f       	mov	r28, r20
    1c0a:	1f ef       	ldi	r17, 0xFF	; 255
    1c0c:	18 0f       	add	r17, r24
    1c0e:	01 2f       	mov	r16, r17
    1c10:	0c 0f       	add	r16, r28
    1c12:	60 2f       	mov	r22, r16
    1c14:	8d 2f       	mov	r24, r29
    1c16:	0e 94 83 05 	call	0xb06	; 0xb06 <gfx_mono_st7565r_get_byte>
    1c1a:	4f 2d       	mov	r20, r15
    1c1c:	48 27       	eor	r20, r24
    1c1e:	60 2f       	mov	r22, r16
    1c20:	8d 2f       	mov	r24, r29
    1c22:	0e 94 57 04 	call	0x8ae	; 0x8ae <gfx_mono_st7565r_put_byte>
    1c26:	c1 50       	subi	r28, 0x01	; 1
    1c28:	91 f7       	brne	.-28     	; 0x1c0e <gfx_mono_generic_draw_horizontal_line+0xa8>
    1c2a:	df 91       	pop	r29
    1c2c:	cf 91       	pop	r28
    1c2e:	1f 91       	pop	r17
    1c30:	0f 91       	pop	r16
    1c32:	ff 90       	pop	r15
    1c34:	08 95       	ret

00001c36 <gfx_mono_generic_draw_filled_rect>:
 * \param  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    1c36:	ff 92       	push	r15
    1c38:	0f 93       	push	r16
    1c3a:	1f 93       	push	r17
    1c3c:	cf 93       	push	r28
    1c3e:	df 93       	push	r29
	if (height == 0) {
    1c40:	22 23       	and	r18, r18
    1c42:	69 f0       	breq	.+26     	; 0x1c5e <gfx_mono_generic_draw_filled_rect+0x28>
    1c44:	f4 2e       	mov	r15, r20
    1c46:	18 2f       	mov	r17, r24
    1c48:	c2 2f       	mov	r28, r18
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    1c4a:	df ef       	ldi	r29, 0xFF	; 255
    1c4c:	d6 0f       	add	r29, r22
    1c4e:	6d 2f       	mov	r22, r29
    1c50:	6c 0f       	add	r22, r28
    1c52:	20 2f       	mov	r18, r16
    1c54:	4f 2d       	mov	r20, r15
    1c56:	81 2f       	mov	r24, r17
    1c58:	86 df       	rcall	.-244    	; 0x1b66 <gfx_mono_generic_draw_horizontal_line>
    1c5a:	c1 50       	subi	r28, 0x01	; 1
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
    1c5c:	c1 f7       	brne	.-16     	; 0x1c4e <gfx_mono_generic_draw_filled_rect+0x18>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
    1c5e:	df 91       	pop	r29
    1c60:	cf 91       	pop	r28
    1c62:	1f 91       	pop	r17
    1c64:	0f 91       	pop	r16
    1c66:	ff 90       	pop	r15
    1c68:	08 95       	ret

00001c6a <sysclk_init>:
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    1c6a:	8f ef       	ldi	r24, 0xFF	; 255
    1c6c:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    1c70:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    1c74:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    1c78:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    1c7c:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    1c80:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    1c84:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
    1c88:	08 95       	ret

00001c8a <sysclk_enable_module>:
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    1c8a:	cf 93       	push	r28
    1c8c:	df 93       	push	r29
    1c8e:	1f 92       	push	r1
    1c90:	cd b7       	in	r28, 0x3d	; 61
    1c92:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1c94:	9f b7       	in	r25, 0x3f	; 63
    1c96:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1c98:	f8 94       	cli
	return flags;
    1c9a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    1c9c:	e8 2f       	mov	r30, r24
    1c9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ca0:	e0 59       	subi	r30, 0x90	; 144
    1ca2:	ff 4f       	sbci	r31, 0xFF	; 255
    1ca4:	60 95       	com	r22
    1ca6:	80 81       	ld	r24, Z
    1ca8:	68 23       	and	r22, r24
    1caa:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1cac:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1cae:	0f 90       	pop	r0
    1cb0:	df 91       	pop	r29
    1cb2:	cf 91       	pop	r28
    1cb4:	08 95       	ret

00001cb6 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    1cb6:	cf 93       	push	r28
    1cb8:	df 93       	push	r29
    1cba:	1f 92       	push	r1
    1cbc:	cd b7       	in	r28, 0x3d	; 61
    1cbe:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1cc0:	9f b7       	in	r25, 0x3f	; 63
    1cc2:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1cc4:	f8 94       	cli
	return flags;
    1cc6:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    1cc8:	e8 2f       	mov	r30, r24
    1cca:	f0 e0       	ldi	r31, 0x00	; 0
    1ccc:	e0 59       	subi	r30, 0x90	; 144
    1cce:	ff 4f       	sbci	r31, 0xFF	; 255
    1cd0:	80 81       	ld	r24, Z
    1cd2:	68 2b       	or	r22, r24
    1cd4:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1cd6:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1cd8:	0f 90       	pop	r0
    1cda:	df 91       	pop	r29
    1cdc:	cf 91       	pop	r28
    1cde:	08 95       	ret

00001ce0 <gfx_mono_draw_char>:
 * \param y        Y coordinate on screen.
 * \param font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    1ce0:	af 92       	push	r10
    1ce2:	bf 92       	push	r11
    1ce4:	cf 92       	push	r12
    1ce6:	df 92       	push	r13
    1ce8:	ef 92       	push	r14
    1cea:	ff 92       	push	r15
    1cec:	0f 93       	push	r16
    1cee:	1f 93       	push	r17
    1cf0:	cf 93       	push	r28
    1cf2:	df 93       	push	r29
    1cf4:	c8 2f       	mov	r28, r24
    1cf6:	e6 2e       	mov	r14, r22
    1cf8:	b4 2e       	mov	r11, r20
    1cfa:	69 01       	movw	r12, r18
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    1cfc:	00 e0       	ldi	r16, 0x00	; 0
    1cfe:	f9 01       	movw	r30, r18
    1d00:	24 81       	ldd	r18, Z+4	; 0x04
    1d02:	43 81       	ldd	r20, Z+3	; 0x03
    1d04:	6b 2d       	mov	r22, r11
    1d06:	8e 2d       	mov	r24, r14
    1d08:	96 df       	rcall	.-212    	; 0x1c36 <gfx_mono_generic_draw_filled_rect>
			GFX_PIXEL_CLR);

	switch (font->type) {
    1d0a:	f6 01       	movw	r30, r12
    1d0c:	80 81       	ld	r24, Z
    1d0e:	81 11       	cpse	r24, r1
    1d10:	3a c0       	rjmp	.+116    	; 0x1d86 <gfx_mono_draw_char+0xa6>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    1d12:	83 81       	ldd	r24, Z+3	; 0x03
    1d14:	28 2f       	mov	r18, r24
    1d16:	26 95       	lsr	r18
    1d18:	26 95       	lsr	r18
    1d1a:	26 95       	lsr	r18
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    1d1c:	87 70       	andi	r24, 0x07	; 7
    1d1e:	09 f0       	breq	.+2      	; 0x1d22 <gfx_mono_draw_char+0x42>
		char_row_size++;
    1d20:	2f 5f       	subi	r18, 0xFF	; 255
	}

	glyph_data_offset = char_row_size * font->height *
    1d22:	f6 01       	movw	r30, r12
    1d24:	a4 80       	ldd	r10, Z+4	; 0x04
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
    1d26:	8c 2f       	mov	r24, r28
    1d28:	90 e0       	ldi	r25, 0x00	; 0
    1d2a:	35 81       	ldd	r19, Z+5	; 0x05
    1d2c:	83 1b       	sub	r24, r19
    1d2e:	91 09       	sbc	r25, r1
    1d30:	2a 9d       	mul	r18, r10
    1d32:	90 01       	movw	r18, r0
    1d34:	11 24       	eor	r1, r1
    1d36:	82 9f       	mul	r24, r18
    1d38:	a0 01       	movw	r20, r0
    1d3a:	83 9f       	mul	r24, r19
    1d3c:	50 0d       	add	r21, r0
    1d3e:	92 9f       	mul	r25, r18
    1d40:	50 0d       	add	r21, r0
    1d42:	11 24       	eor	r1, r1
    1d44:	01 81       	ldd	r16, Z+1	; 0x01
    1d46:	12 81       	ldd	r17, Z+2	; 0x02
    1d48:	04 0f       	add	r16, r20
    1d4a:	15 1f       	adc	r17, r21
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    1d4c:	f6 01       	movw	r30, r12
    1d4e:	f3 80       	ldd	r15, Z+3	; 0x03

		for (i = 0; i < pixelsToDraw; i++) {
    1d50:	ff 20       	and	r15, r15
    1d52:	a9 f0       	breq	.+42     	; 0x1d7e <gfx_mono_draw_char+0x9e>
    1d54:	d0 e0       	ldi	r29, 0x00	; 0
    1d56:	c0 e0       	ldi	r28, 0x00	; 0
    1d58:	8e 2d       	mov	r24, r14
    1d5a:	8c 0f       	add	r24, r28
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1d5c:	9c 2f       	mov	r25, r28
    1d5e:	97 70       	andi	r25, 0x07	; 7
    1d60:	21 f4       	brne	.+8      	; 0x1d6a <gfx_mono_draw_char+0x8a>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    1d62:	f8 01       	movw	r30, r16
    1d64:	d4 91       	lpm	r29, Z
				glyph_data++;
    1d66:	0f 5f       	subi	r16, 0xFF	; 255
    1d68:	1f 4f       	sbci	r17, 0xFF	; 255
			}

			if ((glyph_byte & 0x80)) {
    1d6a:	dd 23       	and	r29, r29
    1d6c:	24 f4       	brge	.+8      	; 0x1d76 <gfx_mono_draw_char+0x96>
				gfx_mono_draw_pixel(inc_x, inc_y,
    1d6e:	41 e0       	ldi	r20, 0x01	; 1
    1d70:	6b 2d       	mov	r22, r11
    1d72:	0e 94 4c 05 	call	0xa98	; 0xa98 <gfx_mono_st7565r_draw_pixel>
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    1d76:	dd 0f       	add	r29, r29

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    1d78:	cf 5f       	subi	r28, 0xFF	; 255
    1d7a:	fc 12       	cpse	r15, r28
    1d7c:	ed cf       	rjmp	.-38     	; 0x1d58 <gfx_mono_draw_char+0x78>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    1d7e:	b3 94       	inc	r11
		inc_x = x;
		rows_left--;
    1d80:	aa 94       	dec	r10
	} while (rows_left > 0);
    1d82:	a1 10       	cpse	r10, r1
    1d84:	e3 cf       	rjmp	.-58     	; 0x1d4c <gfx_mono_draw_char+0x6c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    1d86:	df 91       	pop	r29
    1d88:	cf 91       	pop	r28
    1d8a:	1f 91       	pop	r17
    1d8c:	0f 91       	pop	r16
    1d8e:	ff 90       	pop	r15
    1d90:	ef 90       	pop	r14
    1d92:	df 90       	pop	r13
    1d94:	cf 90       	pop	r12
    1d96:	bf 90       	pop	r11
    1d98:	af 90       	pop	r10
    1d9a:	08 95       	ret

00001d9c <gfx_mono_draw_string>:
 * \param y         Y coordinate on screen.
 * \param font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    1d9c:	df 92       	push	r13
    1d9e:	ef 92       	push	r14
    1da0:	ff 92       	push	r15
    1da2:	0f 93       	push	r16
    1da4:	1f 93       	push	r17
    1da6:	cf 93       	push	r28
    1da8:	df 93       	push	r29
    1daa:	d6 2e       	mov	r13, r22
    1dac:	04 2f       	mov	r16, r20
    1dae:	79 01       	movw	r14, r18
    1db0:	ec 01       	movw	r28, r24
    1db2:	16 2f       	mov	r17, r22
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
    1db4:	89 91       	ld	r24, Y+
    1db6:	8a 30       	cpi	r24, 0x0A	; 10
    1db8:	31 f4       	brne	.+12     	; 0x1dc6 <gfx_mono_draw_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    1dba:	f7 01       	movw	r30, r14
    1dbc:	84 81       	ldd	r24, Z+4	; 0x04
    1dbe:	8f 5f       	subi	r24, 0xFF	; 255
    1dc0:	08 0f       	add	r16, r24

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    1dc2:	1d 2d       	mov	r17, r13
    1dc4:	09 c0       	rjmp	.+18     	; 0x1dd8 <gfx_mono_draw_string+0x3c>
			y += font->height + 1;
		} else if (*str == '\r') {
    1dc6:	8d 30       	cpi	r24, 0x0D	; 13
    1dc8:	39 f0       	breq	.+14     	; 0x1dd8 <gfx_mono_draw_string+0x3c>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
    1dca:	97 01       	movw	r18, r14
    1dcc:	40 2f       	mov	r20, r16
    1dce:	61 2f       	mov	r22, r17
    1dd0:	87 df       	rcall	.-242    	; 0x1ce0 <gfx_mono_draw_char>
			x += font->width;
    1dd2:	f7 01       	movw	r30, r14
    1dd4:	83 81       	ldd	r24, Z+3	; 0x03
    1dd6:	18 0f       	add	r17, r24
		}
	} while (*(++str));
    1dd8:	88 81       	ld	r24, Y
    1dda:	81 11       	cpse	r24, r1
    1ddc:	eb cf       	rjmp	.-42     	; 0x1db4 <gfx_mono_draw_string+0x18>
}
    1dde:	df 91       	pop	r29
    1de0:	cf 91       	pop	r28
    1de2:	1f 91       	pop	r17
    1de4:	0f 91       	pop	r16
    1de6:	ff 90       	pop	r15
    1de8:	ef 90       	pop	r14
    1dea:	df 90       	pop	r13
    1dec:	08 95       	ret

00001dee <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
    1dee:	1f 92       	push	r1
    1df0:	0f 92       	push	r0
    1df2:	0f b6       	in	r0, 0x3f	; 63
    1df4:	0f 92       	push	r0
    1df6:	11 24       	eor	r1, r1
    1df8:	0b b6       	in	r0, 0x3b	; 59
    1dfa:	0f 92       	push	r0
    1dfc:	2f 93       	push	r18
    1dfe:	3f 93       	push	r19
    1e00:	4f 93       	push	r20
    1e02:	5f 93       	push	r21
    1e04:	6f 93       	push	r22
    1e06:	7f 93       	push	r23
    1e08:	8f 93       	push	r24
    1e0a:	9f 93       	push	r25
    1e0c:	af 93       	push	r26
    1e0e:	bf 93       	push	r27
    1e10:	ef 93       	push	r30
    1e12:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
    1e14:	e0 91 92 22 	lds	r30, 0x2292	; 0x802292 <tc_tcc0_ovf_callback>
    1e18:	f0 91 93 22 	lds	r31, 0x2293	; 0x802293 <tc_tcc0_ovf_callback+0x1>
    1e1c:	30 97       	sbiw	r30, 0x00	; 0
    1e1e:	09 f0       	breq	.+2      	; 0x1e22 <__vector_14+0x34>
		tc_tcc0_ovf_callback();
    1e20:	19 95       	eicall
	}
}
    1e22:	ff 91       	pop	r31
    1e24:	ef 91       	pop	r30
    1e26:	bf 91       	pop	r27
    1e28:	af 91       	pop	r26
    1e2a:	9f 91       	pop	r25
    1e2c:	8f 91       	pop	r24
    1e2e:	7f 91       	pop	r23
    1e30:	6f 91       	pop	r22
    1e32:	5f 91       	pop	r21
    1e34:	4f 91       	pop	r20
    1e36:	3f 91       	pop	r19
    1e38:	2f 91       	pop	r18
    1e3a:	0f 90       	pop	r0
    1e3c:	0b be       	out	0x3b, r0	; 59
    1e3e:	0f 90       	pop	r0
    1e40:	0f be       	out	0x3f, r0	; 63
    1e42:	0f 90       	pop	r0
    1e44:	1f 90       	pop	r1
    1e46:	18 95       	reti

00001e48 <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
    1e48:	1f 92       	push	r1
    1e4a:	0f 92       	push	r0
    1e4c:	0f b6       	in	r0, 0x3f	; 63
    1e4e:	0f 92       	push	r0
    1e50:	11 24       	eor	r1, r1
    1e52:	0b b6       	in	r0, 0x3b	; 59
    1e54:	0f 92       	push	r0
    1e56:	2f 93       	push	r18
    1e58:	3f 93       	push	r19
    1e5a:	4f 93       	push	r20
    1e5c:	5f 93       	push	r21
    1e5e:	6f 93       	push	r22
    1e60:	7f 93       	push	r23
    1e62:	8f 93       	push	r24
    1e64:	9f 93       	push	r25
    1e66:	af 93       	push	r26
    1e68:	bf 93       	push	r27
    1e6a:	ef 93       	push	r30
    1e6c:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
    1e6e:	e0 91 90 22 	lds	r30, 0x2290	; 0x802290 <tc_tcc0_err_callback>
    1e72:	f0 91 91 22 	lds	r31, 0x2291	; 0x802291 <tc_tcc0_err_callback+0x1>
    1e76:	30 97       	sbiw	r30, 0x00	; 0
    1e78:	09 f0       	breq	.+2      	; 0x1e7c <__vector_15+0x34>
		tc_tcc0_err_callback();
    1e7a:	19 95       	eicall
	}
}
    1e7c:	ff 91       	pop	r31
    1e7e:	ef 91       	pop	r30
    1e80:	bf 91       	pop	r27
    1e82:	af 91       	pop	r26
    1e84:	9f 91       	pop	r25
    1e86:	8f 91       	pop	r24
    1e88:	7f 91       	pop	r23
    1e8a:	6f 91       	pop	r22
    1e8c:	5f 91       	pop	r21
    1e8e:	4f 91       	pop	r20
    1e90:	3f 91       	pop	r19
    1e92:	2f 91       	pop	r18
    1e94:	0f 90       	pop	r0
    1e96:	0b be       	out	0x3b, r0	; 59
    1e98:	0f 90       	pop	r0
    1e9a:	0f be       	out	0x3f, r0	; 63
    1e9c:	0f 90       	pop	r0
    1e9e:	1f 90       	pop	r1
    1ea0:	18 95       	reti

00001ea2 <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
    1ea2:	1f 92       	push	r1
    1ea4:	0f 92       	push	r0
    1ea6:	0f b6       	in	r0, 0x3f	; 63
    1ea8:	0f 92       	push	r0
    1eaa:	11 24       	eor	r1, r1
    1eac:	0b b6       	in	r0, 0x3b	; 59
    1eae:	0f 92       	push	r0
    1eb0:	2f 93       	push	r18
    1eb2:	3f 93       	push	r19
    1eb4:	4f 93       	push	r20
    1eb6:	5f 93       	push	r21
    1eb8:	6f 93       	push	r22
    1eba:	7f 93       	push	r23
    1ebc:	8f 93       	push	r24
    1ebe:	9f 93       	push	r25
    1ec0:	af 93       	push	r26
    1ec2:	bf 93       	push	r27
    1ec4:	ef 93       	push	r30
    1ec6:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
    1ec8:	e0 91 8e 22 	lds	r30, 0x228E	; 0x80228e <tc_tcc0_cca_callback>
    1ecc:	f0 91 8f 22 	lds	r31, 0x228F	; 0x80228f <tc_tcc0_cca_callback+0x1>
    1ed0:	30 97       	sbiw	r30, 0x00	; 0
    1ed2:	09 f0       	breq	.+2      	; 0x1ed6 <__vector_16+0x34>
		tc_tcc0_cca_callback();
    1ed4:	19 95       	eicall
	}
}
    1ed6:	ff 91       	pop	r31
    1ed8:	ef 91       	pop	r30
    1eda:	bf 91       	pop	r27
    1edc:	af 91       	pop	r26
    1ede:	9f 91       	pop	r25
    1ee0:	8f 91       	pop	r24
    1ee2:	7f 91       	pop	r23
    1ee4:	6f 91       	pop	r22
    1ee6:	5f 91       	pop	r21
    1ee8:	4f 91       	pop	r20
    1eea:	3f 91       	pop	r19
    1eec:	2f 91       	pop	r18
    1eee:	0f 90       	pop	r0
    1ef0:	0b be       	out	0x3b, r0	; 59
    1ef2:	0f 90       	pop	r0
    1ef4:	0f be       	out	0x3f, r0	; 63
    1ef6:	0f 90       	pop	r0
    1ef8:	1f 90       	pop	r1
    1efa:	18 95       	reti

00001efc <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
    1efc:	1f 92       	push	r1
    1efe:	0f 92       	push	r0
    1f00:	0f b6       	in	r0, 0x3f	; 63
    1f02:	0f 92       	push	r0
    1f04:	11 24       	eor	r1, r1
    1f06:	0b b6       	in	r0, 0x3b	; 59
    1f08:	0f 92       	push	r0
    1f0a:	2f 93       	push	r18
    1f0c:	3f 93       	push	r19
    1f0e:	4f 93       	push	r20
    1f10:	5f 93       	push	r21
    1f12:	6f 93       	push	r22
    1f14:	7f 93       	push	r23
    1f16:	8f 93       	push	r24
    1f18:	9f 93       	push	r25
    1f1a:	af 93       	push	r26
    1f1c:	bf 93       	push	r27
    1f1e:	ef 93       	push	r30
    1f20:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
    1f22:	e0 91 8c 22 	lds	r30, 0x228C	; 0x80228c <tc_tcc0_ccb_callback>
    1f26:	f0 91 8d 22 	lds	r31, 0x228D	; 0x80228d <tc_tcc0_ccb_callback+0x1>
    1f2a:	30 97       	sbiw	r30, 0x00	; 0
    1f2c:	09 f0       	breq	.+2      	; 0x1f30 <__vector_17+0x34>
		tc_tcc0_ccb_callback();
    1f2e:	19 95       	eicall
	}
}
    1f30:	ff 91       	pop	r31
    1f32:	ef 91       	pop	r30
    1f34:	bf 91       	pop	r27
    1f36:	af 91       	pop	r26
    1f38:	9f 91       	pop	r25
    1f3a:	8f 91       	pop	r24
    1f3c:	7f 91       	pop	r23
    1f3e:	6f 91       	pop	r22
    1f40:	5f 91       	pop	r21
    1f42:	4f 91       	pop	r20
    1f44:	3f 91       	pop	r19
    1f46:	2f 91       	pop	r18
    1f48:	0f 90       	pop	r0
    1f4a:	0b be       	out	0x3b, r0	; 59
    1f4c:	0f 90       	pop	r0
    1f4e:	0f be       	out	0x3f, r0	; 63
    1f50:	0f 90       	pop	r0
    1f52:	1f 90       	pop	r1
    1f54:	18 95       	reti

00001f56 <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
    1f56:	1f 92       	push	r1
    1f58:	0f 92       	push	r0
    1f5a:	0f b6       	in	r0, 0x3f	; 63
    1f5c:	0f 92       	push	r0
    1f5e:	11 24       	eor	r1, r1
    1f60:	0b b6       	in	r0, 0x3b	; 59
    1f62:	0f 92       	push	r0
    1f64:	2f 93       	push	r18
    1f66:	3f 93       	push	r19
    1f68:	4f 93       	push	r20
    1f6a:	5f 93       	push	r21
    1f6c:	6f 93       	push	r22
    1f6e:	7f 93       	push	r23
    1f70:	8f 93       	push	r24
    1f72:	9f 93       	push	r25
    1f74:	af 93       	push	r26
    1f76:	bf 93       	push	r27
    1f78:	ef 93       	push	r30
    1f7a:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
    1f7c:	e0 91 8a 22 	lds	r30, 0x228A	; 0x80228a <tc_tcc0_ccc_callback>
    1f80:	f0 91 8b 22 	lds	r31, 0x228B	; 0x80228b <tc_tcc0_ccc_callback+0x1>
    1f84:	30 97       	sbiw	r30, 0x00	; 0
    1f86:	09 f0       	breq	.+2      	; 0x1f8a <__vector_18+0x34>
		tc_tcc0_ccc_callback();
    1f88:	19 95       	eicall
	}
}
    1f8a:	ff 91       	pop	r31
    1f8c:	ef 91       	pop	r30
    1f8e:	bf 91       	pop	r27
    1f90:	af 91       	pop	r26
    1f92:	9f 91       	pop	r25
    1f94:	8f 91       	pop	r24
    1f96:	7f 91       	pop	r23
    1f98:	6f 91       	pop	r22
    1f9a:	5f 91       	pop	r21
    1f9c:	4f 91       	pop	r20
    1f9e:	3f 91       	pop	r19
    1fa0:	2f 91       	pop	r18
    1fa2:	0f 90       	pop	r0
    1fa4:	0b be       	out	0x3b, r0	; 59
    1fa6:	0f 90       	pop	r0
    1fa8:	0f be       	out	0x3f, r0	; 63
    1faa:	0f 90       	pop	r0
    1fac:	1f 90       	pop	r1
    1fae:	18 95       	reti

00001fb0 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
    1fb0:	1f 92       	push	r1
    1fb2:	0f 92       	push	r0
    1fb4:	0f b6       	in	r0, 0x3f	; 63
    1fb6:	0f 92       	push	r0
    1fb8:	11 24       	eor	r1, r1
    1fba:	0b b6       	in	r0, 0x3b	; 59
    1fbc:	0f 92       	push	r0
    1fbe:	2f 93       	push	r18
    1fc0:	3f 93       	push	r19
    1fc2:	4f 93       	push	r20
    1fc4:	5f 93       	push	r21
    1fc6:	6f 93       	push	r22
    1fc8:	7f 93       	push	r23
    1fca:	8f 93       	push	r24
    1fcc:	9f 93       	push	r25
    1fce:	af 93       	push	r26
    1fd0:	bf 93       	push	r27
    1fd2:	ef 93       	push	r30
    1fd4:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
    1fd6:	e0 91 88 22 	lds	r30, 0x2288	; 0x802288 <tc_tcc0_ccd_callback>
    1fda:	f0 91 89 22 	lds	r31, 0x2289	; 0x802289 <tc_tcc0_ccd_callback+0x1>
    1fde:	30 97       	sbiw	r30, 0x00	; 0
    1fe0:	09 f0       	breq	.+2      	; 0x1fe4 <__vector_19+0x34>
		tc_tcc0_ccd_callback();
    1fe2:	19 95       	eicall
	}
}
    1fe4:	ff 91       	pop	r31
    1fe6:	ef 91       	pop	r30
    1fe8:	bf 91       	pop	r27
    1fea:	af 91       	pop	r26
    1fec:	9f 91       	pop	r25
    1fee:	8f 91       	pop	r24
    1ff0:	7f 91       	pop	r23
    1ff2:	6f 91       	pop	r22
    1ff4:	5f 91       	pop	r21
    1ff6:	4f 91       	pop	r20
    1ff8:	3f 91       	pop	r19
    1ffa:	2f 91       	pop	r18
    1ffc:	0f 90       	pop	r0
    1ffe:	0b be       	out	0x3b, r0	; 59
    2000:	0f 90       	pop	r0
    2002:	0f be       	out	0x3f, r0	; 63
    2004:	0f 90       	pop	r0
    2006:	1f 90       	pop	r1
    2008:	18 95       	reti

0000200a <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
    200a:	1f 92       	push	r1
    200c:	0f 92       	push	r0
    200e:	0f b6       	in	r0, 0x3f	; 63
    2010:	0f 92       	push	r0
    2012:	11 24       	eor	r1, r1
    2014:	0b b6       	in	r0, 0x3b	; 59
    2016:	0f 92       	push	r0
    2018:	2f 93       	push	r18
    201a:	3f 93       	push	r19
    201c:	4f 93       	push	r20
    201e:	5f 93       	push	r21
    2020:	6f 93       	push	r22
    2022:	7f 93       	push	r23
    2024:	8f 93       	push	r24
    2026:	9f 93       	push	r25
    2028:	af 93       	push	r26
    202a:	bf 93       	push	r27
    202c:	ef 93       	push	r30
    202e:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
    2030:	e0 91 86 22 	lds	r30, 0x2286	; 0x802286 <tc_tcc1_ovf_callback>
    2034:	f0 91 87 22 	lds	r31, 0x2287	; 0x802287 <tc_tcc1_ovf_callback+0x1>
    2038:	30 97       	sbiw	r30, 0x00	; 0
    203a:	09 f0       	breq	.+2      	; 0x203e <__vector_20+0x34>
		tc_tcc1_ovf_callback();
    203c:	19 95       	eicall
	}
}
    203e:	ff 91       	pop	r31
    2040:	ef 91       	pop	r30
    2042:	bf 91       	pop	r27
    2044:	af 91       	pop	r26
    2046:	9f 91       	pop	r25
    2048:	8f 91       	pop	r24
    204a:	7f 91       	pop	r23
    204c:	6f 91       	pop	r22
    204e:	5f 91       	pop	r21
    2050:	4f 91       	pop	r20
    2052:	3f 91       	pop	r19
    2054:	2f 91       	pop	r18
    2056:	0f 90       	pop	r0
    2058:	0b be       	out	0x3b, r0	; 59
    205a:	0f 90       	pop	r0
    205c:	0f be       	out	0x3f, r0	; 63
    205e:	0f 90       	pop	r0
    2060:	1f 90       	pop	r1
    2062:	18 95       	reti

00002064 <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
    2064:	1f 92       	push	r1
    2066:	0f 92       	push	r0
    2068:	0f b6       	in	r0, 0x3f	; 63
    206a:	0f 92       	push	r0
    206c:	11 24       	eor	r1, r1
    206e:	0b b6       	in	r0, 0x3b	; 59
    2070:	0f 92       	push	r0
    2072:	2f 93       	push	r18
    2074:	3f 93       	push	r19
    2076:	4f 93       	push	r20
    2078:	5f 93       	push	r21
    207a:	6f 93       	push	r22
    207c:	7f 93       	push	r23
    207e:	8f 93       	push	r24
    2080:	9f 93       	push	r25
    2082:	af 93       	push	r26
    2084:	bf 93       	push	r27
    2086:	ef 93       	push	r30
    2088:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
    208a:	e0 91 84 22 	lds	r30, 0x2284	; 0x802284 <tc_tcc1_err_callback>
    208e:	f0 91 85 22 	lds	r31, 0x2285	; 0x802285 <tc_tcc1_err_callback+0x1>
    2092:	30 97       	sbiw	r30, 0x00	; 0
    2094:	09 f0       	breq	.+2      	; 0x2098 <__vector_21+0x34>
		tc_tcc1_err_callback();
    2096:	19 95       	eicall
	}
}
    2098:	ff 91       	pop	r31
    209a:	ef 91       	pop	r30
    209c:	bf 91       	pop	r27
    209e:	af 91       	pop	r26
    20a0:	9f 91       	pop	r25
    20a2:	8f 91       	pop	r24
    20a4:	7f 91       	pop	r23
    20a6:	6f 91       	pop	r22
    20a8:	5f 91       	pop	r21
    20aa:	4f 91       	pop	r20
    20ac:	3f 91       	pop	r19
    20ae:	2f 91       	pop	r18
    20b0:	0f 90       	pop	r0
    20b2:	0b be       	out	0x3b, r0	; 59
    20b4:	0f 90       	pop	r0
    20b6:	0f be       	out	0x3f, r0	; 63
    20b8:	0f 90       	pop	r0
    20ba:	1f 90       	pop	r1
    20bc:	18 95       	reti

000020be <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
    20be:	1f 92       	push	r1
    20c0:	0f 92       	push	r0
    20c2:	0f b6       	in	r0, 0x3f	; 63
    20c4:	0f 92       	push	r0
    20c6:	11 24       	eor	r1, r1
    20c8:	0b b6       	in	r0, 0x3b	; 59
    20ca:	0f 92       	push	r0
    20cc:	2f 93       	push	r18
    20ce:	3f 93       	push	r19
    20d0:	4f 93       	push	r20
    20d2:	5f 93       	push	r21
    20d4:	6f 93       	push	r22
    20d6:	7f 93       	push	r23
    20d8:	8f 93       	push	r24
    20da:	9f 93       	push	r25
    20dc:	af 93       	push	r26
    20de:	bf 93       	push	r27
    20e0:	ef 93       	push	r30
    20e2:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
    20e4:	e0 91 82 22 	lds	r30, 0x2282	; 0x802282 <tc_tcc1_cca_callback>
    20e8:	f0 91 83 22 	lds	r31, 0x2283	; 0x802283 <tc_tcc1_cca_callback+0x1>
    20ec:	30 97       	sbiw	r30, 0x00	; 0
    20ee:	09 f0       	breq	.+2      	; 0x20f2 <__vector_22+0x34>
		tc_tcc1_cca_callback();
    20f0:	19 95       	eicall
	}
}
    20f2:	ff 91       	pop	r31
    20f4:	ef 91       	pop	r30
    20f6:	bf 91       	pop	r27
    20f8:	af 91       	pop	r26
    20fa:	9f 91       	pop	r25
    20fc:	8f 91       	pop	r24
    20fe:	7f 91       	pop	r23
    2100:	6f 91       	pop	r22
    2102:	5f 91       	pop	r21
    2104:	4f 91       	pop	r20
    2106:	3f 91       	pop	r19
    2108:	2f 91       	pop	r18
    210a:	0f 90       	pop	r0
    210c:	0b be       	out	0x3b, r0	; 59
    210e:	0f 90       	pop	r0
    2110:	0f be       	out	0x3f, r0	; 63
    2112:	0f 90       	pop	r0
    2114:	1f 90       	pop	r1
    2116:	18 95       	reti

00002118 <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
    2118:	1f 92       	push	r1
    211a:	0f 92       	push	r0
    211c:	0f b6       	in	r0, 0x3f	; 63
    211e:	0f 92       	push	r0
    2120:	11 24       	eor	r1, r1
    2122:	0b b6       	in	r0, 0x3b	; 59
    2124:	0f 92       	push	r0
    2126:	2f 93       	push	r18
    2128:	3f 93       	push	r19
    212a:	4f 93       	push	r20
    212c:	5f 93       	push	r21
    212e:	6f 93       	push	r22
    2130:	7f 93       	push	r23
    2132:	8f 93       	push	r24
    2134:	9f 93       	push	r25
    2136:	af 93       	push	r26
    2138:	bf 93       	push	r27
    213a:	ef 93       	push	r30
    213c:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
    213e:	e0 91 80 22 	lds	r30, 0x2280	; 0x802280 <tc_tcc1_ccb_callback>
    2142:	f0 91 81 22 	lds	r31, 0x2281	; 0x802281 <tc_tcc1_ccb_callback+0x1>
    2146:	30 97       	sbiw	r30, 0x00	; 0
    2148:	09 f0       	breq	.+2      	; 0x214c <__vector_23+0x34>
		tc_tcc1_ccb_callback();
    214a:	19 95       	eicall
	}
}
    214c:	ff 91       	pop	r31
    214e:	ef 91       	pop	r30
    2150:	bf 91       	pop	r27
    2152:	af 91       	pop	r26
    2154:	9f 91       	pop	r25
    2156:	8f 91       	pop	r24
    2158:	7f 91       	pop	r23
    215a:	6f 91       	pop	r22
    215c:	5f 91       	pop	r21
    215e:	4f 91       	pop	r20
    2160:	3f 91       	pop	r19
    2162:	2f 91       	pop	r18
    2164:	0f 90       	pop	r0
    2166:	0b be       	out	0x3b, r0	; 59
    2168:	0f 90       	pop	r0
    216a:	0f be       	out	0x3f, r0	; 63
    216c:	0f 90       	pop	r0
    216e:	1f 90       	pop	r1
    2170:	18 95       	reti

00002172 <__vector_77>:
 *
 * This function will handle interrupt on Timer Counter D0 overflow and
 * call the callback function.
 */
ISR(TCD0_OVF_vect)
{
    2172:	1f 92       	push	r1
    2174:	0f 92       	push	r0
    2176:	0f b6       	in	r0, 0x3f	; 63
    2178:	0f 92       	push	r0
    217a:	11 24       	eor	r1, r1
    217c:	0b b6       	in	r0, 0x3b	; 59
    217e:	0f 92       	push	r0
    2180:	2f 93       	push	r18
    2182:	3f 93       	push	r19
    2184:	4f 93       	push	r20
    2186:	5f 93       	push	r21
    2188:	6f 93       	push	r22
    218a:	7f 93       	push	r23
    218c:	8f 93       	push	r24
    218e:	9f 93       	push	r25
    2190:	af 93       	push	r26
    2192:	bf 93       	push	r27
    2194:	ef 93       	push	r30
    2196:	ff 93       	push	r31
	if (tc_tcd0_ovf_callback) {
    2198:	e0 91 7e 22 	lds	r30, 0x227E	; 0x80227e <tc_tcd0_ovf_callback>
    219c:	f0 91 7f 22 	lds	r31, 0x227F	; 0x80227f <tc_tcd0_ovf_callback+0x1>
    21a0:	30 97       	sbiw	r30, 0x00	; 0
    21a2:	09 f0       	breq	.+2      	; 0x21a6 <__vector_77+0x34>
		tc_tcd0_ovf_callback();
    21a4:	19 95       	eicall
	}
}
    21a6:	ff 91       	pop	r31
    21a8:	ef 91       	pop	r30
    21aa:	bf 91       	pop	r27
    21ac:	af 91       	pop	r26
    21ae:	9f 91       	pop	r25
    21b0:	8f 91       	pop	r24
    21b2:	7f 91       	pop	r23
    21b4:	6f 91       	pop	r22
    21b6:	5f 91       	pop	r21
    21b8:	4f 91       	pop	r20
    21ba:	3f 91       	pop	r19
    21bc:	2f 91       	pop	r18
    21be:	0f 90       	pop	r0
    21c0:	0b be       	out	0x3b, r0	; 59
    21c2:	0f 90       	pop	r0
    21c4:	0f be       	out	0x3f, r0	; 63
    21c6:	0f 90       	pop	r0
    21c8:	1f 90       	pop	r1
    21ca:	18 95       	reti

000021cc <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
    21cc:	1f 92       	push	r1
    21ce:	0f 92       	push	r0
    21d0:	0f b6       	in	r0, 0x3f	; 63
    21d2:	0f 92       	push	r0
    21d4:	11 24       	eor	r1, r1
    21d6:	0b b6       	in	r0, 0x3b	; 59
    21d8:	0f 92       	push	r0
    21da:	2f 93       	push	r18
    21dc:	3f 93       	push	r19
    21de:	4f 93       	push	r20
    21e0:	5f 93       	push	r21
    21e2:	6f 93       	push	r22
    21e4:	7f 93       	push	r23
    21e6:	8f 93       	push	r24
    21e8:	9f 93       	push	r25
    21ea:	af 93       	push	r26
    21ec:	bf 93       	push	r27
    21ee:	ef 93       	push	r30
    21f0:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
    21f2:	e0 91 7c 22 	lds	r30, 0x227C	; 0x80227c <tc_tcd0_err_callback>
    21f6:	f0 91 7d 22 	lds	r31, 0x227D	; 0x80227d <tc_tcd0_err_callback+0x1>
    21fa:	30 97       	sbiw	r30, 0x00	; 0
    21fc:	09 f0       	breq	.+2      	; 0x2200 <__vector_78+0x34>
		tc_tcd0_err_callback();
    21fe:	19 95       	eicall
	}
}
    2200:	ff 91       	pop	r31
    2202:	ef 91       	pop	r30
    2204:	bf 91       	pop	r27
    2206:	af 91       	pop	r26
    2208:	9f 91       	pop	r25
    220a:	8f 91       	pop	r24
    220c:	7f 91       	pop	r23
    220e:	6f 91       	pop	r22
    2210:	5f 91       	pop	r21
    2212:	4f 91       	pop	r20
    2214:	3f 91       	pop	r19
    2216:	2f 91       	pop	r18
    2218:	0f 90       	pop	r0
    221a:	0b be       	out	0x3b, r0	; 59
    221c:	0f 90       	pop	r0
    221e:	0f be       	out	0x3f, r0	; 63
    2220:	0f 90       	pop	r0
    2222:	1f 90       	pop	r1
    2224:	18 95       	reti

00002226 <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
    2226:	1f 92       	push	r1
    2228:	0f 92       	push	r0
    222a:	0f b6       	in	r0, 0x3f	; 63
    222c:	0f 92       	push	r0
    222e:	11 24       	eor	r1, r1
    2230:	0b b6       	in	r0, 0x3b	; 59
    2232:	0f 92       	push	r0
    2234:	2f 93       	push	r18
    2236:	3f 93       	push	r19
    2238:	4f 93       	push	r20
    223a:	5f 93       	push	r21
    223c:	6f 93       	push	r22
    223e:	7f 93       	push	r23
    2240:	8f 93       	push	r24
    2242:	9f 93       	push	r25
    2244:	af 93       	push	r26
    2246:	bf 93       	push	r27
    2248:	ef 93       	push	r30
    224a:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
    224c:	e0 91 7a 22 	lds	r30, 0x227A	; 0x80227a <tc_tcd0_cca_callback>
    2250:	f0 91 7b 22 	lds	r31, 0x227B	; 0x80227b <tc_tcd0_cca_callback+0x1>
    2254:	30 97       	sbiw	r30, 0x00	; 0
    2256:	09 f0       	breq	.+2      	; 0x225a <__vector_79+0x34>
		tc_tcd0_cca_callback();
    2258:	19 95       	eicall
	}
}
    225a:	ff 91       	pop	r31
    225c:	ef 91       	pop	r30
    225e:	bf 91       	pop	r27
    2260:	af 91       	pop	r26
    2262:	9f 91       	pop	r25
    2264:	8f 91       	pop	r24
    2266:	7f 91       	pop	r23
    2268:	6f 91       	pop	r22
    226a:	5f 91       	pop	r21
    226c:	4f 91       	pop	r20
    226e:	3f 91       	pop	r19
    2270:	2f 91       	pop	r18
    2272:	0f 90       	pop	r0
    2274:	0b be       	out	0x3b, r0	; 59
    2276:	0f 90       	pop	r0
    2278:	0f be       	out	0x3f, r0	; 63
    227a:	0f 90       	pop	r0
    227c:	1f 90       	pop	r1
    227e:	18 95       	reti

00002280 <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
    2280:	1f 92       	push	r1
    2282:	0f 92       	push	r0
    2284:	0f b6       	in	r0, 0x3f	; 63
    2286:	0f 92       	push	r0
    2288:	11 24       	eor	r1, r1
    228a:	0b b6       	in	r0, 0x3b	; 59
    228c:	0f 92       	push	r0
    228e:	2f 93       	push	r18
    2290:	3f 93       	push	r19
    2292:	4f 93       	push	r20
    2294:	5f 93       	push	r21
    2296:	6f 93       	push	r22
    2298:	7f 93       	push	r23
    229a:	8f 93       	push	r24
    229c:	9f 93       	push	r25
    229e:	af 93       	push	r26
    22a0:	bf 93       	push	r27
    22a2:	ef 93       	push	r30
    22a4:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
    22a6:	e0 91 78 22 	lds	r30, 0x2278	; 0x802278 <tc_tcd0_ccb_callback>
    22aa:	f0 91 79 22 	lds	r31, 0x2279	; 0x802279 <tc_tcd0_ccb_callback+0x1>
    22ae:	30 97       	sbiw	r30, 0x00	; 0
    22b0:	09 f0       	breq	.+2      	; 0x22b4 <__vector_80+0x34>
		tc_tcd0_ccb_callback();
    22b2:	19 95       	eicall
	}
}
    22b4:	ff 91       	pop	r31
    22b6:	ef 91       	pop	r30
    22b8:	bf 91       	pop	r27
    22ba:	af 91       	pop	r26
    22bc:	9f 91       	pop	r25
    22be:	8f 91       	pop	r24
    22c0:	7f 91       	pop	r23
    22c2:	6f 91       	pop	r22
    22c4:	5f 91       	pop	r21
    22c6:	4f 91       	pop	r20
    22c8:	3f 91       	pop	r19
    22ca:	2f 91       	pop	r18
    22cc:	0f 90       	pop	r0
    22ce:	0b be       	out	0x3b, r0	; 59
    22d0:	0f 90       	pop	r0
    22d2:	0f be       	out	0x3f, r0	; 63
    22d4:	0f 90       	pop	r0
    22d6:	1f 90       	pop	r1
    22d8:	18 95       	reti

000022da <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
    22da:	1f 92       	push	r1
    22dc:	0f 92       	push	r0
    22de:	0f b6       	in	r0, 0x3f	; 63
    22e0:	0f 92       	push	r0
    22e2:	11 24       	eor	r1, r1
    22e4:	0b b6       	in	r0, 0x3b	; 59
    22e6:	0f 92       	push	r0
    22e8:	2f 93       	push	r18
    22ea:	3f 93       	push	r19
    22ec:	4f 93       	push	r20
    22ee:	5f 93       	push	r21
    22f0:	6f 93       	push	r22
    22f2:	7f 93       	push	r23
    22f4:	8f 93       	push	r24
    22f6:	9f 93       	push	r25
    22f8:	af 93       	push	r26
    22fa:	bf 93       	push	r27
    22fc:	ef 93       	push	r30
    22fe:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
    2300:	e0 91 76 22 	lds	r30, 0x2276	; 0x802276 <tc_tcd0_ccc_callback>
    2304:	f0 91 77 22 	lds	r31, 0x2277	; 0x802277 <tc_tcd0_ccc_callback+0x1>
    2308:	30 97       	sbiw	r30, 0x00	; 0
    230a:	09 f0       	breq	.+2      	; 0x230e <__vector_81+0x34>
		tc_tcd0_ccc_callback();
    230c:	19 95       	eicall
	}
}
    230e:	ff 91       	pop	r31
    2310:	ef 91       	pop	r30
    2312:	bf 91       	pop	r27
    2314:	af 91       	pop	r26
    2316:	9f 91       	pop	r25
    2318:	8f 91       	pop	r24
    231a:	7f 91       	pop	r23
    231c:	6f 91       	pop	r22
    231e:	5f 91       	pop	r21
    2320:	4f 91       	pop	r20
    2322:	3f 91       	pop	r19
    2324:	2f 91       	pop	r18
    2326:	0f 90       	pop	r0
    2328:	0b be       	out	0x3b, r0	; 59
    232a:	0f 90       	pop	r0
    232c:	0f be       	out	0x3f, r0	; 63
    232e:	0f 90       	pop	r0
    2330:	1f 90       	pop	r1
    2332:	18 95       	reti

00002334 <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
    2334:	1f 92       	push	r1
    2336:	0f 92       	push	r0
    2338:	0f b6       	in	r0, 0x3f	; 63
    233a:	0f 92       	push	r0
    233c:	11 24       	eor	r1, r1
    233e:	0b b6       	in	r0, 0x3b	; 59
    2340:	0f 92       	push	r0
    2342:	2f 93       	push	r18
    2344:	3f 93       	push	r19
    2346:	4f 93       	push	r20
    2348:	5f 93       	push	r21
    234a:	6f 93       	push	r22
    234c:	7f 93       	push	r23
    234e:	8f 93       	push	r24
    2350:	9f 93       	push	r25
    2352:	af 93       	push	r26
    2354:	bf 93       	push	r27
    2356:	ef 93       	push	r30
    2358:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
    235a:	e0 91 74 22 	lds	r30, 0x2274	; 0x802274 <tc_tcd0_ccd_callback>
    235e:	f0 91 75 22 	lds	r31, 0x2275	; 0x802275 <tc_tcd0_ccd_callback+0x1>
    2362:	30 97       	sbiw	r30, 0x00	; 0
    2364:	09 f0       	breq	.+2      	; 0x2368 <__vector_82+0x34>
		tc_tcd0_ccd_callback();
    2366:	19 95       	eicall
	}
}
    2368:	ff 91       	pop	r31
    236a:	ef 91       	pop	r30
    236c:	bf 91       	pop	r27
    236e:	af 91       	pop	r26
    2370:	9f 91       	pop	r25
    2372:	8f 91       	pop	r24
    2374:	7f 91       	pop	r23
    2376:	6f 91       	pop	r22
    2378:	5f 91       	pop	r21
    237a:	4f 91       	pop	r20
    237c:	3f 91       	pop	r19
    237e:	2f 91       	pop	r18
    2380:	0f 90       	pop	r0
    2382:	0b be       	out	0x3b, r0	; 59
    2384:	0f 90       	pop	r0
    2386:	0f be       	out	0x3f, r0	; 63
    2388:	0f 90       	pop	r0
    238a:	1f 90       	pop	r1
    238c:	18 95       	reti

0000238e <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
    238e:	1f 92       	push	r1
    2390:	0f 92       	push	r0
    2392:	0f b6       	in	r0, 0x3f	; 63
    2394:	0f 92       	push	r0
    2396:	11 24       	eor	r1, r1
    2398:	0b b6       	in	r0, 0x3b	; 59
    239a:	0f 92       	push	r0
    239c:	2f 93       	push	r18
    239e:	3f 93       	push	r19
    23a0:	4f 93       	push	r20
    23a2:	5f 93       	push	r21
    23a4:	6f 93       	push	r22
    23a6:	7f 93       	push	r23
    23a8:	8f 93       	push	r24
    23aa:	9f 93       	push	r25
    23ac:	af 93       	push	r26
    23ae:	bf 93       	push	r27
    23b0:	ef 93       	push	r30
    23b2:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
    23b4:	e0 91 72 22 	lds	r30, 0x2272	; 0x802272 <tc_tcd1_ovf_callback>
    23b8:	f0 91 73 22 	lds	r31, 0x2273	; 0x802273 <tc_tcd1_ovf_callback+0x1>
    23bc:	30 97       	sbiw	r30, 0x00	; 0
    23be:	09 f0       	breq	.+2      	; 0x23c2 <__vector_83+0x34>
		tc_tcd1_ovf_callback();
    23c0:	19 95       	eicall
	}
}
    23c2:	ff 91       	pop	r31
    23c4:	ef 91       	pop	r30
    23c6:	bf 91       	pop	r27
    23c8:	af 91       	pop	r26
    23ca:	9f 91       	pop	r25
    23cc:	8f 91       	pop	r24
    23ce:	7f 91       	pop	r23
    23d0:	6f 91       	pop	r22
    23d2:	5f 91       	pop	r21
    23d4:	4f 91       	pop	r20
    23d6:	3f 91       	pop	r19
    23d8:	2f 91       	pop	r18
    23da:	0f 90       	pop	r0
    23dc:	0b be       	out	0x3b, r0	; 59
    23de:	0f 90       	pop	r0
    23e0:	0f be       	out	0x3f, r0	; 63
    23e2:	0f 90       	pop	r0
    23e4:	1f 90       	pop	r1
    23e6:	18 95       	reti

000023e8 <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
    23e8:	1f 92       	push	r1
    23ea:	0f 92       	push	r0
    23ec:	0f b6       	in	r0, 0x3f	; 63
    23ee:	0f 92       	push	r0
    23f0:	11 24       	eor	r1, r1
    23f2:	0b b6       	in	r0, 0x3b	; 59
    23f4:	0f 92       	push	r0
    23f6:	2f 93       	push	r18
    23f8:	3f 93       	push	r19
    23fa:	4f 93       	push	r20
    23fc:	5f 93       	push	r21
    23fe:	6f 93       	push	r22
    2400:	7f 93       	push	r23
    2402:	8f 93       	push	r24
    2404:	9f 93       	push	r25
    2406:	af 93       	push	r26
    2408:	bf 93       	push	r27
    240a:	ef 93       	push	r30
    240c:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
    240e:	e0 91 70 22 	lds	r30, 0x2270	; 0x802270 <tc_tcd1_err_callback>
    2412:	f0 91 71 22 	lds	r31, 0x2271	; 0x802271 <tc_tcd1_err_callback+0x1>
    2416:	30 97       	sbiw	r30, 0x00	; 0
    2418:	09 f0       	breq	.+2      	; 0x241c <__vector_84+0x34>
		tc_tcd1_err_callback();
    241a:	19 95       	eicall
	}
}
    241c:	ff 91       	pop	r31
    241e:	ef 91       	pop	r30
    2420:	bf 91       	pop	r27
    2422:	af 91       	pop	r26
    2424:	9f 91       	pop	r25
    2426:	8f 91       	pop	r24
    2428:	7f 91       	pop	r23
    242a:	6f 91       	pop	r22
    242c:	5f 91       	pop	r21
    242e:	4f 91       	pop	r20
    2430:	3f 91       	pop	r19
    2432:	2f 91       	pop	r18
    2434:	0f 90       	pop	r0
    2436:	0b be       	out	0x3b, r0	; 59
    2438:	0f 90       	pop	r0
    243a:	0f be       	out	0x3f, r0	; 63
    243c:	0f 90       	pop	r0
    243e:	1f 90       	pop	r1
    2440:	18 95       	reti

00002442 <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
    2442:	1f 92       	push	r1
    2444:	0f 92       	push	r0
    2446:	0f b6       	in	r0, 0x3f	; 63
    2448:	0f 92       	push	r0
    244a:	11 24       	eor	r1, r1
    244c:	0b b6       	in	r0, 0x3b	; 59
    244e:	0f 92       	push	r0
    2450:	2f 93       	push	r18
    2452:	3f 93       	push	r19
    2454:	4f 93       	push	r20
    2456:	5f 93       	push	r21
    2458:	6f 93       	push	r22
    245a:	7f 93       	push	r23
    245c:	8f 93       	push	r24
    245e:	9f 93       	push	r25
    2460:	af 93       	push	r26
    2462:	bf 93       	push	r27
    2464:	ef 93       	push	r30
    2466:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
    2468:	e0 91 6e 22 	lds	r30, 0x226E	; 0x80226e <tc_tcd1_cca_callback>
    246c:	f0 91 6f 22 	lds	r31, 0x226F	; 0x80226f <tc_tcd1_cca_callback+0x1>
    2470:	30 97       	sbiw	r30, 0x00	; 0
    2472:	09 f0       	breq	.+2      	; 0x2476 <__vector_85+0x34>
		tc_tcd1_cca_callback();
    2474:	19 95       	eicall
	}
}
    2476:	ff 91       	pop	r31
    2478:	ef 91       	pop	r30
    247a:	bf 91       	pop	r27
    247c:	af 91       	pop	r26
    247e:	9f 91       	pop	r25
    2480:	8f 91       	pop	r24
    2482:	7f 91       	pop	r23
    2484:	6f 91       	pop	r22
    2486:	5f 91       	pop	r21
    2488:	4f 91       	pop	r20
    248a:	3f 91       	pop	r19
    248c:	2f 91       	pop	r18
    248e:	0f 90       	pop	r0
    2490:	0b be       	out	0x3b, r0	; 59
    2492:	0f 90       	pop	r0
    2494:	0f be       	out	0x3f, r0	; 63
    2496:	0f 90       	pop	r0
    2498:	1f 90       	pop	r1
    249a:	18 95       	reti

0000249c <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
    249c:	1f 92       	push	r1
    249e:	0f 92       	push	r0
    24a0:	0f b6       	in	r0, 0x3f	; 63
    24a2:	0f 92       	push	r0
    24a4:	11 24       	eor	r1, r1
    24a6:	0b b6       	in	r0, 0x3b	; 59
    24a8:	0f 92       	push	r0
    24aa:	2f 93       	push	r18
    24ac:	3f 93       	push	r19
    24ae:	4f 93       	push	r20
    24b0:	5f 93       	push	r21
    24b2:	6f 93       	push	r22
    24b4:	7f 93       	push	r23
    24b6:	8f 93       	push	r24
    24b8:	9f 93       	push	r25
    24ba:	af 93       	push	r26
    24bc:	bf 93       	push	r27
    24be:	ef 93       	push	r30
    24c0:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
    24c2:	e0 91 6c 22 	lds	r30, 0x226C	; 0x80226c <tc_tcd1_ccb_callback>
    24c6:	f0 91 6d 22 	lds	r31, 0x226D	; 0x80226d <tc_tcd1_ccb_callback+0x1>
    24ca:	30 97       	sbiw	r30, 0x00	; 0
    24cc:	09 f0       	breq	.+2      	; 0x24d0 <__vector_86+0x34>
		tc_tcd1_ccb_callback();
    24ce:	19 95       	eicall
	}
}
    24d0:	ff 91       	pop	r31
    24d2:	ef 91       	pop	r30
    24d4:	bf 91       	pop	r27
    24d6:	af 91       	pop	r26
    24d8:	9f 91       	pop	r25
    24da:	8f 91       	pop	r24
    24dc:	7f 91       	pop	r23
    24de:	6f 91       	pop	r22
    24e0:	5f 91       	pop	r21
    24e2:	4f 91       	pop	r20
    24e4:	3f 91       	pop	r19
    24e6:	2f 91       	pop	r18
    24e8:	0f 90       	pop	r0
    24ea:	0b be       	out	0x3b, r0	; 59
    24ec:	0f 90       	pop	r0
    24ee:	0f be       	out	0x3f, r0	; 63
    24f0:	0f 90       	pop	r0
    24f2:	1f 90       	pop	r1
    24f4:	18 95       	reti

000024f6 <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
    24f6:	1f 92       	push	r1
    24f8:	0f 92       	push	r0
    24fa:	0f b6       	in	r0, 0x3f	; 63
    24fc:	0f 92       	push	r0
    24fe:	11 24       	eor	r1, r1
    2500:	0b b6       	in	r0, 0x3b	; 59
    2502:	0f 92       	push	r0
    2504:	2f 93       	push	r18
    2506:	3f 93       	push	r19
    2508:	4f 93       	push	r20
    250a:	5f 93       	push	r21
    250c:	6f 93       	push	r22
    250e:	7f 93       	push	r23
    2510:	8f 93       	push	r24
    2512:	9f 93       	push	r25
    2514:	af 93       	push	r26
    2516:	bf 93       	push	r27
    2518:	ef 93       	push	r30
    251a:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
    251c:	e0 91 6a 22 	lds	r30, 0x226A	; 0x80226a <tc_tce0_ovf_callback>
    2520:	f0 91 6b 22 	lds	r31, 0x226B	; 0x80226b <tc_tce0_ovf_callback+0x1>
    2524:	30 97       	sbiw	r30, 0x00	; 0
    2526:	09 f0       	breq	.+2      	; 0x252a <__vector_47+0x34>
		tc_tce0_ovf_callback();
    2528:	19 95       	eicall
	}
}
    252a:	ff 91       	pop	r31
    252c:	ef 91       	pop	r30
    252e:	bf 91       	pop	r27
    2530:	af 91       	pop	r26
    2532:	9f 91       	pop	r25
    2534:	8f 91       	pop	r24
    2536:	7f 91       	pop	r23
    2538:	6f 91       	pop	r22
    253a:	5f 91       	pop	r21
    253c:	4f 91       	pop	r20
    253e:	3f 91       	pop	r19
    2540:	2f 91       	pop	r18
    2542:	0f 90       	pop	r0
    2544:	0b be       	out	0x3b, r0	; 59
    2546:	0f 90       	pop	r0
    2548:	0f be       	out	0x3f, r0	; 63
    254a:	0f 90       	pop	r0
    254c:	1f 90       	pop	r1
    254e:	18 95       	reti

00002550 <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
    2550:	1f 92       	push	r1
    2552:	0f 92       	push	r0
    2554:	0f b6       	in	r0, 0x3f	; 63
    2556:	0f 92       	push	r0
    2558:	11 24       	eor	r1, r1
    255a:	0b b6       	in	r0, 0x3b	; 59
    255c:	0f 92       	push	r0
    255e:	2f 93       	push	r18
    2560:	3f 93       	push	r19
    2562:	4f 93       	push	r20
    2564:	5f 93       	push	r21
    2566:	6f 93       	push	r22
    2568:	7f 93       	push	r23
    256a:	8f 93       	push	r24
    256c:	9f 93       	push	r25
    256e:	af 93       	push	r26
    2570:	bf 93       	push	r27
    2572:	ef 93       	push	r30
    2574:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
    2576:	e0 91 68 22 	lds	r30, 0x2268	; 0x802268 <tc_tce0_err_callback>
    257a:	f0 91 69 22 	lds	r31, 0x2269	; 0x802269 <tc_tce0_err_callback+0x1>
    257e:	30 97       	sbiw	r30, 0x00	; 0
    2580:	09 f0       	breq	.+2      	; 0x2584 <__vector_48+0x34>
		tc_tce0_err_callback();
    2582:	19 95       	eicall
	}
}
    2584:	ff 91       	pop	r31
    2586:	ef 91       	pop	r30
    2588:	bf 91       	pop	r27
    258a:	af 91       	pop	r26
    258c:	9f 91       	pop	r25
    258e:	8f 91       	pop	r24
    2590:	7f 91       	pop	r23
    2592:	6f 91       	pop	r22
    2594:	5f 91       	pop	r21
    2596:	4f 91       	pop	r20
    2598:	3f 91       	pop	r19
    259a:	2f 91       	pop	r18
    259c:	0f 90       	pop	r0
    259e:	0b be       	out	0x3b, r0	; 59
    25a0:	0f 90       	pop	r0
    25a2:	0f be       	out	0x3f, r0	; 63
    25a4:	0f 90       	pop	r0
    25a6:	1f 90       	pop	r1
    25a8:	18 95       	reti

000025aa <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    25aa:	1f 92       	push	r1
    25ac:	0f 92       	push	r0
    25ae:	0f b6       	in	r0, 0x3f	; 63
    25b0:	0f 92       	push	r0
    25b2:	11 24       	eor	r1, r1
    25b4:	0b b6       	in	r0, 0x3b	; 59
    25b6:	0f 92       	push	r0
    25b8:	2f 93       	push	r18
    25ba:	3f 93       	push	r19
    25bc:	4f 93       	push	r20
    25be:	5f 93       	push	r21
    25c0:	6f 93       	push	r22
    25c2:	7f 93       	push	r23
    25c4:	8f 93       	push	r24
    25c6:	9f 93       	push	r25
    25c8:	af 93       	push	r26
    25ca:	bf 93       	push	r27
    25cc:	ef 93       	push	r30
    25ce:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    25d0:	e0 91 66 22 	lds	r30, 0x2266	; 0x802266 <tc_tce0_cca_callback>
    25d4:	f0 91 67 22 	lds	r31, 0x2267	; 0x802267 <tc_tce0_cca_callback+0x1>
    25d8:	30 97       	sbiw	r30, 0x00	; 0
    25da:	09 f0       	breq	.+2      	; 0x25de <__vector_49+0x34>
		tc_tce0_cca_callback();
    25dc:	19 95       	eicall
	}
}
    25de:	ff 91       	pop	r31
    25e0:	ef 91       	pop	r30
    25e2:	bf 91       	pop	r27
    25e4:	af 91       	pop	r26
    25e6:	9f 91       	pop	r25
    25e8:	8f 91       	pop	r24
    25ea:	7f 91       	pop	r23
    25ec:	6f 91       	pop	r22
    25ee:	5f 91       	pop	r21
    25f0:	4f 91       	pop	r20
    25f2:	3f 91       	pop	r19
    25f4:	2f 91       	pop	r18
    25f6:	0f 90       	pop	r0
    25f8:	0b be       	out	0x3b, r0	; 59
    25fa:	0f 90       	pop	r0
    25fc:	0f be       	out	0x3f, r0	; 63
    25fe:	0f 90       	pop	r0
    2600:	1f 90       	pop	r1
    2602:	18 95       	reti

00002604 <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    2604:	1f 92       	push	r1
    2606:	0f 92       	push	r0
    2608:	0f b6       	in	r0, 0x3f	; 63
    260a:	0f 92       	push	r0
    260c:	11 24       	eor	r1, r1
    260e:	0b b6       	in	r0, 0x3b	; 59
    2610:	0f 92       	push	r0
    2612:	2f 93       	push	r18
    2614:	3f 93       	push	r19
    2616:	4f 93       	push	r20
    2618:	5f 93       	push	r21
    261a:	6f 93       	push	r22
    261c:	7f 93       	push	r23
    261e:	8f 93       	push	r24
    2620:	9f 93       	push	r25
    2622:	af 93       	push	r26
    2624:	bf 93       	push	r27
    2626:	ef 93       	push	r30
    2628:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    262a:	e0 91 64 22 	lds	r30, 0x2264	; 0x802264 <tc_tce0_ccb_callback>
    262e:	f0 91 65 22 	lds	r31, 0x2265	; 0x802265 <tc_tce0_ccb_callback+0x1>
    2632:	30 97       	sbiw	r30, 0x00	; 0
    2634:	09 f0       	breq	.+2      	; 0x2638 <__vector_50+0x34>
		tc_tce0_ccb_callback();
    2636:	19 95       	eicall
	}
}
    2638:	ff 91       	pop	r31
    263a:	ef 91       	pop	r30
    263c:	bf 91       	pop	r27
    263e:	af 91       	pop	r26
    2640:	9f 91       	pop	r25
    2642:	8f 91       	pop	r24
    2644:	7f 91       	pop	r23
    2646:	6f 91       	pop	r22
    2648:	5f 91       	pop	r21
    264a:	4f 91       	pop	r20
    264c:	3f 91       	pop	r19
    264e:	2f 91       	pop	r18
    2650:	0f 90       	pop	r0
    2652:	0b be       	out	0x3b, r0	; 59
    2654:	0f 90       	pop	r0
    2656:	0f be       	out	0x3f, r0	; 63
    2658:	0f 90       	pop	r0
    265a:	1f 90       	pop	r1
    265c:	18 95       	reti

0000265e <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    265e:	1f 92       	push	r1
    2660:	0f 92       	push	r0
    2662:	0f b6       	in	r0, 0x3f	; 63
    2664:	0f 92       	push	r0
    2666:	11 24       	eor	r1, r1
    2668:	0b b6       	in	r0, 0x3b	; 59
    266a:	0f 92       	push	r0
    266c:	2f 93       	push	r18
    266e:	3f 93       	push	r19
    2670:	4f 93       	push	r20
    2672:	5f 93       	push	r21
    2674:	6f 93       	push	r22
    2676:	7f 93       	push	r23
    2678:	8f 93       	push	r24
    267a:	9f 93       	push	r25
    267c:	af 93       	push	r26
    267e:	bf 93       	push	r27
    2680:	ef 93       	push	r30
    2682:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    2684:	e0 91 62 22 	lds	r30, 0x2262	; 0x802262 <tc_tce0_ccc_callback>
    2688:	f0 91 63 22 	lds	r31, 0x2263	; 0x802263 <tc_tce0_ccc_callback+0x1>
    268c:	30 97       	sbiw	r30, 0x00	; 0
    268e:	09 f0       	breq	.+2      	; 0x2692 <__vector_51+0x34>
		tc_tce0_ccc_callback();
    2690:	19 95       	eicall
	}
}
    2692:	ff 91       	pop	r31
    2694:	ef 91       	pop	r30
    2696:	bf 91       	pop	r27
    2698:	af 91       	pop	r26
    269a:	9f 91       	pop	r25
    269c:	8f 91       	pop	r24
    269e:	7f 91       	pop	r23
    26a0:	6f 91       	pop	r22
    26a2:	5f 91       	pop	r21
    26a4:	4f 91       	pop	r20
    26a6:	3f 91       	pop	r19
    26a8:	2f 91       	pop	r18
    26aa:	0f 90       	pop	r0
    26ac:	0b be       	out	0x3b, r0	; 59
    26ae:	0f 90       	pop	r0
    26b0:	0f be       	out	0x3f, r0	; 63
    26b2:	0f 90       	pop	r0
    26b4:	1f 90       	pop	r1
    26b6:	18 95       	reti

000026b8 <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    26b8:	1f 92       	push	r1
    26ba:	0f 92       	push	r0
    26bc:	0f b6       	in	r0, 0x3f	; 63
    26be:	0f 92       	push	r0
    26c0:	11 24       	eor	r1, r1
    26c2:	0b b6       	in	r0, 0x3b	; 59
    26c4:	0f 92       	push	r0
    26c6:	2f 93       	push	r18
    26c8:	3f 93       	push	r19
    26ca:	4f 93       	push	r20
    26cc:	5f 93       	push	r21
    26ce:	6f 93       	push	r22
    26d0:	7f 93       	push	r23
    26d2:	8f 93       	push	r24
    26d4:	9f 93       	push	r25
    26d6:	af 93       	push	r26
    26d8:	bf 93       	push	r27
    26da:	ef 93       	push	r30
    26dc:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    26de:	e0 91 60 22 	lds	r30, 0x2260	; 0x802260 <tc_tce0_ccd_callback>
    26e2:	f0 91 61 22 	lds	r31, 0x2261	; 0x802261 <tc_tce0_ccd_callback+0x1>
    26e6:	30 97       	sbiw	r30, 0x00	; 0
    26e8:	09 f0       	breq	.+2      	; 0x26ec <__vector_52+0x34>
		tc_tce0_ccd_callback();
    26ea:	19 95       	eicall
	}
}
    26ec:	ff 91       	pop	r31
    26ee:	ef 91       	pop	r30
    26f0:	bf 91       	pop	r27
    26f2:	af 91       	pop	r26
    26f4:	9f 91       	pop	r25
    26f6:	8f 91       	pop	r24
    26f8:	7f 91       	pop	r23
    26fa:	6f 91       	pop	r22
    26fc:	5f 91       	pop	r21
    26fe:	4f 91       	pop	r20
    2700:	3f 91       	pop	r19
    2702:	2f 91       	pop	r18
    2704:	0f 90       	pop	r0
    2706:	0b be       	out	0x3b, r0	; 59
    2708:	0f 90       	pop	r0
    270a:	0f be       	out	0x3f, r0	; 63
    270c:	0f 90       	pop	r0
    270e:	1f 90       	pop	r1
    2710:	18 95       	reti

00002712 <__vector_53>:
 *
 * This function will handle interrupt on Timer Counter E1 overflow and
 * call the callback function.
 */
ISR(TCE1_OVF_vect)
{
    2712:	1f 92       	push	r1
    2714:	0f 92       	push	r0
    2716:	0f b6       	in	r0, 0x3f	; 63
    2718:	0f 92       	push	r0
    271a:	11 24       	eor	r1, r1
    271c:	0b b6       	in	r0, 0x3b	; 59
    271e:	0f 92       	push	r0
    2720:	2f 93       	push	r18
    2722:	3f 93       	push	r19
    2724:	4f 93       	push	r20
    2726:	5f 93       	push	r21
    2728:	6f 93       	push	r22
    272a:	7f 93       	push	r23
    272c:	8f 93       	push	r24
    272e:	9f 93       	push	r25
    2730:	af 93       	push	r26
    2732:	bf 93       	push	r27
    2734:	ef 93       	push	r30
    2736:	ff 93       	push	r31
	if (tc_tce1_ovf_callback) {
    2738:	e0 91 5e 22 	lds	r30, 0x225E	; 0x80225e <tc_tce1_ovf_callback>
    273c:	f0 91 5f 22 	lds	r31, 0x225F	; 0x80225f <tc_tce1_ovf_callback+0x1>
    2740:	30 97       	sbiw	r30, 0x00	; 0
    2742:	09 f0       	breq	.+2      	; 0x2746 <__vector_53+0x34>
		tc_tce1_ovf_callback();
    2744:	19 95       	eicall
	}
}
    2746:	ff 91       	pop	r31
    2748:	ef 91       	pop	r30
    274a:	bf 91       	pop	r27
    274c:	af 91       	pop	r26
    274e:	9f 91       	pop	r25
    2750:	8f 91       	pop	r24
    2752:	7f 91       	pop	r23
    2754:	6f 91       	pop	r22
    2756:	5f 91       	pop	r21
    2758:	4f 91       	pop	r20
    275a:	3f 91       	pop	r19
    275c:	2f 91       	pop	r18
    275e:	0f 90       	pop	r0
    2760:	0b be       	out	0x3b, r0	; 59
    2762:	0f 90       	pop	r0
    2764:	0f be       	out	0x3f, r0	; 63
    2766:	0f 90       	pop	r0
    2768:	1f 90       	pop	r1
    276a:	18 95       	reti

0000276c <__vector_54>:
 *
 * This function will handle interrupt on Timer Counter E1 error and
 * call the callback function.
 */
ISR(TCE1_ERR_vect)
{
    276c:	1f 92       	push	r1
    276e:	0f 92       	push	r0
    2770:	0f b6       	in	r0, 0x3f	; 63
    2772:	0f 92       	push	r0
    2774:	11 24       	eor	r1, r1
    2776:	0b b6       	in	r0, 0x3b	; 59
    2778:	0f 92       	push	r0
    277a:	2f 93       	push	r18
    277c:	3f 93       	push	r19
    277e:	4f 93       	push	r20
    2780:	5f 93       	push	r21
    2782:	6f 93       	push	r22
    2784:	7f 93       	push	r23
    2786:	8f 93       	push	r24
    2788:	9f 93       	push	r25
    278a:	af 93       	push	r26
    278c:	bf 93       	push	r27
    278e:	ef 93       	push	r30
    2790:	ff 93       	push	r31
	if (tc_tce1_err_callback) {
    2792:	e0 91 5c 22 	lds	r30, 0x225C	; 0x80225c <tc_tce1_err_callback>
    2796:	f0 91 5d 22 	lds	r31, 0x225D	; 0x80225d <tc_tce1_err_callback+0x1>
    279a:	30 97       	sbiw	r30, 0x00	; 0
    279c:	09 f0       	breq	.+2      	; 0x27a0 <__vector_54+0x34>
		tc_tce1_err_callback();
    279e:	19 95       	eicall
	}
}
    27a0:	ff 91       	pop	r31
    27a2:	ef 91       	pop	r30
    27a4:	bf 91       	pop	r27
    27a6:	af 91       	pop	r26
    27a8:	9f 91       	pop	r25
    27aa:	8f 91       	pop	r24
    27ac:	7f 91       	pop	r23
    27ae:	6f 91       	pop	r22
    27b0:	5f 91       	pop	r21
    27b2:	4f 91       	pop	r20
    27b4:	3f 91       	pop	r19
    27b6:	2f 91       	pop	r18
    27b8:	0f 90       	pop	r0
    27ba:	0b be       	out	0x3b, r0	; 59
    27bc:	0f 90       	pop	r0
    27be:	0f be       	out	0x3f, r0	; 63
    27c0:	0f 90       	pop	r0
    27c2:	1f 90       	pop	r1
    27c4:	18 95       	reti

000027c6 <__vector_55>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE1_CCA_vect)
{
    27c6:	1f 92       	push	r1
    27c8:	0f 92       	push	r0
    27ca:	0f b6       	in	r0, 0x3f	; 63
    27cc:	0f 92       	push	r0
    27ce:	11 24       	eor	r1, r1
    27d0:	0b b6       	in	r0, 0x3b	; 59
    27d2:	0f 92       	push	r0
    27d4:	2f 93       	push	r18
    27d6:	3f 93       	push	r19
    27d8:	4f 93       	push	r20
    27da:	5f 93       	push	r21
    27dc:	6f 93       	push	r22
    27de:	7f 93       	push	r23
    27e0:	8f 93       	push	r24
    27e2:	9f 93       	push	r25
    27e4:	af 93       	push	r26
    27e6:	bf 93       	push	r27
    27e8:	ef 93       	push	r30
    27ea:	ff 93       	push	r31
	if (tc_tce1_cca_callback) {
    27ec:	e0 91 5a 22 	lds	r30, 0x225A	; 0x80225a <tc_tce1_cca_callback>
    27f0:	f0 91 5b 22 	lds	r31, 0x225B	; 0x80225b <tc_tce1_cca_callback+0x1>
    27f4:	30 97       	sbiw	r30, 0x00	; 0
    27f6:	09 f0       	breq	.+2      	; 0x27fa <__vector_55+0x34>
		tc_tce1_cca_callback();
    27f8:	19 95       	eicall
	}
}
    27fa:	ff 91       	pop	r31
    27fc:	ef 91       	pop	r30
    27fe:	bf 91       	pop	r27
    2800:	af 91       	pop	r26
    2802:	9f 91       	pop	r25
    2804:	8f 91       	pop	r24
    2806:	7f 91       	pop	r23
    2808:	6f 91       	pop	r22
    280a:	5f 91       	pop	r21
    280c:	4f 91       	pop	r20
    280e:	3f 91       	pop	r19
    2810:	2f 91       	pop	r18
    2812:	0f 90       	pop	r0
    2814:	0b be       	out	0x3b, r0	; 59
    2816:	0f 90       	pop	r0
    2818:	0f be       	out	0x3f, r0	; 63
    281a:	0f 90       	pop	r0
    281c:	1f 90       	pop	r1
    281e:	18 95       	reti

00002820 <__vector_56>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE1_CCB_vect)
{
    2820:	1f 92       	push	r1
    2822:	0f 92       	push	r0
    2824:	0f b6       	in	r0, 0x3f	; 63
    2826:	0f 92       	push	r0
    2828:	11 24       	eor	r1, r1
    282a:	0b b6       	in	r0, 0x3b	; 59
    282c:	0f 92       	push	r0
    282e:	2f 93       	push	r18
    2830:	3f 93       	push	r19
    2832:	4f 93       	push	r20
    2834:	5f 93       	push	r21
    2836:	6f 93       	push	r22
    2838:	7f 93       	push	r23
    283a:	8f 93       	push	r24
    283c:	9f 93       	push	r25
    283e:	af 93       	push	r26
    2840:	bf 93       	push	r27
    2842:	ef 93       	push	r30
    2844:	ff 93       	push	r31
	if (tc_tce1_ccb_callback) {
    2846:	e0 91 58 22 	lds	r30, 0x2258	; 0x802258 <tc_tce1_ccb_callback>
    284a:	f0 91 59 22 	lds	r31, 0x2259	; 0x802259 <tc_tce1_ccb_callback+0x1>
    284e:	30 97       	sbiw	r30, 0x00	; 0
    2850:	09 f0       	breq	.+2      	; 0x2854 <__vector_56+0x34>
		tc_tce1_ccb_callback();
    2852:	19 95       	eicall
	}
}
    2854:	ff 91       	pop	r31
    2856:	ef 91       	pop	r30
    2858:	bf 91       	pop	r27
    285a:	af 91       	pop	r26
    285c:	9f 91       	pop	r25
    285e:	8f 91       	pop	r24
    2860:	7f 91       	pop	r23
    2862:	6f 91       	pop	r22
    2864:	5f 91       	pop	r21
    2866:	4f 91       	pop	r20
    2868:	3f 91       	pop	r19
    286a:	2f 91       	pop	r18
    286c:	0f 90       	pop	r0
    286e:	0b be       	out	0x3b, r0	; 59
    2870:	0f 90       	pop	r0
    2872:	0f be       	out	0x3f, r0	; 63
    2874:	0f 90       	pop	r0
    2876:	1f 90       	pop	r1
    2878:	18 95       	reti

0000287a <__vector_108>:
 *
 * This function will handle interrupt on Timer Counter F0 overflow and
 * call the callback function.
 */
ISR(TCF0_OVF_vect)
{
    287a:	1f 92       	push	r1
    287c:	0f 92       	push	r0
    287e:	0f b6       	in	r0, 0x3f	; 63
    2880:	0f 92       	push	r0
    2882:	11 24       	eor	r1, r1
    2884:	0b b6       	in	r0, 0x3b	; 59
    2886:	0f 92       	push	r0
    2888:	2f 93       	push	r18
    288a:	3f 93       	push	r19
    288c:	4f 93       	push	r20
    288e:	5f 93       	push	r21
    2890:	6f 93       	push	r22
    2892:	7f 93       	push	r23
    2894:	8f 93       	push	r24
    2896:	9f 93       	push	r25
    2898:	af 93       	push	r26
    289a:	bf 93       	push	r27
    289c:	ef 93       	push	r30
    289e:	ff 93       	push	r31
	if (tc_tcf0_ovf_callback) {
    28a0:	e0 91 56 22 	lds	r30, 0x2256	; 0x802256 <tc_tcf0_ovf_callback>
    28a4:	f0 91 57 22 	lds	r31, 0x2257	; 0x802257 <tc_tcf0_ovf_callback+0x1>
    28a8:	30 97       	sbiw	r30, 0x00	; 0
    28aa:	09 f0       	breq	.+2      	; 0x28ae <__vector_108+0x34>
		tc_tcf0_ovf_callback();
    28ac:	19 95       	eicall
	}
}
    28ae:	ff 91       	pop	r31
    28b0:	ef 91       	pop	r30
    28b2:	bf 91       	pop	r27
    28b4:	af 91       	pop	r26
    28b6:	9f 91       	pop	r25
    28b8:	8f 91       	pop	r24
    28ba:	7f 91       	pop	r23
    28bc:	6f 91       	pop	r22
    28be:	5f 91       	pop	r21
    28c0:	4f 91       	pop	r20
    28c2:	3f 91       	pop	r19
    28c4:	2f 91       	pop	r18
    28c6:	0f 90       	pop	r0
    28c8:	0b be       	out	0x3b, r0	; 59
    28ca:	0f 90       	pop	r0
    28cc:	0f be       	out	0x3f, r0	; 63
    28ce:	0f 90       	pop	r0
    28d0:	1f 90       	pop	r1
    28d2:	18 95       	reti

000028d4 <__vector_109>:
 *
 * This function will handle interrupt on Timer Counter F0 error and
 * call the callback function.
 */
ISR(TCF0_ERR_vect)
{
    28d4:	1f 92       	push	r1
    28d6:	0f 92       	push	r0
    28d8:	0f b6       	in	r0, 0x3f	; 63
    28da:	0f 92       	push	r0
    28dc:	11 24       	eor	r1, r1
    28de:	0b b6       	in	r0, 0x3b	; 59
    28e0:	0f 92       	push	r0
    28e2:	2f 93       	push	r18
    28e4:	3f 93       	push	r19
    28e6:	4f 93       	push	r20
    28e8:	5f 93       	push	r21
    28ea:	6f 93       	push	r22
    28ec:	7f 93       	push	r23
    28ee:	8f 93       	push	r24
    28f0:	9f 93       	push	r25
    28f2:	af 93       	push	r26
    28f4:	bf 93       	push	r27
    28f6:	ef 93       	push	r30
    28f8:	ff 93       	push	r31
	if (tc_tcf0_err_callback) {
    28fa:	e0 91 54 22 	lds	r30, 0x2254	; 0x802254 <tc_tcf0_err_callback>
    28fe:	f0 91 55 22 	lds	r31, 0x2255	; 0x802255 <tc_tcf0_err_callback+0x1>
    2902:	30 97       	sbiw	r30, 0x00	; 0
    2904:	09 f0       	breq	.+2      	; 0x2908 <__vector_109+0x34>
		tc_tcf0_err_callback();
    2906:	19 95       	eicall
	}
}
    2908:	ff 91       	pop	r31
    290a:	ef 91       	pop	r30
    290c:	bf 91       	pop	r27
    290e:	af 91       	pop	r26
    2910:	9f 91       	pop	r25
    2912:	8f 91       	pop	r24
    2914:	7f 91       	pop	r23
    2916:	6f 91       	pop	r22
    2918:	5f 91       	pop	r21
    291a:	4f 91       	pop	r20
    291c:	3f 91       	pop	r19
    291e:	2f 91       	pop	r18
    2920:	0f 90       	pop	r0
    2922:	0b be       	out	0x3b, r0	; 59
    2924:	0f 90       	pop	r0
    2926:	0f be       	out	0x3f, r0	; 63
    2928:	0f 90       	pop	r0
    292a:	1f 90       	pop	r1
    292c:	18 95       	reti

0000292e <__vector_110>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF0_CCA_vect)
{
    292e:	1f 92       	push	r1
    2930:	0f 92       	push	r0
    2932:	0f b6       	in	r0, 0x3f	; 63
    2934:	0f 92       	push	r0
    2936:	11 24       	eor	r1, r1
    2938:	0b b6       	in	r0, 0x3b	; 59
    293a:	0f 92       	push	r0
    293c:	2f 93       	push	r18
    293e:	3f 93       	push	r19
    2940:	4f 93       	push	r20
    2942:	5f 93       	push	r21
    2944:	6f 93       	push	r22
    2946:	7f 93       	push	r23
    2948:	8f 93       	push	r24
    294a:	9f 93       	push	r25
    294c:	af 93       	push	r26
    294e:	bf 93       	push	r27
    2950:	ef 93       	push	r30
    2952:	ff 93       	push	r31
	if (tc_tcf0_cca_callback) {
    2954:	e0 91 52 22 	lds	r30, 0x2252	; 0x802252 <tc_tcf0_cca_callback>
    2958:	f0 91 53 22 	lds	r31, 0x2253	; 0x802253 <tc_tcf0_cca_callback+0x1>
    295c:	30 97       	sbiw	r30, 0x00	; 0
    295e:	09 f0       	breq	.+2      	; 0x2962 <__vector_110+0x34>
		tc_tcf0_cca_callback();
    2960:	19 95       	eicall
	}
}
    2962:	ff 91       	pop	r31
    2964:	ef 91       	pop	r30
    2966:	bf 91       	pop	r27
    2968:	af 91       	pop	r26
    296a:	9f 91       	pop	r25
    296c:	8f 91       	pop	r24
    296e:	7f 91       	pop	r23
    2970:	6f 91       	pop	r22
    2972:	5f 91       	pop	r21
    2974:	4f 91       	pop	r20
    2976:	3f 91       	pop	r19
    2978:	2f 91       	pop	r18
    297a:	0f 90       	pop	r0
    297c:	0b be       	out	0x3b, r0	; 59
    297e:	0f 90       	pop	r0
    2980:	0f be       	out	0x3f, r0	; 63
    2982:	0f 90       	pop	r0
    2984:	1f 90       	pop	r1
    2986:	18 95       	reti

00002988 <__vector_111>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF0_CCB_vect)
{
    2988:	1f 92       	push	r1
    298a:	0f 92       	push	r0
    298c:	0f b6       	in	r0, 0x3f	; 63
    298e:	0f 92       	push	r0
    2990:	11 24       	eor	r1, r1
    2992:	0b b6       	in	r0, 0x3b	; 59
    2994:	0f 92       	push	r0
    2996:	2f 93       	push	r18
    2998:	3f 93       	push	r19
    299a:	4f 93       	push	r20
    299c:	5f 93       	push	r21
    299e:	6f 93       	push	r22
    29a0:	7f 93       	push	r23
    29a2:	8f 93       	push	r24
    29a4:	9f 93       	push	r25
    29a6:	af 93       	push	r26
    29a8:	bf 93       	push	r27
    29aa:	ef 93       	push	r30
    29ac:	ff 93       	push	r31
	if (tc_tcf0_ccb_callback) {
    29ae:	e0 91 50 22 	lds	r30, 0x2250	; 0x802250 <tc_tcf0_ccb_callback>
    29b2:	f0 91 51 22 	lds	r31, 0x2251	; 0x802251 <tc_tcf0_ccb_callback+0x1>
    29b6:	30 97       	sbiw	r30, 0x00	; 0
    29b8:	09 f0       	breq	.+2      	; 0x29bc <__vector_111+0x34>
		tc_tcf0_ccb_callback();
    29ba:	19 95       	eicall
	}
}
    29bc:	ff 91       	pop	r31
    29be:	ef 91       	pop	r30
    29c0:	bf 91       	pop	r27
    29c2:	af 91       	pop	r26
    29c4:	9f 91       	pop	r25
    29c6:	8f 91       	pop	r24
    29c8:	7f 91       	pop	r23
    29ca:	6f 91       	pop	r22
    29cc:	5f 91       	pop	r21
    29ce:	4f 91       	pop	r20
    29d0:	3f 91       	pop	r19
    29d2:	2f 91       	pop	r18
    29d4:	0f 90       	pop	r0
    29d6:	0b be       	out	0x3b, r0	; 59
    29d8:	0f 90       	pop	r0
    29da:	0f be       	out	0x3f, r0	; 63
    29dc:	0f 90       	pop	r0
    29de:	1f 90       	pop	r1
    29e0:	18 95       	reti

000029e2 <__vector_112>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCF0_CCC_vect)
{
    29e2:	1f 92       	push	r1
    29e4:	0f 92       	push	r0
    29e6:	0f b6       	in	r0, 0x3f	; 63
    29e8:	0f 92       	push	r0
    29ea:	11 24       	eor	r1, r1
    29ec:	0b b6       	in	r0, 0x3b	; 59
    29ee:	0f 92       	push	r0
    29f0:	2f 93       	push	r18
    29f2:	3f 93       	push	r19
    29f4:	4f 93       	push	r20
    29f6:	5f 93       	push	r21
    29f8:	6f 93       	push	r22
    29fa:	7f 93       	push	r23
    29fc:	8f 93       	push	r24
    29fe:	9f 93       	push	r25
    2a00:	af 93       	push	r26
    2a02:	bf 93       	push	r27
    2a04:	ef 93       	push	r30
    2a06:	ff 93       	push	r31
	if (tc_tcf0_ccc_callback) {
    2a08:	e0 91 4e 22 	lds	r30, 0x224E	; 0x80224e <tc_tcf0_ccc_callback>
    2a0c:	f0 91 4f 22 	lds	r31, 0x224F	; 0x80224f <tc_tcf0_ccc_callback+0x1>
    2a10:	30 97       	sbiw	r30, 0x00	; 0
    2a12:	09 f0       	breq	.+2      	; 0x2a16 <__vector_112+0x34>
		tc_tcf0_ccc_callback();
    2a14:	19 95       	eicall
	}
}
    2a16:	ff 91       	pop	r31
    2a18:	ef 91       	pop	r30
    2a1a:	bf 91       	pop	r27
    2a1c:	af 91       	pop	r26
    2a1e:	9f 91       	pop	r25
    2a20:	8f 91       	pop	r24
    2a22:	7f 91       	pop	r23
    2a24:	6f 91       	pop	r22
    2a26:	5f 91       	pop	r21
    2a28:	4f 91       	pop	r20
    2a2a:	3f 91       	pop	r19
    2a2c:	2f 91       	pop	r18
    2a2e:	0f 90       	pop	r0
    2a30:	0b be       	out	0x3b, r0	; 59
    2a32:	0f 90       	pop	r0
    2a34:	0f be       	out	0x3f, r0	; 63
    2a36:	0f 90       	pop	r0
    2a38:	1f 90       	pop	r1
    2a3a:	18 95       	reti

00002a3c <__vector_113>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCF0_CCD_vect)
{
    2a3c:	1f 92       	push	r1
    2a3e:	0f 92       	push	r0
    2a40:	0f b6       	in	r0, 0x3f	; 63
    2a42:	0f 92       	push	r0
    2a44:	11 24       	eor	r1, r1
    2a46:	0b b6       	in	r0, 0x3b	; 59
    2a48:	0f 92       	push	r0
    2a4a:	2f 93       	push	r18
    2a4c:	3f 93       	push	r19
    2a4e:	4f 93       	push	r20
    2a50:	5f 93       	push	r21
    2a52:	6f 93       	push	r22
    2a54:	7f 93       	push	r23
    2a56:	8f 93       	push	r24
    2a58:	9f 93       	push	r25
    2a5a:	af 93       	push	r26
    2a5c:	bf 93       	push	r27
    2a5e:	ef 93       	push	r30
    2a60:	ff 93       	push	r31
	if (tc_tcf0_ccd_callback) {
    2a62:	e0 91 4c 22 	lds	r30, 0x224C	; 0x80224c <tc_tcf0_ccd_callback>
    2a66:	f0 91 4d 22 	lds	r31, 0x224D	; 0x80224d <tc_tcf0_ccd_callback+0x1>
    2a6a:	30 97       	sbiw	r30, 0x00	; 0
    2a6c:	09 f0       	breq	.+2      	; 0x2a70 <__vector_113+0x34>
		tc_tcf0_ccd_callback();
    2a6e:	19 95       	eicall
	}
}
    2a70:	ff 91       	pop	r31
    2a72:	ef 91       	pop	r30
    2a74:	bf 91       	pop	r27
    2a76:	af 91       	pop	r26
    2a78:	9f 91       	pop	r25
    2a7a:	8f 91       	pop	r24
    2a7c:	7f 91       	pop	r23
    2a7e:	6f 91       	pop	r22
    2a80:	5f 91       	pop	r21
    2a82:	4f 91       	pop	r20
    2a84:	3f 91       	pop	r19
    2a86:	2f 91       	pop	r18
    2a88:	0f 90       	pop	r0
    2a8a:	0b be       	out	0x3b, r0	; 59
    2a8c:	0f 90       	pop	r0
    2a8e:	0f be       	out	0x3f, r0	; 63
    2a90:	0f 90       	pop	r0
    2a92:	1f 90       	pop	r1
    2a94:	18 95       	reti

00002a96 <tc_enable>:
 *
 * \note
 * unmask TC clock (sysclk), but does not configure the TC clock source.
 */
void tc_enable(volatile void *tc)
{
    2a96:	1f 93       	push	r17
    2a98:	cf 93       	push	r28
    2a9a:	df 93       	push	r29
    2a9c:	1f 92       	push	r1
    2a9e:	1f 92       	push	r1
    2aa0:	cd b7       	in	r28, 0x3d	; 61
    2aa2:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2aa4:	2f b7       	in	r18, 0x3f	; 63
    2aa6:	2a 83       	std	Y+2, r18	; 0x02
	cpu_irq_disable();
    2aa8:	f8 94       	cli
	return flags;
    2aaa:	1a 81       	ldd	r17, Y+2	; 0x02
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    2aac:	28 2f       	mov	r18, r24
    2aae:	39 2f       	mov	r19, r25
    2ab0:	21 15       	cp	r18, r1
    2ab2:	88 e0       	ldi	r24, 0x08	; 8
    2ab4:	38 07       	cpc	r19, r24
    2ab6:	39 f4       	brne	.+14     	; 0x2ac6 <tc_enable+0x30>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    2ab8:	61 e0       	ldi	r22, 0x01	; 1
    2aba:	83 e0       	ldi	r24, 0x03	; 3
    2abc:	e6 d8       	rcall	.-3636   	; 0x1c8a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    2abe:	64 e0       	ldi	r22, 0x04	; 4
    2ac0:	83 e0       	ldi	r24, 0x03	; 3
    2ac2:	e3 d8       	rcall	.-3642   	; 0x1c8a <sysclk_enable_module>
    2ac4:	43 c0       	rjmp	.+134    	; 0x2b4c <tc_enable+0xb6>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    2ac6:	20 34       	cpi	r18, 0x40	; 64
    2ac8:	88 e0       	ldi	r24, 0x08	; 8
    2aca:	38 07       	cpc	r19, r24
    2acc:	39 f4       	brne	.+14     	; 0x2adc <tc_enable+0x46>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    2ace:	62 e0       	ldi	r22, 0x02	; 2
    2ad0:	83 e0       	ldi	r24, 0x03	; 3
    2ad2:	db d8       	rcall	.-3658   	; 0x1c8a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    2ad4:	64 e0       	ldi	r22, 0x04	; 4
    2ad6:	83 e0       	ldi	r24, 0x03	; 3
    2ad8:	d8 d8       	rcall	.-3664   	; 0x1c8a <sysclk_enable_module>
    2ada:	38 c0       	rjmp	.+112    	; 0x2b4c <tc_enable+0xb6>
    2adc:	21 15       	cp	r18, r1
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    2ade:	89 e0       	ldi	r24, 0x09	; 9
    2ae0:	38 07       	cpc	r19, r24
    2ae2:	39 f4       	brne	.+14     	; 0x2af2 <tc_enable+0x5c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    2ae4:	61 e0       	ldi	r22, 0x01	; 1
    2ae6:	84 e0       	ldi	r24, 0x04	; 4
    2ae8:	d0 d8       	rcall	.-3680   	; 0x1c8a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    2aea:	64 e0       	ldi	r22, 0x04	; 4
    2aec:	84 e0       	ldi	r24, 0x04	; 4
    2aee:	cd d8       	rcall	.-3686   	; 0x1c8a <sysclk_enable_module>
    2af0:	2d c0       	rjmp	.+90     	; 0x2b4c <tc_enable+0xb6>
    2af2:	20 34       	cpi	r18, 0x40	; 64
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    2af4:	89 e0       	ldi	r24, 0x09	; 9
    2af6:	38 07       	cpc	r19, r24
    2af8:	39 f4       	brne	.+14     	; 0x2b08 <tc_enable+0x72>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    2afa:	62 e0       	ldi	r22, 0x02	; 2
    2afc:	84 e0       	ldi	r24, 0x04	; 4
    2afe:	c5 d8       	rcall	.-3702   	; 0x1c8a <sysclk_enable_module>
    2b00:	64 e0       	ldi	r22, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    2b02:	84 e0       	ldi	r24, 0x04	; 4
    2b04:	c2 d8       	rcall	.-3708   	; 0x1c8a <sysclk_enable_module>
    2b06:	22 c0       	rjmp	.+68     	; 0x2b4c <tc_enable+0xb6>
    2b08:	21 15       	cp	r18, r1
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    2b0a:	8a e0       	ldi	r24, 0x0A	; 10
    2b0c:	38 07       	cpc	r19, r24
    2b0e:	39 f4       	brne	.+14     	; 0x2b1e <tc_enable+0x88>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    2b10:	61 e0       	ldi	r22, 0x01	; 1
    2b12:	85 e0       	ldi	r24, 0x05	; 5
    2b14:	ba d8       	rcall	.-3724   	; 0x1c8a <sysclk_enable_module>
    2b16:	64 e0       	ldi	r22, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    2b18:	85 e0       	ldi	r24, 0x05	; 5
    2b1a:	b7 d8       	rcall	.-3730   	; 0x1c8a <sysclk_enable_module>
    2b1c:	17 c0       	rjmp	.+46     	; 0x2b4c <tc_enable+0xb6>
    2b1e:	20 34       	cpi	r18, 0x40	; 64
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    2b20:	8a e0       	ldi	r24, 0x0A	; 10
    2b22:	38 07       	cpc	r19, r24
    2b24:	39 f4       	brne	.+14     	; 0x2b34 <tc_enable+0x9e>
    2b26:	62 e0       	ldi	r22, 0x02	; 2
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    2b28:	85 e0       	ldi	r24, 0x05	; 5
    2b2a:	af d8       	rcall	.-3746   	; 0x1c8a <sysclk_enable_module>
    2b2c:	64 e0       	ldi	r22, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    2b2e:	85 e0       	ldi	r24, 0x05	; 5
    2b30:	ac d8       	rcall	.-3752   	; 0x1c8a <sysclk_enable_module>
    2b32:	0c c0       	rjmp	.+24     	; 0x2b4c <tc_enable+0xb6>
    2b34:	21 15       	cp	r18, r1
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    2b36:	3b 40       	sbci	r19, 0x0B	; 11
    2b38:	39 f4       	brne	.+14     	; 0x2b48 <tc_enable+0xb2>
    2b3a:	61 e0       	ldi	r22, 0x01	; 1
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    2b3c:	86 e0       	ldi	r24, 0x06	; 6
    2b3e:	a5 d8       	rcall	.-3766   	; 0x1c8a <sysclk_enable_module>
    2b40:	64 e0       	ldi	r22, 0x04	; 4
    2b42:	86 e0       	ldi	r24, 0x06	; 6
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    2b44:	a2 d8       	rcall	.-3772   	; 0x1c8a <sysclk_enable_module>
    2b46:	02 c0       	rjmp	.+4      	; 0x2b4c <tc_enable+0xb6>
    2b48:	1f bf       	out	0x3f, r17	; 63
    2b4a:	10 c0       	rjmp	.+32     	; 0x2b6c <tc_enable+0xd6>
    2b4c:	80 91 99 22 	lds	r24, 0x2299	; 0x802299 <sleepmgr_locks+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2b50:	8f 3f       	cpi	r24, 0xFF	; 255
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    2b52:	09 f4       	brne	.+2      	; 0x2b56 <tc_enable+0xc0>
    2b54:	ff cf       	rjmp	.-2      	; 0x2b54 <tc_enable+0xbe>
    2b56:	8f b7       	in	r24, 0x3f	; 63
    2b58:	89 83       	std	Y+1, r24	; 0x01
    2b5a:	f8 94       	cli

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2b5c:	99 81       	ldd	r25, Y+1	; 0x01
    2b5e:	e8 e9       	ldi	r30, 0x98	; 152
	cpu_irq_disable();
    2b60:	f2 e2       	ldi	r31, 0x22	; 34
	return flags;
    2b62:	81 81       	ldd	r24, Z+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    2b64:	8f 5f       	subi	r24, 0xFF	; 255
    2b66:	81 83       	std	Z+1, r24	; 0x01
    2b68:	9f bf       	out	0x3f, r25	; 63
    2b6a:	1f bf       	out	0x3f, r17	; 63
    2b6c:	0f 90       	pop	r0
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2b6e:	0f 90       	pop	r0
    2b70:	df 91       	pop	r29
		cpu_irq_restore(iflags);
		return;
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    2b72:	cf 91       	pop	r28
    2b74:	1f 91       	pop	r17
    2b76:	08 95       	ret

00002b78 <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
    2b78:	cf 92       	push	r12
    2b7a:	df 92       	push	r13
    2b7c:	ef 92       	push	r14
    2b7e:	ff 92       	push	r15
    2b80:	cf 93       	push	r28
    2b82:	df 93       	push	r29
    2b84:	ec 01       	movw	r28, r24
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
    2b86:	6b 01       	movw	r12, r22
    2b88:	e1 2c       	mov	r14, r1
    2b8a:	f1 2c       	mov	r15, r1
    2b8c:	60 e8       	ldi	r22, 0x80	; 128
    2b8e:	74 e8       	ldi	r23, 0x84	; 132
    2b90:	8e e1       	ldi	r24, 0x1E	; 30
    2b92:	90 e0       	ldi	r25, 0x00	; 0
    2b94:	a7 01       	movw	r20, r14
    2b96:	96 01       	movw	r18, r12
    2b98:	18 d5       	rcall	.+2608   	; 0x35ca <__udivmodsi4>
    2b9a:	ca 01       	movw	r24, r20
    2b9c:	b9 01       	movw	r22, r18
    2b9e:	2f ef       	ldi	r18, 0xFF	; 255
    2ba0:	3f ef       	ldi	r19, 0xFF	; 255
    2ba2:	40 e0       	ldi	r20, 0x00	; 0
    2ba4:	50 e0       	ldi	r21, 0x00	; 0
    2ba6:	11 d5       	rcall	.+2594   	; 0x35ca <__udivmodsi4>
	if (smallest_div < 1) {
    2ba8:	21 15       	cp	r18, r1
    2baa:	31 05       	cpc	r19, r1
    2bac:	29 f4       	brne	.+10     	; 0x2bb8 <pwm_set_frequency+0x40>
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
    2bae:	81 e0       	ldi	r24, 0x01	; 1
    2bb0:	8c 83       	std	Y+4, r24	; 0x04

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
    2bb2:	21 e0       	ldi	r18, 0x01	; 1
    2bb4:	30 e0       	ldi	r19, 0x00	; 0
    2bb6:	2d c0       	rjmp	.+90     	; 0x2c12 <pwm_set_frequency+0x9a>
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
    2bb8:	22 30       	cpi	r18, 0x02	; 2
    2bba:	31 05       	cpc	r19, r1
    2bbc:	28 f4       	brcc	.+10     	; 0x2bc8 <pwm_set_frequency+0x50>
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
    2bbe:	82 e0       	ldi	r24, 0x02	; 2
    2bc0:	8c 83       	std	Y+4, r24	; 0x04
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
    2bc2:	22 e0       	ldi	r18, 0x02	; 2
    2bc4:	30 e0       	ldi	r19, 0x00	; 0
    2bc6:	25 c0       	rjmp	.+74     	; 0x2c12 <pwm_set_frequency+0x9a>
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
    2bc8:	24 30       	cpi	r18, 0x04	; 4
    2bca:	31 05       	cpc	r19, r1
    2bcc:	28 f4       	brcc	.+10     	; 0x2bd8 <pwm_set_frequency+0x60>
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
    2bce:	83 e0       	ldi	r24, 0x03	; 3
    2bd0:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
    2bd2:	24 e0       	ldi	r18, 0x04	; 4
    2bd4:	30 e0       	ldi	r19, 0x00	; 0
    2bd6:	1d c0       	rjmp	.+58     	; 0x2c12 <pwm_set_frequency+0x9a>
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
    2bd8:	28 30       	cpi	r18, 0x08	; 8
    2bda:	31 05       	cpc	r19, r1
    2bdc:	28 f4       	brcc	.+10     	; 0x2be8 <pwm_set_frequency+0x70>
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
    2bde:	84 e0       	ldi	r24, 0x04	; 4
    2be0:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
    2be2:	28 e0       	ldi	r18, 0x08	; 8
    2be4:	30 e0       	ldi	r19, 0x00	; 0
    2be6:	15 c0       	rjmp	.+42     	; 0x2c12 <pwm_set_frequency+0x9a>
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
    2be8:	20 34       	cpi	r18, 0x40	; 64
    2bea:	31 05       	cpc	r19, r1
    2bec:	28 f4       	brcc	.+10     	; 0x2bf8 <pwm_set_frequency+0x80>
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
    2bee:	85 e0       	ldi	r24, 0x05	; 5
    2bf0:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
    2bf2:	20 e4       	ldi	r18, 0x40	; 64
    2bf4:	30 e0       	ldi	r19, 0x00	; 0
    2bf6:	0d c0       	rjmp	.+26     	; 0x2c12 <pwm_set_frequency+0x9a>
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
    2bf8:	2f 3f       	cpi	r18, 0xFF	; 255
    2bfa:	31 05       	cpc	r19, r1
    2bfc:	09 f0       	breq	.+2      	; 0x2c00 <pwm_set_frequency+0x88>
    2bfe:	28 f4       	brcc	.+10     	; 0x2c0a <pwm_set_frequency+0x92>
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
    2c00:	86 e0       	ldi	r24, 0x06	; 6
    2c02:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
    2c04:	20 e0       	ldi	r18, 0x00	; 0
    2c06:	31 e0       	ldi	r19, 0x01	; 1
    2c08:	04 c0       	rjmp	.+8      	; 0x2c12 <pwm_set_frequency+0x9a>
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
		config->clk_sel = PWM_CLK_DIV1024;
    2c0a:	87 e0       	ldi	r24, 0x07	; 7
    2c0c:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
    2c0e:	20 e0       	ldi	r18, 0x00	; 0
    2c10:	34 e0       	ldi	r19, 0x04	; 4
		config->clk_sel = PWM_CLK_DIV1024;
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
    2c12:	40 e0       	ldi	r20, 0x00	; 0
    2c14:	50 e0       	ldi	r21, 0x00	; 0
    2c16:	60 e8       	ldi	r22, 0x80	; 128
    2c18:	74 e8       	ldi	r23, 0x84	; 132
    2c1a:	8e e1       	ldi	r24, 0x1E	; 30
    2c1c:	90 e0       	ldi	r25, 0x00	; 0
    2c1e:	d5 d4       	rcall	.+2474   	; 0x35ca <__udivmodsi4>
    2c20:	ca 01       	movw	r24, r20
    2c22:	b9 01       	movw	r22, r18
    2c24:	a7 01       	movw	r20, r14
    2c26:	96 01       	movw	r18, r12
    2c28:	d0 d4       	rcall	.+2464   	; 0x35ca <__udivmodsi4>
    2c2a:	2d 83       	std	Y+5, r18	; 0x05
    2c2c:	3e 83       	std	Y+6, r19	; 0x06

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
    2c2e:	24 36       	cpi	r18, 0x64	; 100
    2c30:	31 05       	cpc	r19, r1
    2c32:	18 f4       	brcc	.+6      	; 0x2c3a <pwm_set_frequency+0xc2>
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
    2c34:	1c 82       	std	Y+4, r1	; 0x04
		config->period = 0;
    2c36:	1d 82       	std	Y+5, r1	; 0x05
    2c38:	1e 82       	std	Y+6, r1	; 0x06
		Assert(false);
	}
}
    2c3a:	df 91       	pop	r29
    2c3c:	cf 91       	pop	r28
    2c3e:	ff 90       	pop	r15
    2c40:	ef 90       	pop	r14
    2c42:	df 90       	pop	r13
    2c44:	cf 90       	pop	r12
    2c46:	08 95       	ret

00002c48 <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
    2c48:	0f 93       	push	r16
    2c4a:	1f 93       	push	r17
    2c4c:	cf 93       	push	r28
    2c4e:	df 93       	push	r29
    2c50:	ec 01       	movw	r28, r24
    2c52:	89 01       	movw	r16, r18

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
    2c54:	86 2f       	mov	r24, r22
    2c56:	90 e0       	ldi	r25, 0x00	; 0
    2c58:	87 30       	cpi	r24, 0x07	; 7
    2c5a:	91 05       	cpc	r25, r1
    2c5c:	08 f0       	brcs	.+2      	; 0x2c60 <pwm_init+0x18>
    2c5e:	8a c0       	rjmp	.+276    	; 0x2d74 <pwm_init+0x12c>
    2c60:	fc 01       	movw	r30, r24
    2c62:	88 27       	eor	r24, r24
    2c64:	e2 50       	subi	r30, 0x02	; 2
    2c66:	ff 4f       	sbci	r31, 0xFF	; 255
    2c68:	8f 4f       	sbci	r24, 0xFF	; 255
    2c6a:	d1 c4       	rjmp	.+2466   	; 0x360e <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
    2c6c:	80 e0       	ldi	r24, 0x00	; 0
    2c6e:	98 e0       	ldi	r25, 0x08	; 8
    2c70:	88 83       	st	Y, r24
    2c72:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel-1));
    2c74:	e0 e4       	ldi	r30, 0x40	; 64
    2c76:	f6 e0       	ldi	r31, 0x06	; 6
    2c78:	30 81       	ld	r19, Z
    2c7a:	81 e0       	ldi	r24, 0x01	; 1
    2c7c:	90 e0       	ldi	r25, 0x00	; 0
    2c7e:	2f ef       	ldi	r18, 0xFF	; 255
    2c80:	24 0f       	add	r18, r20
    2c82:	02 c0       	rjmp	.+4      	; 0x2c88 <pwm_init+0x40>
    2c84:	88 0f       	add	r24, r24
    2c86:	99 1f       	adc	r25, r25
    2c88:	2a 95       	dec	r18
    2c8a:	e2 f7       	brpl	.-8      	; 0x2c84 <pwm_init+0x3c>
    2c8c:	83 2b       	or	r24, r19
    2c8e:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    2c90:	71 c0       	rjmp	.+226    	; 0x2d74 <pwm_init+0x12c>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
    2c92:	80 e4       	ldi	r24, 0x40	; 64
    2c94:	98 e0       	ldi	r25, 0x08	; 8
    2c96:	88 83       	st	Y, r24
    2c98:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel+3));
    2c9a:	e0 e4       	ldi	r30, 0x40	; 64
    2c9c:	f6 e0       	ldi	r31, 0x06	; 6
    2c9e:	30 81       	ld	r19, Z
    2ca0:	81 e0       	ldi	r24, 0x01	; 1
    2ca2:	90 e0       	ldi	r25, 0x00	; 0
    2ca4:	23 e0       	ldi	r18, 0x03	; 3
    2ca6:	24 0f       	add	r18, r20
    2ca8:	02 c0       	rjmp	.+4      	; 0x2cae <pwm_init+0x66>
    2caa:	88 0f       	add	r24, r24
    2cac:	99 1f       	adc	r25, r25
    2cae:	2a 95       	dec	r18
    2cb0:	e2 f7       	brpl	.-8      	; 0x2caa <pwm_init+0x62>
    2cb2:	83 2b       	or	r24, r19
    2cb4:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    2cb6:	5e c0       	rjmp	.+188    	; 0x2d74 <pwm_init+0x12c>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
    2cb8:	80 e0       	ldi	r24, 0x00	; 0
    2cba:	99 e0       	ldi	r25, 0x09	; 9
    2cbc:	88 83       	st	Y, r24
    2cbe:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel-1));
    2cc0:	e0 e6       	ldi	r30, 0x60	; 96
    2cc2:	f6 e0       	ldi	r31, 0x06	; 6
    2cc4:	30 81       	ld	r19, Z
    2cc6:	81 e0       	ldi	r24, 0x01	; 1
    2cc8:	90 e0       	ldi	r25, 0x00	; 0
    2cca:	2f ef       	ldi	r18, 0xFF	; 255
    2ccc:	24 0f       	add	r18, r20
    2cce:	02 c0       	rjmp	.+4      	; 0x2cd4 <pwm_init+0x8c>
    2cd0:	88 0f       	add	r24, r24
    2cd2:	99 1f       	adc	r25, r25
    2cd4:	2a 95       	dec	r18
    2cd6:	e2 f7       	brpl	.-8      	; 0x2cd0 <pwm_init+0x88>
    2cd8:	83 2b       	or	r24, r19
    2cda:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    2cdc:	4b c0       	rjmp	.+150    	; 0x2d74 <pwm_init+0x12c>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
    2cde:	80 e4       	ldi	r24, 0x40	; 64
    2ce0:	99 e0       	ldi	r25, 0x09	; 9
    2ce2:	88 83       	st	Y, r24
    2ce4:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel+3));
    2ce6:	e0 e6       	ldi	r30, 0x60	; 96
    2ce8:	f6 e0       	ldi	r31, 0x06	; 6
    2cea:	30 81       	ld	r19, Z
    2cec:	81 e0       	ldi	r24, 0x01	; 1
    2cee:	90 e0       	ldi	r25, 0x00	; 0
    2cf0:	23 e0       	ldi	r18, 0x03	; 3
    2cf2:	24 0f       	add	r18, r20
    2cf4:	02 c0       	rjmp	.+4      	; 0x2cfa <pwm_init+0xb2>
    2cf6:	88 0f       	add	r24, r24
    2cf8:	99 1f       	adc	r25, r25
    2cfa:	2a 95       	dec	r18
    2cfc:	e2 f7       	brpl	.-8      	; 0x2cf6 <pwm_init+0xae>
    2cfe:	83 2b       	or	r24, r19
    2d00:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    2d02:	38 c0       	rjmp	.+112    	; 0x2d74 <pwm_init+0x12c>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
    2d04:	80 e0       	ldi	r24, 0x00	; 0
    2d06:	9a e0       	ldi	r25, 0x0A	; 10
    2d08:	88 83       	st	Y, r24
    2d0a:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel-1));
    2d0c:	e0 e8       	ldi	r30, 0x80	; 128
    2d0e:	f6 e0       	ldi	r31, 0x06	; 6
    2d10:	30 81       	ld	r19, Z
    2d12:	81 e0       	ldi	r24, 0x01	; 1
    2d14:	90 e0       	ldi	r25, 0x00	; 0
    2d16:	2f ef       	ldi	r18, 0xFF	; 255
    2d18:	24 0f       	add	r18, r20
    2d1a:	02 c0       	rjmp	.+4      	; 0x2d20 <pwm_init+0xd8>
    2d1c:	88 0f       	add	r24, r24
    2d1e:	99 1f       	adc	r25, r25
    2d20:	2a 95       	dec	r18
    2d22:	e2 f7       	brpl	.-8      	; 0x2d1c <pwm_init+0xd4>
    2d24:	83 2b       	or	r24, r19
    2d26:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    2d28:	25 c0       	rjmp	.+74     	; 0x2d74 <pwm_init+0x12c>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
    2d2a:	80 e4       	ldi	r24, 0x40	; 64
    2d2c:	9a e0       	ldi	r25, 0x0A	; 10
    2d2e:	88 83       	st	Y, r24
    2d30:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel+3));
    2d32:	e0 e8       	ldi	r30, 0x80	; 128
    2d34:	f6 e0       	ldi	r31, 0x06	; 6
    2d36:	30 81       	ld	r19, Z
    2d38:	81 e0       	ldi	r24, 0x01	; 1
    2d3a:	90 e0       	ldi	r25, 0x00	; 0
    2d3c:	23 e0       	ldi	r18, 0x03	; 3
    2d3e:	24 0f       	add	r18, r20
    2d40:	02 c0       	rjmp	.+4      	; 0x2d46 <pwm_init+0xfe>
    2d42:	88 0f       	add	r24, r24
    2d44:	99 1f       	adc	r25, r25
    2d46:	2a 95       	dec	r18
    2d48:	e2 f7       	brpl	.-8      	; 0x2d42 <pwm_init+0xfa>
    2d4a:	83 2b       	or	r24, r19
    2d4c:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    2d4e:	12 c0       	rjmp	.+36     	; 0x2d74 <pwm_init+0x12c>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
    2d50:	80 e0       	ldi	r24, 0x00	; 0
    2d52:	9b e0       	ldi	r25, 0x0B	; 11
    2d54:	88 83       	st	Y, r24
    2d56:	99 83       	std	Y+1, r25	; 0x01
		PORTF.DIR |= (1 << (channel-1));
    2d58:	e0 ea       	ldi	r30, 0xA0	; 160
    2d5a:	f6 e0       	ldi	r31, 0x06	; 6
    2d5c:	30 81       	ld	r19, Z
    2d5e:	81 e0       	ldi	r24, 0x01	; 1
    2d60:	90 e0       	ldi	r25, 0x00	; 0
    2d62:	2f ef       	ldi	r18, 0xFF	; 255
    2d64:	24 0f       	add	r18, r20
    2d66:	02 c0       	rjmp	.+4      	; 0x2d6c <pwm_init+0x124>
    2d68:	88 0f       	add	r24, r24
    2d6a:	99 1f       	adc	r25, r25
    2d6c:	2a 95       	dec	r18
    2d6e:	e2 f7       	brpl	.-8      	; 0x2d68 <pwm_init+0x120>
    2d70:	83 2b       	or	r24, r19
    2d72:	80 83       	st	Z, r24
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
    2d74:	4a 83       	std	Y+2, r20	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
    2d76:	42 30       	cpi	r20, 0x02	; 2
    2d78:	61 f0       	breq	.+24     	; 0x2d92 <pwm_init+0x14a>
    2d7a:	18 f4       	brcc	.+6      	; 0x2d82 <pwm_init+0x13a>
    2d7c:	41 30       	cpi	r20, 0x01	; 1
    2d7e:	31 f0       	breq	.+12     	; 0x2d8c <pwm_init+0x144>
    2d80:	10 c0       	rjmp	.+32     	; 0x2da2 <pwm_init+0x15a>
    2d82:	43 30       	cpi	r20, 0x03	; 3
    2d84:	49 f0       	breq	.+18     	; 0x2d98 <pwm_init+0x150>
    2d86:	44 30       	cpi	r20, 0x04	; 4
    2d88:	51 f0       	breq	.+20     	; 0x2d9e <pwm_init+0x156>
    2d8a:	0b c0       	rjmp	.+22     	; 0x2da2 <pwm_init+0x15a>
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
    2d8c:	80 e1       	ldi	r24, 0x10	; 16
    2d8e:	8b 83       	std	Y+3, r24	; 0x03
		break;
    2d90:	08 c0       	rjmp	.+16     	; 0x2da2 <pwm_init+0x15a>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
    2d92:	80 e2       	ldi	r24, 0x20	; 32
    2d94:	8b 83       	std	Y+3, r24	; 0x03
		break;
    2d96:	05 c0       	rjmp	.+10     	; 0x2da2 <pwm_init+0x15a>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
    2d98:	80 e4       	ldi	r24, 0x40	; 64
    2d9a:	8b 83       	std	Y+3, r24	; 0x03
		break;
    2d9c:	02 c0       	rjmp	.+4      	; 0x2da2 <pwm_init+0x15a>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
    2d9e:	80 e8       	ldi	r24, 0x80	; 128
    2da0:	8b 83       	std	Y+3, r24	; 0x03
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
    2da2:	88 81       	ld	r24, Y
    2da4:	99 81       	ldd	r25, Y+1	; 0x01
    2da6:	77 de       	rcall	.-786    	; 0x2a96 <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
    2da8:	e8 81       	ld	r30, Y
    2daa:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    2dac:	81 81       	ldd	r24, Z+1	; 0x01
    2dae:	88 7f       	andi	r24, 0xF8	; 248
    2db0:	83 60       	ori	r24, 0x03	; 3
    2db2:	81 83       	std	Z+1, r24	; 0x01

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
    2db4:	1d 82       	std	Y+5, r1	; 0x05
    2db6:	1e 82       	std	Y+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
    2db8:	1c 82       	std	Y+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
    2dba:	e8 81       	ld	r30, Y
    2dbc:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    2dbe:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    2dc0:	80 7f       	andi	r24, 0xF0	; 240
    2dc2:	80 83       	st	Z, r24

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
    2dc4:	b8 01       	movw	r22, r16
    2dc6:	ce 01       	movw	r24, r28
    2dc8:	d7 de       	rcall	.-594    	; 0x2b78 <pwm_set_frequency>
}
    2dca:	df 91       	pop	r29
    2dcc:	cf 91       	pop	r28
    2dce:	1f 91       	pop	r17
    2dd0:	0f 91       	pop	r16
    2dd2:	08 95       	ret

00002dd4 <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
    2dd4:	cf 93       	push	r28
    2dd6:	df 93       	push	r29
    2dd8:	ec 01       	movw	r28, r24
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
    2dda:	2d 81       	ldd	r18, Y+5	; 0x05
    2ddc:	3e 81       	ldd	r19, Y+6	; 0x06
    2dde:	a6 2f       	mov	r26, r22
    2de0:	b0 e0       	ldi	r27, 0x00	; 0
    2de2:	1d d4       	rcall	.+2106   	; 0x361e <__umulhisi3>
    2de4:	24 e6       	ldi	r18, 0x64	; 100
    2de6:	30 e0       	ldi	r19, 0x00	; 0
    2de8:	40 e0       	ldi	r20, 0x00	; 0
    2dea:	50 e0       	ldi	r21, 0x00	; 0
    2dec:	ee d3       	rcall	.+2012   	; 0x35ca <__udivmodsi4>
    2dee:	8a 81       	ldd	r24, Y+2	; 0x02
    2df0:	e8 81       	ld	r30, Y
    2df2:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
	if (tc_is_tc0(void *tc)) {
    2df4:	e6 fd       	sbrc	r30, 6
    2df6:	17 c0       	rjmp	.+46     	; 0x2e26 <pwm_start+0x52>
		switch (channel_index) {
    2df8:	82 30       	cpi	r24, 0x02	; 2
    2dfa:	61 f0       	breq	.+24     	; 0x2e14 <pwm_start+0x40>
    2dfc:	18 f4       	brcc	.+6      	; 0x2e04 <pwm_start+0x30>
    2dfe:	81 30       	cpi	r24, 0x01	; 1
    2e00:	31 f0       	breq	.+12     	; 0x2e0e <pwm_start+0x3a>
    2e02:	1b c0       	rjmp	.+54     	; 0x2e3a <pwm_start+0x66>
    2e04:	83 30       	cpi	r24, 0x03	; 3
    2e06:	49 f0       	breq	.+18     	; 0x2e1a <pwm_start+0x46>
    2e08:	84 30       	cpi	r24, 0x04	; 4
    2e0a:	51 f0       	breq	.+20     	; 0x2e20 <pwm_start+0x4c>
    2e0c:	16 c0       	rjmp	.+44     	; 0x2e3a <pwm_start+0x66>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
    2e0e:	20 af       	std	Z+56, r18	; 0x38
    2e10:	31 af       	std	Z+57, r19	; 0x39
    2e12:	13 c0       	rjmp	.+38     	; 0x2e3a <pwm_start+0x66>
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
    2e14:	22 af       	std	Z+58, r18	; 0x3a
    2e16:	33 af       	std	Z+59, r19	; 0x3b
    2e18:	10 c0       	rjmp	.+32     	; 0x2e3a <pwm_start+0x66>
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
    2e1a:	24 af       	std	Z+60, r18	; 0x3c
    2e1c:	35 af       	std	Z+61, r19	; 0x3d
    2e1e:	0d c0       	rjmp	.+26     	; 0x2e3a <pwm_start+0x66>
			break;
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
    2e20:	26 af       	std	Z+62, r18	; 0x3e
    2e22:	37 af       	std	Z+63, r19	; 0x3f
    2e24:	0a c0       	rjmp	.+20     	; 0x2e3a <pwm_start+0x66>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
    2e26:	81 30       	cpi	r24, 0x01	; 1
    2e28:	19 f0       	breq	.+6      	; 0x2e30 <pwm_start+0x5c>
    2e2a:	82 30       	cpi	r24, 0x02	; 2
    2e2c:	21 f0       	breq	.+8      	; 0x2e36 <pwm_start+0x62>
    2e2e:	05 c0       	rjmp	.+10     	; 0x2e3a <pwm_start+0x66>
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
    2e30:	20 af       	std	Z+56, r18	; 0x38
    2e32:	31 af       	std	Z+57, r19	; 0x39
    2e34:	02 c0       	rjmp	.+4      	; 0x2e3a <pwm_start+0x66>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
    2e36:	22 af       	std	Z+58, r18	; 0x3a
    2e38:	33 af       	std	Z+59, r19	; 0x3b
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
    2e3a:	8d 81       	ldd	r24, Y+5	; 0x05
    2e3c:	9e 81       	ldd	r25, Y+6	; 0x06
    2e3e:	e8 81       	ld	r30, Y
    2e40:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    2e42:	86 a3       	std	Z+38, r24	; 0x26
    2e44:	97 a3       	std	Z+39, r25	; 0x27
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
    2e46:	8b 81       	ldd	r24, Y+3	; 0x03
    2e48:	e8 81       	ld	r30, Y
    2e4a:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
    2e4c:	e6 fd       	sbrc	r30, 6
    2e4e:	04 c0       	rjmp	.+8      	; 0x2e58 <pwm_start+0x84>
		((TC0_t *)tc)->CTRLB |= enablemask;
    2e50:	91 81       	ldd	r25, Z+1	; 0x01
    2e52:	89 2b       	or	r24, r25
    2e54:	81 83       	std	Z+1, r24	; 0x01
    2e56:	04 c0       	rjmp	.+8      	; 0x2e60 <pwm_start+0x8c>
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
    2e58:	91 81       	ldd	r25, Z+1	; 0x01
    2e5a:	80 73       	andi	r24, 0x30	; 48
    2e5c:	89 2b       	or	r24, r25
    2e5e:	81 83       	std	Z+1, r24	; 0x01
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
    2e60:	e8 81       	ld	r30, Y
    2e62:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    2e64:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    2e66:	80 7f       	andi	r24, 0xF0	; 240
    2e68:	9c 81       	ldd	r25, Y+4	; 0x04
    2e6a:	89 2b       	or	r24, r25
    2e6c:	80 83       	st	Z, r24
}
    2e6e:	df 91       	pop	r29
    2e70:	cf 91       	pop	r28
    2e72:	08 95       	ret

00002e74 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    2e74:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    2e78:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    2e7a:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    2e7c:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    2e80:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    2e82:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    2e86:	08 95       	ret

00002e88 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
    2e88:	cf 93       	push	r28
    2e8a:	df 93       	push	r29
    2e8c:	fc 01       	movw	r30, r24
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    2e8e:	20 e0       	ldi	r18, 0x00	; 0
    2e90:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
    2e92:	c6 2f       	mov	r28, r22
    2e94:	d0 e0       	ldi	r29, 0x00	; 0
    2e96:	de 01       	movw	r26, r28
    2e98:	02 2e       	mov	r0, r18
    2e9a:	02 c0       	rjmp	.+4      	; 0x2ea0 <ioport_configure_port_pin+0x18>
    2e9c:	b5 95       	asr	r27
    2e9e:	a7 95       	ror	r26
    2ea0:	0a 94       	dec	r0
    2ea2:	e2 f7       	brpl	.-8      	; 0x2e9c <ioport_configure_port_pin+0x14>
    2ea4:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    2ea6:	50 8b       	std	Z+16, r21	; 0x10
    2ea8:	2f 5f       	subi	r18, 0xFF	; 255
    2eaa:	3f 4f       	sbci	r19, 0xFF	; 255
    2eac:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    2eae:	28 30       	cpi	r18, 0x08	; 8
    2eb0:	31 05       	cpc	r19, r1
    2eb2:	89 f7       	brne	.-30     	; 0x2e96 <ioport_configure_port_pin+0xe>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    2eb4:	40 ff       	sbrs	r20, 0
    2eb6:	0a c0       	rjmp	.+20     	; 0x2ecc <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
    2eb8:	41 ff       	sbrs	r20, 1
    2eba:	03 c0       	rjmp	.+6      	; 0x2ec2 <ioport_configure_port_pin+0x3a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
    2ebc:	fc 01       	movw	r30, r24
    2ebe:	65 83       	std	Z+5, r22	; 0x05
    2ec0:	02 c0       	rjmp	.+4      	; 0x2ec6 <ioport_configure_port_pin+0x3e>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
    2ec2:	fc 01       	movw	r30, r24
    2ec4:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
    2ec6:	fc 01       	movw	r30, r24
    2ec8:	61 83       	std	Z+1, r22	; 0x01
    2eca:	02 c0       	rjmp	.+4      	; 0x2ed0 <ioport_configure_port_pin+0x48>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
    2ecc:	fc 01       	movw	r30, r24
    2ece:	62 83       	std	Z+2, r22	; 0x02
	}
}
    2ed0:	df 91       	pop	r29
    2ed2:	cf 91       	pop	r28
    2ed4:	08 95       	ret

00002ed6 <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
    2ed6:	43 e0       	ldi	r20, 0x03	; 3
    2ed8:	50 e0       	ldi	r21, 0x00	; 0
    2eda:	61 e0       	ldi	r22, 0x01	; 1
    2edc:	80 ee       	ldi	r24, 0xE0	; 224
    2ede:	97 e0       	ldi	r25, 0x07	; 7
    2ee0:	d3 df       	rcall	.-90     	; 0x2e88 <ioport_configure_port_pin>
    2ee2:	43 e0       	ldi	r20, 0x03	; 3
    2ee4:	50 e0       	ldi	r21, 0x00	; 0
    2ee6:	62 e0       	ldi	r22, 0x02	; 2
    2ee8:	80 ee       	ldi	r24, 0xE0	; 224
    2eea:	97 e0       	ldi	r25, 0x07	; 7
    2eec:	cd df       	rcall	.-102    	; 0x2e88 <ioport_configure_port_pin>
    2eee:	43 e0       	ldi	r20, 0x03	; 3
    2ef0:	50 e0       	ldi	r21, 0x00	; 0
    2ef2:	60 e1       	ldi	r22, 0x10	; 16
    2ef4:	80 e6       	ldi	r24, 0x60	; 96
    2ef6:	96 e0       	ldi	r25, 0x06	; 6
    2ef8:	c7 df       	rcall	.-114    	; 0x2e88 <ioport_configure_port_pin>
    2efa:	41 e0       	ldi	r20, 0x01	; 1
    2efc:	50 e4       	ldi	r21, 0x40	; 64
    2efe:	60 e2       	ldi	r22, 0x20	; 32
    2f00:	80 e6       	ldi	r24, 0x60	; 96
    2f02:	96 e0       	ldi	r25, 0x06	; 6
    2f04:	c1 df       	rcall	.-126    	; 0x2e88 <ioport_configure_port_pin>
    2f06:	40 e0       	ldi	r20, 0x00	; 0
    2f08:	5b e1       	ldi	r21, 0x1B	; 27
    2f0a:	60 e2       	ldi	r22, 0x20	; 32
    2f0c:	80 e8       	ldi	r24, 0x80	; 128
    2f0e:	96 e0       	ldi	r25, 0x06	; 6
    2f10:	bb df       	rcall	.-138    	; 0x2e88 <ioport_configure_port_pin>
    2f12:	40 e0       	ldi	r20, 0x00	; 0
    2f14:	5b e1       	ldi	r21, 0x1B	; 27
    2f16:	62 e0       	ldi	r22, 0x02	; 2
    2f18:	80 ea       	ldi	r24, 0xA0	; 160
    2f1a:	96 e0       	ldi	r25, 0x06	; 6
    2f1c:	b5 df       	rcall	.-150    	; 0x2e88 <ioport_configure_port_pin>
    2f1e:	40 e0       	ldi	r20, 0x00	; 0
    2f20:	5b e1       	ldi	r21, 0x1B	; 27
    2f22:	64 e0       	ldi	r22, 0x04	; 4
    2f24:	80 ea       	ldi	r24, 0xA0	; 160
    2f26:	96 e0       	ldi	r25, 0x06	; 6
    2f28:	af df       	rcall	.-162    	; 0x2e88 <ioport_configure_port_pin>
    2f2a:	43 e0       	ldi	r20, 0x03	; 3
    2f2c:	50 e0       	ldi	r21, 0x00	; 0
    2f2e:	62 e0       	ldi	r22, 0x02	; 2
    2f30:	80 e6       	ldi	r24, 0x60	; 96
    2f32:	96 e0       	ldi	r25, 0x06	; 6
    2f34:	a9 df       	rcall	.-174    	; 0x2e88 <ioport_configure_port_pin>
    2f36:	43 e0       	ldi	r20, 0x03	; 3
    2f38:	50 e0       	ldi	r21, 0x00	; 0
    2f3a:	68 e0       	ldi	r22, 0x08	; 8
    2f3c:	80 e6       	ldi	r24, 0x60	; 96
    2f3e:	96 e0       	ldi	r25, 0x06	; 6
    2f40:	a3 df       	rcall	.-186    	; 0x2e88 <ioport_configure_port_pin>
    2f42:	43 e0       	ldi	r20, 0x03	; 3
    2f44:	50 e0       	ldi	r21, 0x00	; 0
    2f46:	68 e0       	ldi	r22, 0x08	; 8
    2f48:	80 ea       	ldi	r24, 0xA0	; 160
    2f4a:	96 e0       	ldi	r25, 0x06	; 6
    2f4c:	9d df       	rcall	.-198    	; 0x2e88 <ioport_configure_port_pin>
    2f4e:	43 e0       	ldi	r20, 0x03	; 3
    2f50:	50 e0       	ldi	r21, 0x00	; 0
    2f52:	61 e0       	ldi	r22, 0x01	; 1
    2f54:	80 e6       	ldi	r24, 0x60	; 96
    2f56:	96 e0       	ldi	r25, 0x06	; 6
    2f58:	97 df       	rcall	.-210    	; 0x2e88 <ioport_configure_port_pin>
    2f5a:	43 e0       	ldi	r20, 0x03	; 3
    2f5c:	50 e0       	ldi	r21, 0x00	; 0
    2f5e:	68 e0       	ldi	r22, 0x08	; 8
    2f60:	80 e0       	ldi	r24, 0x00	; 0
    2f62:	96 e0       	ldi	r25, 0x06	; 6
    2f64:	91 df       	rcall	.-222    	; 0x2e88 <ioport_configure_port_pin>
    2f66:	41 e0       	ldi	r20, 0x01	; 1
    2f68:	50 e0       	ldi	r21, 0x00	; 0
    2f6a:	60 e1       	ldi	r22, 0x10	; 16
    2f6c:	80 e8       	ldi	r24, 0x80	; 128
    2f6e:	96 e0       	ldi	r25, 0x06	; 6
    2f70:	8b df       	rcall	.-234    	; 0x2e88 <ioport_configure_port_pin>
    2f72:	43 e0       	ldi	r20, 0x03	; 3
    2f74:	50 e0       	ldi	r21, 0x00	; 0
    2f76:	62 e0       	ldi	r22, 0x02	; 2
    2f78:	80 e6       	ldi	r24, 0x60	; 96
    2f7a:	96 e0       	ldi	r25, 0x06	; 6
    2f7c:	85 df       	rcall	.-246    	; 0x2e88 <ioport_configure_port_pin>
    2f7e:	43 e0       	ldi	r20, 0x03	; 3
    2f80:	50 e0       	ldi	r21, 0x00	; 0
    2f82:	68 e0       	ldi	r22, 0x08	; 8
    2f84:	80 e6       	ldi	r24, 0x60	; 96
    2f86:	96 e0       	ldi	r25, 0x06	; 6
    2f88:	7f df       	rcall	.-258    	; 0x2e88 <ioport_configure_port_pin>
    2f8a:	40 e0       	ldi	r20, 0x00	; 0
    2f8c:	50 e0       	ldi	r21, 0x00	; 0
    2f8e:	64 e0       	ldi	r22, 0x04	; 4
    2f90:	80 e6       	ldi	r24, 0x60	; 96
    2f92:	96 e0       	ldi	r25, 0x06	; 6
    2f94:	79 df       	rcall	.-270    	; 0x2e88 <ioport_configure_port_pin>
    2f96:	43 e0       	ldi	r20, 0x03	; 3
    2f98:	50 e0       	ldi	r21, 0x00	; 0
    2f9a:	60 e1       	ldi	r22, 0x10	; 16
    2f9c:	80 ea       	ldi	r24, 0xA0	; 160
    2f9e:	96 e0       	ldi	r25, 0x06	; 6
    2fa0:	73 df       	rcall	.-282    	; 0x2e88 <ioport_configure_port_pin>
    2fa2:	40 e0       	ldi	r20, 0x00	; 0
    2fa4:	50 e0       	ldi	r21, 0x00	; 0
    2fa6:	61 e0       	ldi	r22, 0x01	; 1
    2fa8:	80 e0       	ldi	r24, 0x00	; 0
    2faa:	96 e0       	ldi	r25, 0x06	; 6
    2fac:	6d df       	rcall	.-294    	; 0x2e88 <ioport_configure_port_pin>
    2fae:	40 e0       	ldi	r20, 0x00	; 0
    2fb0:	50 e0       	ldi	r21, 0x00	; 0
    2fb2:	64 e0       	ldi	r22, 0x04	; 4
    2fb4:	80 e0       	ldi	r24, 0x00	; 0
    2fb6:	96 e0       	ldi	r25, 0x06	; 6
    2fb8:	67 df       	rcall	.-306    	; 0x2e88 <ioport_configure_port_pin>
    2fba:	40 e0       	ldi	r20, 0x00	; 0
    2fbc:	50 e0       	ldi	r21, 0x00	; 0
    2fbe:	62 e0       	ldi	r22, 0x02	; 2
    2fc0:	80 e2       	ldi	r24, 0x20	; 32
    2fc2:	96 e0       	ldi	r25, 0x06	; 6
    2fc4:	61 df       	rcall	.-318    	; 0x2e88 <ioport_configure_port_pin>
    2fc6:	43 e0       	ldi	r20, 0x03	; 3
    2fc8:	50 e0       	ldi	r21, 0x00	; 0
    2fca:	68 e0       	ldi	r22, 0x08	; 8
    2fcc:	80 e4       	ldi	r24, 0x40	; 64
    2fce:	96 e0       	ldi	r25, 0x06	; 6
    2fd0:	5b df       	rcall	.-330    	; 0x2e88 <ioport_configure_port_pin>
    2fd2:	40 e0       	ldi	r20, 0x00	; 0
    2fd4:	50 e0       	ldi	r21, 0x00	; 0
    2fd6:	64 e0       	ldi	r22, 0x04	; 4
    2fd8:	80 e4       	ldi	r24, 0x40	; 64
    2fda:	96 e0       	ldi	r25, 0x06	; 6
    2fdc:	55 df       	rcall	.-342    	; 0x2e88 <ioport_configure_port_pin>
    2fde:	43 e0       	ldi	r20, 0x03	; 3
    2fe0:	50 e0       	ldi	r21, 0x00	; 0
    2fe2:	68 e0       	ldi	r22, 0x08	; 8
    2fe4:	80 e6       	ldi	r24, 0x60	; 96
    2fe6:	96 e0       	ldi	r25, 0x06	; 6
    2fe8:	4f df       	rcall	.-354    	; 0x2e88 <ioport_configure_port_pin>
    2fea:	40 e0       	ldi	r20, 0x00	; 0
    2fec:	50 e0       	ldi	r21, 0x00	; 0
    2fee:	64 e0       	ldi	r22, 0x04	; 4
    2ff0:	80 e6       	ldi	r24, 0x60	; 96
    2ff2:	96 e0       	ldi	r25, 0x06	; 6
    2ff4:	49 df       	rcall	.-366    	; 0x2e88 <ioport_configure_port_pin>
    2ff6:	43 e0       	ldi	r20, 0x03	; 3
    2ff8:	50 e0       	ldi	r21, 0x00	; 0
    2ffa:	68 e0       	ldi	r22, 0x08	; 8
    2ffc:	80 e8       	ldi	r24, 0x80	; 128
    2ffe:	96 e0       	ldi	r25, 0x06	; 6
    3000:	43 df       	rcall	.-378    	; 0x2e88 <ioport_configure_port_pin>
    3002:	40 e0       	ldi	r20, 0x00	; 0
    3004:	50 e0       	ldi	r21, 0x00	; 0
    3006:	64 e0       	ldi	r22, 0x04	; 4
    3008:	80 e8       	ldi	r24, 0x80	; 128
    300a:	96 e0       	ldi	r25, 0x06	; 6
    300c:	3d cf       	rjmp	.-390    	; 0x2e88 <ioport_configure_port_pin>
    300e:	08 95       	ret

00003010 <adc_handler>:
int last_temperaturec;
int last_temperaturef;
#define OUTPUT_STR_SIZE        32

static void adc_handler(ADC_t *adc, uint8_t ch_mask, adc_result_t result)
{
    3010:	af 92       	push	r10
    3012:	bf 92       	push	r11
    3014:	cf 92       	push	r12
    3016:	df 92       	push	r13
    3018:	ef 92       	push	r14
    301a:	ff 92       	push	r15
    301c:	0f 93       	push	r16
    301e:	1f 93       	push	r17
    3020:	cf 93       	push	r28
    3022:	df 93       	push	r29
    3024:	cd b7       	in	r28, 0x3d	; 61
    3026:	de b7       	in	r29, 0x3e	; 62
    3028:	ac 97       	sbiw	r28, 0x2c	; 44
    302a:	cd bf       	out	0x3d, r28	; 61
    302c:	de bf       	out	0x3e, r29	; 62
    302e:	6c 01       	movw	r12, r24
    3030:	b6 2e       	mov	r11, r22
    3032:	8a 01       	movw	r16, r20
	gfx_mono_draw_filled_rect(0,0,128,32,GFX_PIXEL_CLR);
	#endif
	int32_t temperature;
	char out_str[OUTPUT_STR_SIZE];
	struct pwm_config mypwm[1]; //For your PWM configuration CKH
	pwm_init(&mypwm[0], PWM_TCC0, PWM_CH_A, 500);
    3034:	24 ef       	ldi	r18, 0xF4	; 244
    3036:	31 e0       	ldi	r19, 0x01	; 1
    3038:	41 e0       	ldi	r20, 0x01	; 1
    303a:	60 e0       	ldi	r22, 0x00	; 0
    303c:	ce 01       	movw	r24, r28
    303e:	81 96       	adiw	r24, 0x21	; 33
    3040:	03 de       	rcall	.-1018   	; 0x2c48 <pwm_init>
	
	

	if (result > 697) {
		temperature = (int8_t)((-0.0295 * result) + 40.5);
	} if (result > 420) {
    3042:	05 3a       	cpi	r16, 0xA5	; 165
    3044:	81 e0       	ldi	r24, 0x01	; 1
    3046:	18 07       	cpc	r17, r24
    3048:	a8 f0       	brcs	.+42     	; 0x3074 <adc_handler+0x64>
		temperature = (int8_t)((-0.0474 * result) + 53.3);
    304a:	b8 01       	movw	r22, r16
    304c:	80 e0       	ldi	r24, 0x00	; 0
    304e:	90 e0       	ldi	r25, 0x00	; 0
    3050:	cb d1       	rcall	.+918    	; 0x33e8 <__floatunsisf>
    3052:	21 e8       	ldi	r18, 0x81	; 129
    3054:	36 e2       	ldi	r19, 0x26	; 38
    3056:	42 e4       	ldi	r20, 0x42	; 66
    3058:	5d eb       	ldi	r21, 0xBD	; 189
    305a:	54 d2       	rcall	.+1192   	; 0x3504 <__mulsf3>
    305c:	23 e3       	ldi	r18, 0x33	; 51
    305e:	33 e3       	ldi	r19, 0x33	; 51
    3060:	45 e5       	ldi	r20, 0x55	; 85
    3062:	52 e4       	ldi	r21, 0x42	; 66
    3064:	2c d1       	rcall	.+600    	; 0x32be <__addsf3>
    3066:	8f d1       	rcall	.+798    	; 0x3386 <__fixsfsi>
    3068:	06 2e       	mov	r0, r22
    306a:	00 0c       	add	r0, r0
    306c:	77 0b       	sbc	r23, r23
    306e:	88 0b       	sbc	r24, r24
    3070:	99 0b       	sbc	r25, r25
    3072:	14 c0       	rjmp	.+40     	; 0x309c <adc_handler+0x8c>
	} else {
		temperature = (int8_t)((-0.0777 * result) + 65.1);
    3074:	b8 01       	movw	r22, r16
    3076:	80 e0       	ldi	r24, 0x00	; 0
    3078:	90 e0       	ldi	r25, 0x00	; 0
    307a:	b6 d1       	rcall	.+876    	; 0x33e8 <__floatunsisf>
    307c:	2d e2       	ldi	r18, 0x2D	; 45
    307e:	31 e2       	ldi	r19, 0x21	; 33
    3080:	4f e9       	ldi	r20, 0x9F	; 159
    3082:	5d eb       	ldi	r21, 0xBD	; 189
    3084:	3f d2       	rcall	.+1150   	; 0x3504 <__mulsf3>
    3086:	23 e3       	ldi	r18, 0x33	; 51
    3088:	33 e3       	ldi	r19, 0x33	; 51
    308a:	42 e8       	ldi	r20, 0x82	; 130
    308c:	52 e4       	ldi	r21, 0x42	; 66
    308e:	17 d1       	rcall	.+558    	; 0x32be <__addsf3>
    3090:	7a d1       	rcall	.+756    	; 0x3386 <__fixsfsi>
    3092:	06 2e       	mov	r0, r22
    3094:	00 0c       	add	r0, r0
    3096:	77 0b       	sbc	r23, r23
    3098:	88 0b       	sbc	r24, r24
    309a:	99 0b       	sbc	r25, r25
	}

	last_temperaturec = temperature;
    309c:	60 93 9e 22 	sts	0x229E, r22	; 0x80229e <last_temperaturec>
    30a0:	70 93 9f 22 	sts	0x229F, r23	; 0x80229f <last_temperaturec+0x1>
	last_temperaturef = (temperature*1.8)+32;
    30a4:	a3 d1       	rcall	.+838    	; 0x33ec <__floatsisf>
    30a6:	26 e6       	ldi	r18, 0x66	; 102
    30a8:	36 e6       	ldi	r19, 0x66	; 102
    30aa:	46 ee       	ldi	r20, 0xE6	; 230
    30ac:	5f e3       	ldi	r21, 0x3F	; 63
    30ae:	2a d2       	rcall	.+1108   	; 0x3504 <__mulsf3>
    30b0:	20 e0       	ldi	r18, 0x00	; 0
    30b2:	30 e0       	ldi	r19, 0x00	; 0
    30b4:	40 e0       	ldi	r20, 0x00	; 0
    30b6:	52 e4       	ldi	r21, 0x42	; 66
    30b8:	02 d1       	rcall	.+516    	; 0x32be <__addsf3>
    30ba:	65 d1       	rcall	.+714    	; 0x3386 <__fixsfsi>
    30bc:	60 93 a0 22 	sts	0x22A0, r22	; 0x8022a0 <last_temperaturef>
    30c0:	70 93 a1 22 	sts	0x22A1, r23	; 0x8022a1 <last_temperaturef+0x1>
    30c4:	61 35       	cpi	r22, 0x51	; 81

	// usart_putchar(COMM,last_temperaturef);
	
	if(last_temperaturef>80)
    30c6:	71 05       	cpc	r23, r1
    30c8:	74 f0       	brlt	.+28     	; 0x30e6 <adc_handler+0xd6>
	{
		x=last_temperaturef/2;
    30ca:	9b 01       	movw	r18, r22
    30cc:	77 23       	and	r23, r23
    30ce:	14 f4       	brge	.+4      	; 0x30d4 <adc_handler+0xc4>
    30d0:	2f 5f       	subi	r18, 0xFF	; 255
    30d2:	3f 4f       	sbci	r19, 0xFF	; 255
    30d4:	b9 01       	movw	r22, r18
    30d6:	75 95       	asr	r23
    30d8:	67 95       	ror	r22
    30da:	f6 2e       	mov	r15, r22
		pwm_start(&mypwm[0], x);
    30dc:	e7 2e       	mov	r14, r23
    30de:	ce 01       	movw	r24, r28
    30e0:	81 96       	adiw	r24, 0x21	; 33
    30e2:	78 de       	rcall	.-784    	; 0x2dd4 <pwm_start>
    30e4:	04 c0       	rjmp	.+8      	; 0x30ee <adc_handler+0xde>
	}
	else
	{
		pwm_start(&mypwm[0], 0);
    30e6:	60 e0       	ldi	r22, 0x00	; 0
    30e8:	ce 01       	movw	r24, r28
    30ea:	81 96       	adiw	r24, 0x21	; 33
    30ec:	73 de       	rcall	.-794    	; 0x2dd4 <pwm_start>
    30ee:	80 91 9f 22 	lds	r24, 0x229F	; 0x80229f <last_temperaturec+0x1>
	}

	// Write temperature to display
	snprintf(out_str, OUTPUT_STR_SIZE, "Temperature: %4d C", last_temperaturec);
    30f2:	8f 93       	push	r24
    30f4:	80 91 9e 22 	lds	r24, 0x229E	; 0x80229e <last_temperaturec>
    30f8:	8f 93       	push	r24
    30fa:	8e e0       	ldi	r24, 0x0E	; 14
    30fc:	90 e2       	ldi	r25, 0x20	; 32
    30fe:	9f 93       	push	r25
    3100:	8f 93       	push	r24
    3102:	1f 92       	push	r1
    3104:	68 94       	set
    3106:	aa 24       	eor	r10, r10
    3108:	a5 f8       	bld	r10, 5
    310a:	af 92       	push	r10
    310c:	8e 01       	movw	r16, r28
    310e:	0f 5f       	subi	r16, 0xFF	; 255
    3110:	1f 4f       	sbci	r17, 0xFF	; 255
    3112:	1f 93       	push	r17
    3114:	0f 93       	push	r16
    3116:	92 d2       	rcall	.+1316   	; 0x363c <snprintf>
    3118:	20 e0       	ldi	r18, 0x00	; 0
	gfx_mono_draw_string(out_str, 0, 0, &sysfont);
    311a:	30 e2       	ldi	r19, 0x20	; 32
    311c:	40 e0       	ldi	r20, 0x00	; 0
    311e:	60 e0       	ldi	r22, 0x00	; 0
    3120:	c8 01       	movw	r24, r16
    3122:	0e 94 ce 0e 	call	0x1d9c	; 0x1d9c <gfx_mono_draw_string>
	
	snprintf(out_str, OUTPUT_STR_SIZE, "Temperature: %4d F", last_temperaturef);
    3126:	80 91 a1 22 	lds	r24, 0x22A1	; 0x8022a1 <last_temperaturef+0x1>
    312a:	8f 93       	push	r24
    312c:	80 91 a0 22 	lds	r24, 0x22A0	; 0x8022a0 <last_temperaturef>
    3130:	8f 93       	push	r24
    3132:	81 e2       	ldi	r24, 0x21	; 33
    3134:	90 e2       	ldi	r25, 0x20	; 32
    3136:	9f 93       	push	r25
    3138:	8f 93       	push	r24
    313a:	1f 92       	push	r1
    313c:	af 92       	push	r10
    313e:	1f 93       	push	r17
    3140:	0f 93       	push	r16
    3142:	7c d2       	rcall	.+1272   	; 0x363c <snprintf>
    3144:	20 e0       	ldi	r18, 0x00	; 0
	gfx_mono_draw_string(out_str, 0, 10, &sysfont);
    3146:	30 e2       	ldi	r19, 0x20	; 32
    3148:	4a e0       	ldi	r20, 0x0A	; 10
    314a:	60 e0       	ldi	r22, 0x00	; 0
    314c:	c8 01       	movw	r24, r16
    314e:	0e 94 ce 0e 	call	0x1d9c	; 0x1d9c <gfx_mono_draw_string>
	snprintf(out_str, OUTPUT_STR_SIZE, "Duty Cycle: %4d ", x);
    3152:	ef 92       	push	r14
    3154:	ff 92       	push	r15
    3156:	84 e3       	ldi	r24, 0x34	; 52
    3158:	90 e2       	ldi	r25, 0x20	; 32
    315a:	9f 93       	push	r25
    315c:	8f 93       	push	r24
    315e:	1f 92       	push	r1
    3160:	af 92       	push	r10
    3162:	1f 93       	push	r17
    3164:	0f 93       	push	r16
    3166:	6a d2       	rcall	.+1236   	; 0x363c <snprintf>
    3168:	20 e0       	ldi	r18, 0x00	; 0
	gfx_mono_draw_string(out_str, 0, 20, &sysfont);
    316a:	30 e2       	ldi	r19, 0x20	; 32
    316c:	44 e1       	ldi	r20, 0x14	; 20
    316e:	60 e0       	ldi	r22, 0x00	; 0
    3170:	c8 01       	movw	r24, r16
    3172:	0e 94 ce 0e 	call	0x1d9c	; 0x1d9c <gfx_mono_draw_string>
    3176:	18 a6       	std	Y+40, r1	; 0x28
	
	char tx_buf[4] = {0, 0,0,0};
    3178:	19 a6       	std	Y+41, r1	; 0x29
    317a:	1a a6       	std	Y+42, r1	; 0x2a
    317c:	1b a6       	std	Y+43, r1	; 0x2b
	uint8_t tx_length = 4;
	uint8_t i;
	sprintf(tx_buf, "%d", last_temperaturef);
    317e:	80 91 a1 22 	lds	r24, 0x22A1	; 0x8022a1 <last_temperaturef+0x1>
    3182:	8f 93       	push	r24
    3184:	80 91 a0 22 	lds	r24, 0x22A0	; 0x8022a0 <last_temperaturef>
    3188:	8f 93       	push	r24
    318a:	85 e4       	ldi	r24, 0x45	; 69
    318c:	90 e2       	ldi	r25, 0x20	; 32
    318e:	9f 93       	push	r25
    3190:	8f 93       	push	r24
    3192:	09 5d       	subi	r16, 0xD9	; 217
    3194:	1f 4f       	sbci	r17, 0xFF	; 255
    3196:	1f 93       	push	r17
    3198:	0f 93       	push	r16
    319a:	86 d2       	rcall	.+1292   	; 0x36a8 <sprintf>
    319c:	7e 01       	movw	r14, r28
    319e:	9c e2       	ldi	r25, 0x2C	; 44
    31a0:	e9 0e       	add	r14, r25
    31a2:	f1 1c       	adc	r15, r1
    31a4:	cd bf       	out	0x3d, r28	; 61
    31a6:	de bf       	out	0x3e, r29	; 62
    31a8:	f8 01       	movw	r30, r16
	
	// Send "message header"
	for (i = 0; i < tx_length; i++) {
		usart_putchar(COMM, tx_buf[i]);
    31aa:	61 91       	ld	r22, Z+
    31ac:	8f 01       	movw	r16, r30
    31ae:	80 ea       	ldi	r24, 0xA0	; 160
    31b0:	98 e0       	ldi	r25, 0x08	; 8
    31b2:	0e 94 12 06 	call	0xc24	; 0xc24 <usart_putchar>
    31b6:	0e 15       	cp	r16, r14
	uint8_t tx_length = 4;
	uint8_t i;
	sprintf(tx_buf, "%d", last_temperaturef);
	
	// Send "message header"
	for (i = 0; i < tx_length; i++) {
    31b8:	1f 05       	cpc	r17, r15
    31ba:	b1 f7       	brne	.-20     	; 0x31a8 <adc_handler+0x198>
    31bc:	8f b7       	in	r24, 0x3f	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    31be:	8c a7       	std	Y+44, r24	; 0x2c
    31c0:	f8 94       	cli
	cpu_irq_disable();
    31c2:	9c a5       	ldd	r25, Y+44	; 0x2c
	return flags;
    31c4:	f6 01       	movw	r30, r12
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
    31c6:	80 81       	ld	r24, Z
    31c8:	bb 0c       	add	r11, r11
    31ca:	bb 0c       	add	r11, r11
    31cc:	b8 2a       	or	r11, r24
    31ce:	b0 82       	st	Z, r11
    31d0:	9f bf       	out	0x3f, r25	; 63
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    31d2:	ac 96       	adiw	r28, 0x2c	; 44
		usart_putchar(COMM, tx_buf[i]);
	}
	
	// Start next conversion.
	adc_start_conversion(adc, ch_mask);
}
    31d4:	cd bf       	out	0x3d, r28	; 61
    31d6:	de bf       	out	0x3e, r29	; 62
    31d8:	df 91       	pop	r29
    31da:	cf 91       	pop	r28
    31dc:	1f 91       	pop	r17
    31de:	0f 91       	pop	r16
    31e0:	ff 90       	pop	r15
    31e2:	ef 90       	pop	r14
    31e4:	df 90       	pop	r13
    31e6:	cf 90       	pop	r12
    31e8:	bf 90       	pop	r11
    31ea:	af 90       	pop	r10
    31ec:	08 95       	ret

000031ee <main>:
    31ee:	cf 93       	push	r28

int main(void)
{
    31f0:	df 93       	push	r29
    31f2:	cd b7       	in	r28, 0x3d	; 61
    31f4:	de b7       	in	r29, 0x3e	; 62
    31f6:	2c 97       	sbiw	r28, 0x0c	; 12
    31f8:	cd bf       	out	0x3d, r28	; 61
    31fa:	de bf       	out	0x3e, r29	; 62

	struct adc_config         adc_conf;
	struct adc_channel_config adcch_conf;
	

	board_init();
    31fc:	6c de       	rcall	.-808    	; 0x2ed6 <board_init>
	sysclk_init();
    31fe:	0e 94 35 0e 	call	0x1c6a	; 0x1c6a <sysclk_init>
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    3202:	e8 e9       	ldi	r30, 0x98	; 152
    3204:	f2 e2       	ldi	r31, 0x22	; 34
    3206:	10 82       	st	Z, r1
    3208:	11 82       	std	Z+1, r1	; 0x01
    320a:	12 82       	std	Z+2, r1	; 0x02
    320c:	13 82       	std	Z+3, r1	; 0x03
    320e:	14 82       	std	Z+4, r1	; 0x04
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    3210:	11 e0       	ldi	r17, 0x01	; 1
    3212:	15 83       	std	Z+5, r17	; 0x05
	sleepmgr_init();
	irq_initialize_vectors();
    3214:	87 e0       	ldi	r24, 0x07	; 7
    3216:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
    321a:	78 94       	sei
	gfx_mono_init();
    321c:	0e 94 07 05 	call	0xa0e	; 0xa0e <gfx_mono_st7565r_init>
		.baudrate = 9600,
		.charlength = (0x03<<0),
		.paritytype = (0x00<<4),
		.stopbits = false
	};
	usart_init_rs232(COMM, &USART_SERIAL_OPTIONS);
    3220:	67 e0       	ldi	r22, 0x07	; 7
    3222:	70 e2       	ldi	r23, 0x20	; 32
    3224:	80 ea       	ldi	r24, 0xA0	; 160
    3226:	98 e0       	ldi	r25, 0x08	; 8
    3228:	0e 94 2d 07 	call	0xe5a	; 0xe5a <usart_init_rs232>
    322c:	80 e1       	ldi	r24, 0x10	; 16
    322e:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>
		ioport_set_pin_high(LCD_BACKLIGHT_ENABLE_PIN);
	#endif
	

	// Initialize configuration structures.
	adc_read_configuration(&ADCA, &adc_conf);
    3232:	be 01       	movw	r22, r28
    3234:	6f 5f       	subi	r22, 0xFF	; 255
    3236:	7f 4f       	sbci	r23, 0xFF	; 255
    3238:	80 e0       	ldi	r24, 0x00	; 0
    323a:	92 e0       	ldi	r25, 0x02	; 2
    323c:	0e 94 4e 0c 	call	0x189c	; 0x189c <adc_read_configuration>
	adcch_read_configuration(&ADCA, ADC_CH0, &adcch_conf);
    3240:	ae 01       	movw	r20, r28
    3242:	48 5f       	subi	r20, 0xF8	; 248
    3244:	5f 4f       	sbci	r21, 0xFF	; 255
    3246:	61 e0       	ldi	r22, 0x01	; 1
    3248:	80 e0       	ldi	r24, 0x00	; 0
    324a:	92 e0       	ldi	r25, 0x02	; 2
    324c:	0e 94 d2 0c 	call	0x19a4	; 0x19a4 <adcch_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
    3250:	9a 81       	ldd	r25, Y+2	; 0x02
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
    3252:	8b 81       	ldd	r24, Y+3	; 0x03
    3254:	8f 78       	andi	r24, 0x8F	; 143
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
    3256:	22 e0       	ldi	r18, 0x02	; 2
    3258:	2d 83       	std	Y+5, r18	; 0x05
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
    325a:	91 7e       	andi	r25, 0xE1	; 225
    325c:	90 61       	ori	r25, 0x10	; 16
    325e:	9a 83       	std	Y+2, r25	; 0x02
		conf->evctrl = ADC_EVACT_NONE_gc;
    3260:	1c 82       	std	Y+4, r1	; 0x04
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
	conf->refctrl |= int_inp;
    3262:	81 61       	ori	r24, 0x11	; 17
    3264:	8b 83       	std	Y+3, r24	; 0x03
			ADC_REF_VCC);
	adc_set_clock_rate(&adc_conf, 200000UL);
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_MANUAL, 1, 0);
	adc_enable_internal_input(&adc_conf, ADC_INT_TEMPSENSE);

	adc_write_configuration(&ADCA, &adc_conf);
    3266:	be 01       	movw	r22, r28
    3268:	6f 5f       	subi	r22, 0xFF	; 255
    326a:	7f 4f       	sbci	r23, 0xFF	; 255
    326c:	80 e0       	ldi	r24, 0x00	; 0
    326e:	92 e0       	ldi	r25, 0x02	; 2
    3270:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <adc_write_configuration>
	adc_set_callback(&ADCA, &adc_handler);
    3274:	68 e0       	ldi	r22, 0x08	; 8
    3276:	78 e1       	ldi	r23, 0x18	; 24
    3278:	80 e0       	ldi	r24, 0x00	; 0
    327a:	92 e0       	ldi	r25, 0x02	; 2
    327c:	0e 94 86 05 	call	0xb0c	; 0xb0c <adc_set_callback>
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    3280:	18 87       	std	Y+8, r17	; 0x08
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    3282:	88 e0       	ldi	r24, 0x08	; 8
    3284:	89 87       	std	Y+9, r24	; 0x09
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
    3286:	8a 85       	ldd	r24, Y+10	; 0x0a
    3288:	80 7f       	andi	r24, 0xF0	; 240
    328a:	81 60       	ori	r24, 0x01	; 1
    328c:	8a 87       	std	Y+10, r24	; 0x0a
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN1, ADCCH_NEG_NONE,
			1);
	adcch_set_interrupt_mode(&adcch_conf, ADCCH_MODE_COMPLETE);
	adcch_enable_interrupt(&adcch_conf);

	adcch_write_configuration(&ADCA, ADC_CH0, &adcch_conf);
    328e:	ae 01       	movw	r20, r28
    3290:	48 5f       	subi	r20, 0xF8	; 248
    3292:	5f 4f       	sbci	r21, 0xFF	; 255
    3294:	61 e0       	ldi	r22, 0x01	; 1
    3296:	80 e0       	ldi	r24, 0x00	; 0
    3298:	92 e0       	ldi	r25, 0x02	; 2
    329a:	0e 94 87 0c 	call	0x190e	; 0x190e <adcch_write_configuration>

	// Enable the ADC and start the first conversion.
	adc_enable(&ADCA);
    329e:	80 e0       	ldi	r24, 0x00	; 0
    32a0:	92 e0       	ldi	r25, 0x02	; 2
    32a2:	0e 94 e6 05 	call	0xbcc	; 0xbcc <adc_enable>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    32a6:	8f b7       	in	r24, 0x3f	; 63
    32a8:	8c 87       	std	Y+12, r24	; 0x0c
	cpu_irq_disable();
    32aa:	f8 94       	cli
	return flags;
    32ac:	9c 85       	ldd	r25, Y+12	; 0x0c
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
    32ae:	e0 e0       	ldi	r30, 0x00	; 0
    32b0:	f2 e0       	ldi	r31, 0x02	; 2
    32b2:	80 81       	ld	r24, Z
    32b4:	84 60       	ori	r24, 0x04	; 4
    32b6:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    32b8:	9f bf       	out	0x3f, r25	; 63
    32ba:	ff cf       	rjmp	.-2      	; 0x32ba <main+0xcc>

000032bc <__subsf3>:
    32bc:	50 58       	subi	r21, 0x80	; 128

000032be <__addsf3>:
    32be:	bb 27       	eor	r27, r27
    32c0:	aa 27       	eor	r26, r26
    32c2:	0e d0       	rcall	.+28     	; 0x32e0 <__addsf3x>
    32c4:	e5 c0       	rjmp	.+458    	; 0x3490 <__fp_round>
    32c6:	d6 d0       	rcall	.+428    	; 0x3474 <__fp_pscA>
    32c8:	30 f0       	brcs	.+12     	; 0x32d6 <__addsf3+0x18>
    32ca:	db d0       	rcall	.+438    	; 0x3482 <__fp_pscB>
    32cc:	20 f0       	brcs	.+8      	; 0x32d6 <__addsf3+0x18>
    32ce:	31 f4       	brne	.+12     	; 0x32dc <__addsf3+0x1e>
    32d0:	9f 3f       	cpi	r25, 0xFF	; 255
    32d2:	11 f4       	brne	.+4      	; 0x32d8 <__addsf3+0x1a>
    32d4:	1e f4       	brtc	.+6      	; 0x32dc <__addsf3+0x1e>
    32d6:	cb c0       	rjmp	.+406    	; 0x346e <__fp_nan>
    32d8:	0e f4       	brtc	.+2      	; 0x32dc <__addsf3+0x1e>
    32da:	e0 95       	com	r30
    32dc:	e7 fb       	bst	r30, 7
    32de:	c1 c0       	rjmp	.+386    	; 0x3462 <__fp_inf>

000032e0 <__addsf3x>:
    32e0:	e9 2f       	mov	r30, r25
    32e2:	e7 d0       	rcall	.+462    	; 0x34b2 <__fp_split3>
    32e4:	80 f3       	brcs	.-32     	; 0x32c6 <__addsf3+0x8>
    32e6:	ba 17       	cp	r27, r26
    32e8:	62 07       	cpc	r22, r18
    32ea:	73 07       	cpc	r23, r19
    32ec:	84 07       	cpc	r24, r20
    32ee:	95 07       	cpc	r25, r21
    32f0:	18 f0       	brcs	.+6      	; 0x32f8 <__addsf3x+0x18>
    32f2:	71 f4       	brne	.+28     	; 0x3310 <__addsf3x+0x30>
    32f4:	9e f5       	brtc	.+102    	; 0x335c <__addsf3x+0x7c>
    32f6:	ff c0       	rjmp	.+510    	; 0x34f6 <__fp_zero>
    32f8:	0e f4       	brtc	.+2      	; 0x32fc <__addsf3x+0x1c>
    32fa:	e0 95       	com	r30
    32fc:	0b 2e       	mov	r0, r27
    32fe:	ba 2f       	mov	r27, r26
    3300:	a0 2d       	mov	r26, r0
    3302:	0b 01       	movw	r0, r22
    3304:	b9 01       	movw	r22, r18
    3306:	90 01       	movw	r18, r0
    3308:	0c 01       	movw	r0, r24
    330a:	ca 01       	movw	r24, r20
    330c:	a0 01       	movw	r20, r0
    330e:	11 24       	eor	r1, r1
    3310:	ff 27       	eor	r31, r31
    3312:	59 1b       	sub	r21, r25
    3314:	99 f0       	breq	.+38     	; 0x333c <__addsf3x+0x5c>
    3316:	59 3f       	cpi	r21, 0xF9	; 249
    3318:	50 f4       	brcc	.+20     	; 0x332e <__addsf3x+0x4e>
    331a:	50 3e       	cpi	r21, 0xE0	; 224
    331c:	68 f1       	brcs	.+90     	; 0x3378 <__addsf3x+0x98>
    331e:	1a 16       	cp	r1, r26
    3320:	f0 40       	sbci	r31, 0x00	; 0
    3322:	a2 2f       	mov	r26, r18
    3324:	23 2f       	mov	r18, r19
    3326:	34 2f       	mov	r19, r20
    3328:	44 27       	eor	r20, r20
    332a:	58 5f       	subi	r21, 0xF8	; 248
    332c:	f3 cf       	rjmp	.-26     	; 0x3314 <__addsf3x+0x34>
    332e:	46 95       	lsr	r20
    3330:	37 95       	ror	r19
    3332:	27 95       	ror	r18
    3334:	a7 95       	ror	r26
    3336:	f0 40       	sbci	r31, 0x00	; 0
    3338:	53 95       	inc	r21
    333a:	c9 f7       	brne	.-14     	; 0x332e <__addsf3x+0x4e>
    333c:	7e f4       	brtc	.+30     	; 0x335c <__addsf3x+0x7c>
    333e:	1f 16       	cp	r1, r31
    3340:	ba 0b       	sbc	r27, r26
    3342:	62 0b       	sbc	r22, r18
    3344:	73 0b       	sbc	r23, r19
    3346:	84 0b       	sbc	r24, r20
    3348:	ba f0       	brmi	.+46     	; 0x3378 <__addsf3x+0x98>
    334a:	91 50       	subi	r25, 0x01	; 1
    334c:	a1 f0       	breq	.+40     	; 0x3376 <__addsf3x+0x96>
    334e:	ff 0f       	add	r31, r31
    3350:	bb 1f       	adc	r27, r27
    3352:	66 1f       	adc	r22, r22
    3354:	77 1f       	adc	r23, r23
    3356:	88 1f       	adc	r24, r24
    3358:	c2 f7       	brpl	.-16     	; 0x334a <__addsf3x+0x6a>
    335a:	0e c0       	rjmp	.+28     	; 0x3378 <__addsf3x+0x98>
    335c:	ba 0f       	add	r27, r26
    335e:	62 1f       	adc	r22, r18
    3360:	73 1f       	adc	r23, r19
    3362:	84 1f       	adc	r24, r20
    3364:	48 f4       	brcc	.+18     	; 0x3378 <__addsf3x+0x98>
    3366:	87 95       	ror	r24
    3368:	77 95       	ror	r23
    336a:	67 95       	ror	r22
    336c:	b7 95       	ror	r27
    336e:	f7 95       	ror	r31
    3370:	9e 3f       	cpi	r25, 0xFE	; 254
    3372:	08 f0       	brcs	.+2      	; 0x3376 <__addsf3x+0x96>
    3374:	b3 cf       	rjmp	.-154    	; 0x32dc <__addsf3+0x1e>
    3376:	93 95       	inc	r25
    3378:	88 0f       	add	r24, r24
    337a:	08 f0       	brcs	.+2      	; 0x337e <__addsf3x+0x9e>
    337c:	99 27       	eor	r25, r25
    337e:	ee 0f       	add	r30, r30
    3380:	97 95       	ror	r25
    3382:	87 95       	ror	r24
    3384:	08 95       	ret

00003386 <__fixsfsi>:
    3386:	04 d0       	rcall	.+8      	; 0x3390 <__fixunssfsi>
    3388:	68 94       	set
    338a:	b1 11       	cpse	r27, r1
    338c:	b5 c0       	rjmp	.+362    	; 0x34f8 <__fp_szero>
    338e:	08 95       	ret

00003390 <__fixunssfsi>:
    3390:	98 d0       	rcall	.+304    	; 0x34c2 <__fp_splitA>
    3392:	88 f0       	brcs	.+34     	; 0x33b6 <__fixunssfsi+0x26>
    3394:	9f 57       	subi	r25, 0x7F	; 127
    3396:	90 f0       	brcs	.+36     	; 0x33bc <__fixunssfsi+0x2c>
    3398:	b9 2f       	mov	r27, r25
    339a:	99 27       	eor	r25, r25
    339c:	b7 51       	subi	r27, 0x17	; 23
    339e:	a0 f0       	brcs	.+40     	; 0x33c8 <__fixunssfsi+0x38>
    33a0:	d1 f0       	breq	.+52     	; 0x33d6 <__fixunssfsi+0x46>
    33a2:	66 0f       	add	r22, r22
    33a4:	77 1f       	adc	r23, r23
    33a6:	88 1f       	adc	r24, r24
    33a8:	99 1f       	adc	r25, r25
    33aa:	1a f0       	brmi	.+6      	; 0x33b2 <__fixunssfsi+0x22>
    33ac:	ba 95       	dec	r27
    33ae:	c9 f7       	brne	.-14     	; 0x33a2 <__fixunssfsi+0x12>
    33b0:	12 c0       	rjmp	.+36     	; 0x33d6 <__fixunssfsi+0x46>
    33b2:	b1 30       	cpi	r27, 0x01	; 1
    33b4:	81 f0       	breq	.+32     	; 0x33d6 <__fixunssfsi+0x46>
    33b6:	9f d0       	rcall	.+318    	; 0x34f6 <__fp_zero>
    33b8:	b1 e0       	ldi	r27, 0x01	; 1
    33ba:	08 95       	ret
    33bc:	9c c0       	rjmp	.+312    	; 0x34f6 <__fp_zero>
    33be:	67 2f       	mov	r22, r23
    33c0:	78 2f       	mov	r23, r24
    33c2:	88 27       	eor	r24, r24
    33c4:	b8 5f       	subi	r27, 0xF8	; 248
    33c6:	39 f0       	breq	.+14     	; 0x33d6 <__fixunssfsi+0x46>
    33c8:	b9 3f       	cpi	r27, 0xF9	; 249
    33ca:	cc f3       	brlt	.-14     	; 0x33be <__fixunssfsi+0x2e>
    33cc:	86 95       	lsr	r24
    33ce:	77 95       	ror	r23
    33d0:	67 95       	ror	r22
    33d2:	b3 95       	inc	r27
    33d4:	d9 f7       	brne	.-10     	; 0x33cc <__fixunssfsi+0x3c>
    33d6:	3e f4       	brtc	.+14     	; 0x33e6 <__fixunssfsi+0x56>
    33d8:	90 95       	com	r25
    33da:	80 95       	com	r24
    33dc:	70 95       	com	r23
    33de:	61 95       	neg	r22
    33e0:	7f 4f       	sbci	r23, 0xFF	; 255
    33e2:	8f 4f       	sbci	r24, 0xFF	; 255
    33e4:	9f 4f       	sbci	r25, 0xFF	; 255
    33e6:	08 95       	ret

000033e8 <__floatunsisf>:
    33e8:	e8 94       	clt
    33ea:	09 c0       	rjmp	.+18     	; 0x33fe <__floatsisf+0x12>

000033ec <__floatsisf>:
    33ec:	97 fb       	bst	r25, 7
    33ee:	3e f4       	brtc	.+14     	; 0x33fe <__floatsisf+0x12>
    33f0:	90 95       	com	r25
    33f2:	80 95       	com	r24
    33f4:	70 95       	com	r23
    33f6:	61 95       	neg	r22
    33f8:	7f 4f       	sbci	r23, 0xFF	; 255
    33fa:	8f 4f       	sbci	r24, 0xFF	; 255
    33fc:	9f 4f       	sbci	r25, 0xFF	; 255
    33fe:	99 23       	and	r25, r25
    3400:	a9 f0       	breq	.+42     	; 0x342c <__floatsisf+0x40>
    3402:	f9 2f       	mov	r31, r25
    3404:	96 e9       	ldi	r25, 0x96	; 150
    3406:	bb 27       	eor	r27, r27
    3408:	93 95       	inc	r25
    340a:	f6 95       	lsr	r31
    340c:	87 95       	ror	r24
    340e:	77 95       	ror	r23
    3410:	67 95       	ror	r22
    3412:	b7 95       	ror	r27
    3414:	f1 11       	cpse	r31, r1
    3416:	f8 cf       	rjmp	.-16     	; 0x3408 <__floatsisf+0x1c>
    3418:	fa f4       	brpl	.+62     	; 0x3458 <__floatsisf+0x6c>
    341a:	bb 0f       	add	r27, r27
    341c:	11 f4       	brne	.+4      	; 0x3422 <__floatsisf+0x36>
    341e:	60 ff       	sbrs	r22, 0
    3420:	1b c0       	rjmp	.+54     	; 0x3458 <__floatsisf+0x6c>
    3422:	6f 5f       	subi	r22, 0xFF	; 255
    3424:	7f 4f       	sbci	r23, 0xFF	; 255
    3426:	8f 4f       	sbci	r24, 0xFF	; 255
    3428:	9f 4f       	sbci	r25, 0xFF	; 255
    342a:	16 c0       	rjmp	.+44     	; 0x3458 <__floatsisf+0x6c>
    342c:	88 23       	and	r24, r24
    342e:	11 f0       	breq	.+4      	; 0x3434 <__floatsisf+0x48>
    3430:	96 e9       	ldi	r25, 0x96	; 150
    3432:	11 c0       	rjmp	.+34     	; 0x3456 <__floatsisf+0x6a>
    3434:	77 23       	and	r23, r23
    3436:	21 f0       	breq	.+8      	; 0x3440 <__floatsisf+0x54>
    3438:	9e e8       	ldi	r25, 0x8E	; 142
    343a:	87 2f       	mov	r24, r23
    343c:	76 2f       	mov	r23, r22
    343e:	05 c0       	rjmp	.+10     	; 0x344a <__floatsisf+0x5e>
    3440:	66 23       	and	r22, r22
    3442:	71 f0       	breq	.+28     	; 0x3460 <__floatsisf+0x74>
    3444:	96 e8       	ldi	r25, 0x86	; 134
    3446:	86 2f       	mov	r24, r22
    3448:	70 e0       	ldi	r23, 0x00	; 0
    344a:	60 e0       	ldi	r22, 0x00	; 0
    344c:	2a f0       	brmi	.+10     	; 0x3458 <__floatsisf+0x6c>
    344e:	9a 95       	dec	r25
    3450:	66 0f       	add	r22, r22
    3452:	77 1f       	adc	r23, r23
    3454:	88 1f       	adc	r24, r24
    3456:	da f7       	brpl	.-10     	; 0x344e <__floatsisf+0x62>
    3458:	88 0f       	add	r24, r24
    345a:	96 95       	lsr	r25
    345c:	87 95       	ror	r24
    345e:	97 f9       	bld	r25, 7
    3460:	08 95       	ret

00003462 <__fp_inf>:
    3462:	97 f9       	bld	r25, 7
    3464:	9f 67       	ori	r25, 0x7F	; 127
    3466:	80 e8       	ldi	r24, 0x80	; 128
    3468:	70 e0       	ldi	r23, 0x00	; 0
    346a:	60 e0       	ldi	r22, 0x00	; 0
    346c:	08 95       	ret

0000346e <__fp_nan>:
    346e:	9f ef       	ldi	r25, 0xFF	; 255
    3470:	80 ec       	ldi	r24, 0xC0	; 192
    3472:	08 95       	ret

00003474 <__fp_pscA>:
    3474:	00 24       	eor	r0, r0
    3476:	0a 94       	dec	r0
    3478:	16 16       	cp	r1, r22
    347a:	17 06       	cpc	r1, r23
    347c:	18 06       	cpc	r1, r24
    347e:	09 06       	cpc	r0, r25
    3480:	08 95       	ret

00003482 <__fp_pscB>:
    3482:	00 24       	eor	r0, r0
    3484:	0a 94       	dec	r0
    3486:	12 16       	cp	r1, r18
    3488:	13 06       	cpc	r1, r19
    348a:	14 06       	cpc	r1, r20
    348c:	05 06       	cpc	r0, r21
    348e:	08 95       	ret

00003490 <__fp_round>:
    3490:	09 2e       	mov	r0, r25
    3492:	03 94       	inc	r0
    3494:	00 0c       	add	r0, r0
    3496:	11 f4       	brne	.+4      	; 0x349c <__fp_round+0xc>
    3498:	88 23       	and	r24, r24
    349a:	52 f0       	brmi	.+20     	; 0x34b0 <__fp_round+0x20>
    349c:	bb 0f       	add	r27, r27
    349e:	40 f4       	brcc	.+16     	; 0x34b0 <__fp_round+0x20>
    34a0:	bf 2b       	or	r27, r31
    34a2:	11 f4       	brne	.+4      	; 0x34a8 <__fp_round+0x18>
    34a4:	60 ff       	sbrs	r22, 0
    34a6:	04 c0       	rjmp	.+8      	; 0x34b0 <__fp_round+0x20>
    34a8:	6f 5f       	subi	r22, 0xFF	; 255
    34aa:	7f 4f       	sbci	r23, 0xFF	; 255
    34ac:	8f 4f       	sbci	r24, 0xFF	; 255
    34ae:	9f 4f       	sbci	r25, 0xFF	; 255
    34b0:	08 95       	ret

000034b2 <__fp_split3>:
    34b2:	57 fd       	sbrc	r21, 7
    34b4:	90 58       	subi	r25, 0x80	; 128
    34b6:	44 0f       	add	r20, r20
    34b8:	55 1f       	adc	r21, r21
    34ba:	59 f0       	breq	.+22     	; 0x34d2 <__fp_splitA+0x10>
    34bc:	5f 3f       	cpi	r21, 0xFF	; 255
    34be:	71 f0       	breq	.+28     	; 0x34dc <__fp_splitA+0x1a>
    34c0:	47 95       	ror	r20

000034c2 <__fp_splitA>:
    34c2:	88 0f       	add	r24, r24
    34c4:	97 fb       	bst	r25, 7
    34c6:	99 1f       	adc	r25, r25
    34c8:	61 f0       	breq	.+24     	; 0x34e2 <__fp_splitA+0x20>
    34ca:	9f 3f       	cpi	r25, 0xFF	; 255
    34cc:	79 f0       	breq	.+30     	; 0x34ec <__fp_splitA+0x2a>
    34ce:	87 95       	ror	r24
    34d0:	08 95       	ret
    34d2:	12 16       	cp	r1, r18
    34d4:	13 06       	cpc	r1, r19
    34d6:	14 06       	cpc	r1, r20
    34d8:	55 1f       	adc	r21, r21
    34da:	f2 cf       	rjmp	.-28     	; 0x34c0 <__fp_split3+0xe>
    34dc:	46 95       	lsr	r20
    34de:	f1 df       	rcall	.-30     	; 0x34c2 <__fp_splitA>
    34e0:	08 c0       	rjmp	.+16     	; 0x34f2 <__fp_splitA+0x30>
    34e2:	16 16       	cp	r1, r22
    34e4:	17 06       	cpc	r1, r23
    34e6:	18 06       	cpc	r1, r24
    34e8:	99 1f       	adc	r25, r25
    34ea:	f1 cf       	rjmp	.-30     	; 0x34ce <__fp_splitA+0xc>
    34ec:	86 95       	lsr	r24
    34ee:	71 05       	cpc	r23, r1
    34f0:	61 05       	cpc	r22, r1
    34f2:	08 94       	sec
    34f4:	08 95       	ret

000034f6 <__fp_zero>:
    34f6:	e8 94       	clt

000034f8 <__fp_szero>:
    34f8:	bb 27       	eor	r27, r27
    34fa:	66 27       	eor	r22, r22
    34fc:	77 27       	eor	r23, r23
    34fe:	cb 01       	movw	r24, r22
    3500:	97 f9       	bld	r25, 7
    3502:	08 95       	ret

00003504 <__mulsf3>:
    3504:	0b d0       	rcall	.+22     	; 0x351c <__mulsf3x>
    3506:	c4 cf       	rjmp	.-120    	; 0x3490 <__fp_round>
    3508:	b5 df       	rcall	.-150    	; 0x3474 <__fp_pscA>
    350a:	28 f0       	brcs	.+10     	; 0x3516 <__mulsf3+0x12>
    350c:	ba df       	rcall	.-140    	; 0x3482 <__fp_pscB>
    350e:	18 f0       	brcs	.+6      	; 0x3516 <__mulsf3+0x12>
    3510:	95 23       	and	r25, r21
    3512:	09 f0       	breq	.+2      	; 0x3516 <__mulsf3+0x12>
    3514:	a6 cf       	rjmp	.-180    	; 0x3462 <__fp_inf>
    3516:	ab cf       	rjmp	.-170    	; 0x346e <__fp_nan>
    3518:	11 24       	eor	r1, r1
    351a:	ee cf       	rjmp	.-36     	; 0x34f8 <__fp_szero>

0000351c <__mulsf3x>:
    351c:	ca df       	rcall	.-108    	; 0x34b2 <__fp_split3>
    351e:	a0 f3       	brcs	.-24     	; 0x3508 <__mulsf3+0x4>

00003520 <__mulsf3_pse>:
    3520:	95 9f       	mul	r25, r21
    3522:	d1 f3       	breq	.-12     	; 0x3518 <__mulsf3+0x14>
    3524:	95 0f       	add	r25, r21
    3526:	50 e0       	ldi	r21, 0x00	; 0
    3528:	55 1f       	adc	r21, r21
    352a:	62 9f       	mul	r22, r18
    352c:	f0 01       	movw	r30, r0
    352e:	72 9f       	mul	r23, r18
    3530:	bb 27       	eor	r27, r27
    3532:	f0 0d       	add	r31, r0
    3534:	b1 1d       	adc	r27, r1
    3536:	63 9f       	mul	r22, r19
    3538:	aa 27       	eor	r26, r26
    353a:	f0 0d       	add	r31, r0
    353c:	b1 1d       	adc	r27, r1
    353e:	aa 1f       	adc	r26, r26
    3540:	64 9f       	mul	r22, r20
    3542:	66 27       	eor	r22, r22
    3544:	b0 0d       	add	r27, r0
    3546:	a1 1d       	adc	r26, r1
    3548:	66 1f       	adc	r22, r22
    354a:	82 9f       	mul	r24, r18
    354c:	22 27       	eor	r18, r18
    354e:	b0 0d       	add	r27, r0
    3550:	a1 1d       	adc	r26, r1
    3552:	62 1f       	adc	r22, r18
    3554:	73 9f       	mul	r23, r19
    3556:	b0 0d       	add	r27, r0
    3558:	a1 1d       	adc	r26, r1
    355a:	62 1f       	adc	r22, r18
    355c:	83 9f       	mul	r24, r19
    355e:	a0 0d       	add	r26, r0
    3560:	61 1d       	adc	r22, r1
    3562:	22 1f       	adc	r18, r18
    3564:	74 9f       	mul	r23, r20
    3566:	33 27       	eor	r19, r19
    3568:	a0 0d       	add	r26, r0
    356a:	61 1d       	adc	r22, r1
    356c:	23 1f       	adc	r18, r19
    356e:	84 9f       	mul	r24, r20
    3570:	60 0d       	add	r22, r0
    3572:	21 1d       	adc	r18, r1
    3574:	82 2f       	mov	r24, r18
    3576:	76 2f       	mov	r23, r22
    3578:	6a 2f       	mov	r22, r26
    357a:	11 24       	eor	r1, r1
    357c:	9f 57       	subi	r25, 0x7F	; 127
    357e:	50 40       	sbci	r21, 0x00	; 0
    3580:	8a f0       	brmi	.+34     	; 0x35a4 <__mulsf3_pse+0x84>
    3582:	e1 f0       	breq	.+56     	; 0x35bc <__mulsf3_pse+0x9c>
    3584:	88 23       	and	r24, r24
    3586:	4a f0       	brmi	.+18     	; 0x359a <__mulsf3_pse+0x7a>
    3588:	ee 0f       	add	r30, r30
    358a:	ff 1f       	adc	r31, r31
    358c:	bb 1f       	adc	r27, r27
    358e:	66 1f       	adc	r22, r22
    3590:	77 1f       	adc	r23, r23
    3592:	88 1f       	adc	r24, r24
    3594:	91 50       	subi	r25, 0x01	; 1
    3596:	50 40       	sbci	r21, 0x00	; 0
    3598:	a9 f7       	brne	.-22     	; 0x3584 <__mulsf3_pse+0x64>
    359a:	9e 3f       	cpi	r25, 0xFE	; 254
    359c:	51 05       	cpc	r21, r1
    359e:	70 f0       	brcs	.+28     	; 0x35bc <__mulsf3_pse+0x9c>
    35a0:	60 cf       	rjmp	.-320    	; 0x3462 <__fp_inf>
    35a2:	aa cf       	rjmp	.-172    	; 0x34f8 <__fp_szero>
    35a4:	5f 3f       	cpi	r21, 0xFF	; 255
    35a6:	ec f3       	brlt	.-6      	; 0x35a2 <__mulsf3_pse+0x82>
    35a8:	98 3e       	cpi	r25, 0xE8	; 232
    35aa:	dc f3       	brlt	.-10     	; 0x35a2 <__mulsf3_pse+0x82>
    35ac:	86 95       	lsr	r24
    35ae:	77 95       	ror	r23
    35b0:	67 95       	ror	r22
    35b2:	b7 95       	ror	r27
    35b4:	f7 95       	ror	r31
    35b6:	e7 95       	ror	r30
    35b8:	9f 5f       	subi	r25, 0xFF	; 255
    35ba:	c1 f7       	brne	.-16     	; 0x35ac <__mulsf3_pse+0x8c>
    35bc:	fe 2b       	or	r31, r30
    35be:	88 0f       	add	r24, r24
    35c0:	91 1d       	adc	r25, r1
    35c2:	96 95       	lsr	r25
    35c4:	87 95       	ror	r24
    35c6:	97 f9       	bld	r25, 7
    35c8:	08 95       	ret

000035ca <__udivmodsi4>:
    35ca:	a1 e2       	ldi	r26, 0x21	; 33
    35cc:	1a 2e       	mov	r1, r26
    35ce:	aa 1b       	sub	r26, r26
    35d0:	bb 1b       	sub	r27, r27
    35d2:	fd 01       	movw	r30, r26
    35d4:	0d c0       	rjmp	.+26     	; 0x35f0 <__udivmodsi4_ep>

000035d6 <__udivmodsi4_loop>:
    35d6:	aa 1f       	adc	r26, r26
    35d8:	bb 1f       	adc	r27, r27
    35da:	ee 1f       	adc	r30, r30
    35dc:	ff 1f       	adc	r31, r31
    35de:	a2 17       	cp	r26, r18
    35e0:	b3 07       	cpc	r27, r19
    35e2:	e4 07       	cpc	r30, r20
    35e4:	f5 07       	cpc	r31, r21
    35e6:	20 f0       	brcs	.+8      	; 0x35f0 <__udivmodsi4_ep>
    35e8:	a2 1b       	sub	r26, r18
    35ea:	b3 0b       	sbc	r27, r19
    35ec:	e4 0b       	sbc	r30, r20
    35ee:	f5 0b       	sbc	r31, r21

000035f0 <__udivmodsi4_ep>:
    35f0:	66 1f       	adc	r22, r22
    35f2:	77 1f       	adc	r23, r23
    35f4:	88 1f       	adc	r24, r24
    35f6:	99 1f       	adc	r25, r25
    35f8:	1a 94       	dec	r1
    35fa:	69 f7       	brne	.-38     	; 0x35d6 <__udivmodsi4_loop>
    35fc:	60 95       	com	r22
    35fe:	70 95       	com	r23
    3600:	80 95       	com	r24
    3602:	90 95       	com	r25
    3604:	9b 01       	movw	r18, r22
    3606:	ac 01       	movw	r20, r24
    3608:	bd 01       	movw	r22, r26
    360a:	cf 01       	movw	r24, r30
    360c:	08 95       	ret

0000360e <__tablejump2__>:
    360e:	ee 0f       	add	r30, r30
    3610:	ff 1f       	adc	r31, r31
    3612:	88 1f       	adc	r24, r24
    3614:	8b bf       	out	0x3b, r24	; 59
    3616:	07 90       	elpm	r0, Z+
    3618:	f6 91       	elpm	r31, Z
    361a:	e0 2d       	mov	r30, r0
    361c:	19 94       	eijmp

0000361e <__umulhisi3>:
    361e:	a2 9f       	mul	r26, r18
    3620:	b0 01       	movw	r22, r0
    3622:	b3 9f       	mul	r27, r19
    3624:	c0 01       	movw	r24, r0
    3626:	a3 9f       	mul	r26, r19
    3628:	70 0d       	add	r23, r0
    362a:	81 1d       	adc	r24, r1
    362c:	11 24       	eor	r1, r1
    362e:	91 1d       	adc	r25, r1
    3630:	b2 9f       	mul	r27, r18
    3632:	70 0d       	add	r23, r0
    3634:	81 1d       	adc	r24, r1
    3636:	11 24       	eor	r1, r1
    3638:	91 1d       	adc	r25, r1
    363a:	08 95       	ret

0000363c <snprintf>:
    363c:	0f 93       	push	r16
    363e:	1f 93       	push	r17
    3640:	cf 93       	push	r28
    3642:	df 93       	push	r29
    3644:	cd b7       	in	r28, 0x3d	; 61
    3646:	de b7       	in	r29, 0x3e	; 62
    3648:	2e 97       	sbiw	r28, 0x0e	; 14
    364a:	cd bf       	out	0x3d, r28	; 61
    364c:	de bf       	out	0x3e, r29	; 62
    364e:	0e 89       	ldd	r16, Y+22	; 0x16
    3650:	1f 89       	ldd	r17, Y+23	; 0x17
    3652:	88 8d       	ldd	r24, Y+24	; 0x18
    3654:	99 8d       	ldd	r25, Y+25	; 0x19
    3656:	26 e0       	ldi	r18, 0x06	; 6
    3658:	2c 83       	std	Y+4, r18	; 0x04
    365a:	09 83       	std	Y+1, r16	; 0x01
    365c:	1a 83       	std	Y+2, r17	; 0x02
    365e:	97 ff       	sbrs	r25, 7
    3660:	02 c0       	rjmp	.+4      	; 0x3666 <snprintf+0x2a>
    3662:	80 e0       	ldi	r24, 0x00	; 0
    3664:	90 e8       	ldi	r25, 0x80	; 128
    3666:	01 97       	sbiw	r24, 0x01	; 1
    3668:	8d 83       	std	Y+5, r24	; 0x05
    366a:	9e 83       	std	Y+6, r25	; 0x06
    366c:	ae 01       	movw	r20, r28
    366e:	44 5e       	subi	r20, 0xE4	; 228
    3670:	5f 4f       	sbci	r21, 0xFF	; 255
    3672:	6a 8d       	ldd	r22, Y+26	; 0x1a
    3674:	7b 8d       	ldd	r23, Y+27	; 0x1b
    3676:	ce 01       	movw	r24, r28
    3678:	01 96       	adiw	r24, 0x01	; 1
    367a:	3e d0       	rcall	.+124    	; 0x36f8 <vfprintf>
    367c:	4d 81       	ldd	r20, Y+5	; 0x05
    367e:	5e 81       	ldd	r21, Y+6	; 0x06
    3680:	57 fd       	sbrc	r21, 7
    3682:	0a c0       	rjmp	.+20     	; 0x3698 <snprintf+0x5c>
    3684:	2f 81       	ldd	r18, Y+7	; 0x07
    3686:	38 85       	ldd	r19, Y+8	; 0x08
    3688:	42 17       	cp	r20, r18
    368a:	53 07       	cpc	r21, r19
    368c:	0c f4       	brge	.+2      	; 0x3690 <snprintf+0x54>
    368e:	9a 01       	movw	r18, r20
    3690:	f8 01       	movw	r30, r16
    3692:	e2 0f       	add	r30, r18
    3694:	f3 1f       	adc	r31, r19
    3696:	10 82       	st	Z, r1
    3698:	2e 96       	adiw	r28, 0x0e	; 14
    369a:	cd bf       	out	0x3d, r28	; 61
    369c:	de bf       	out	0x3e, r29	; 62
    369e:	df 91       	pop	r29
    36a0:	cf 91       	pop	r28
    36a2:	1f 91       	pop	r17
    36a4:	0f 91       	pop	r16
    36a6:	08 95       	ret

000036a8 <sprintf>:
    36a8:	0f 93       	push	r16
    36aa:	1f 93       	push	r17
    36ac:	cf 93       	push	r28
    36ae:	df 93       	push	r29
    36b0:	cd b7       	in	r28, 0x3d	; 61
    36b2:	de b7       	in	r29, 0x3e	; 62
    36b4:	2e 97       	sbiw	r28, 0x0e	; 14
    36b6:	cd bf       	out	0x3d, r28	; 61
    36b8:	de bf       	out	0x3e, r29	; 62
    36ba:	0e 89       	ldd	r16, Y+22	; 0x16
    36bc:	1f 89       	ldd	r17, Y+23	; 0x17
    36be:	86 e0       	ldi	r24, 0x06	; 6
    36c0:	8c 83       	std	Y+4, r24	; 0x04
    36c2:	09 83       	std	Y+1, r16	; 0x01
    36c4:	1a 83       	std	Y+2, r17	; 0x02
    36c6:	8f ef       	ldi	r24, 0xFF	; 255
    36c8:	9f e7       	ldi	r25, 0x7F	; 127
    36ca:	8d 83       	std	Y+5, r24	; 0x05
    36cc:	9e 83       	std	Y+6, r25	; 0x06
    36ce:	ae 01       	movw	r20, r28
    36d0:	46 5e       	subi	r20, 0xE6	; 230
    36d2:	5f 4f       	sbci	r21, 0xFF	; 255
    36d4:	68 8d       	ldd	r22, Y+24	; 0x18
    36d6:	79 8d       	ldd	r23, Y+25	; 0x19
    36d8:	ce 01       	movw	r24, r28
    36da:	01 96       	adiw	r24, 0x01	; 1
    36dc:	0d d0       	rcall	.+26     	; 0x36f8 <vfprintf>
    36de:	ef 81       	ldd	r30, Y+7	; 0x07
    36e0:	f8 85       	ldd	r31, Y+8	; 0x08
    36e2:	e0 0f       	add	r30, r16
    36e4:	f1 1f       	adc	r31, r17
    36e6:	10 82       	st	Z, r1
    36e8:	2e 96       	adiw	r28, 0x0e	; 14
    36ea:	cd bf       	out	0x3d, r28	; 61
    36ec:	de bf       	out	0x3e, r29	; 62
    36ee:	df 91       	pop	r29
    36f0:	cf 91       	pop	r28
    36f2:	1f 91       	pop	r17
    36f4:	0f 91       	pop	r16
    36f6:	08 95       	ret

000036f8 <vfprintf>:
    36f8:	2f 92       	push	r2
    36fa:	3f 92       	push	r3
    36fc:	4f 92       	push	r4
    36fe:	5f 92       	push	r5
    3700:	6f 92       	push	r6
    3702:	7f 92       	push	r7
    3704:	8f 92       	push	r8
    3706:	9f 92       	push	r9
    3708:	af 92       	push	r10
    370a:	bf 92       	push	r11
    370c:	cf 92       	push	r12
    370e:	df 92       	push	r13
    3710:	ef 92       	push	r14
    3712:	ff 92       	push	r15
    3714:	0f 93       	push	r16
    3716:	1f 93       	push	r17
    3718:	cf 93       	push	r28
    371a:	df 93       	push	r29
    371c:	cd b7       	in	r28, 0x3d	; 61
    371e:	de b7       	in	r29, 0x3e	; 62
    3720:	2b 97       	sbiw	r28, 0x0b	; 11
    3722:	cd bf       	out	0x3d, r28	; 61
    3724:	de bf       	out	0x3e, r29	; 62
    3726:	6c 01       	movw	r12, r24
    3728:	7b 01       	movw	r14, r22
    372a:	8a 01       	movw	r16, r20
    372c:	fc 01       	movw	r30, r24
    372e:	16 82       	std	Z+6, r1	; 0x06
    3730:	17 82       	std	Z+7, r1	; 0x07
    3732:	83 81       	ldd	r24, Z+3	; 0x03
    3734:	81 ff       	sbrs	r24, 1
    3736:	bf c1       	rjmp	.+894    	; 0x3ab6 <vfprintf+0x3be>
    3738:	ce 01       	movw	r24, r28
    373a:	01 96       	adiw	r24, 0x01	; 1
    373c:	3c 01       	movw	r6, r24
    373e:	f6 01       	movw	r30, r12
    3740:	93 81       	ldd	r25, Z+3	; 0x03
    3742:	f7 01       	movw	r30, r14
    3744:	93 fd       	sbrc	r25, 3
    3746:	85 91       	lpm	r24, Z+
    3748:	93 ff       	sbrs	r25, 3
    374a:	81 91       	ld	r24, Z+
    374c:	7f 01       	movw	r14, r30
    374e:	88 23       	and	r24, r24
    3750:	09 f4       	brne	.+2      	; 0x3754 <vfprintf+0x5c>
    3752:	ad c1       	rjmp	.+858    	; 0x3aae <vfprintf+0x3b6>
    3754:	85 32       	cpi	r24, 0x25	; 37
    3756:	39 f4       	brne	.+14     	; 0x3766 <vfprintf+0x6e>
    3758:	93 fd       	sbrc	r25, 3
    375a:	85 91       	lpm	r24, Z+
    375c:	93 ff       	sbrs	r25, 3
    375e:	81 91       	ld	r24, Z+
    3760:	7f 01       	movw	r14, r30
    3762:	85 32       	cpi	r24, 0x25	; 37
    3764:	21 f4       	brne	.+8      	; 0x376e <vfprintf+0x76>
    3766:	b6 01       	movw	r22, r12
    3768:	90 e0       	ldi	r25, 0x00	; 0
    376a:	d3 d1       	rcall	.+934    	; 0x3b12 <fputc>
    376c:	e8 cf       	rjmp	.-48     	; 0x373e <vfprintf+0x46>
    376e:	91 2c       	mov	r9, r1
    3770:	21 2c       	mov	r2, r1
    3772:	31 2c       	mov	r3, r1
    3774:	ff e1       	ldi	r31, 0x1F	; 31
    3776:	f3 15       	cp	r31, r3
    3778:	d8 f0       	brcs	.+54     	; 0x37b0 <vfprintf+0xb8>
    377a:	8b 32       	cpi	r24, 0x2B	; 43
    377c:	79 f0       	breq	.+30     	; 0x379c <vfprintf+0xa4>
    377e:	38 f4       	brcc	.+14     	; 0x378e <vfprintf+0x96>
    3780:	80 32       	cpi	r24, 0x20	; 32
    3782:	79 f0       	breq	.+30     	; 0x37a2 <vfprintf+0xaa>
    3784:	83 32       	cpi	r24, 0x23	; 35
    3786:	a1 f4       	brne	.+40     	; 0x37b0 <vfprintf+0xb8>
    3788:	23 2d       	mov	r18, r3
    378a:	20 61       	ori	r18, 0x10	; 16
    378c:	1d c0       	rjmp	.+58     	; 0x37c8 <vfprintf+0xd0>
    378e:	8d 32       	cpi	r24, 0x2D	; 45
    3790:	61 f0       	breq	.+24     	; 0x37aa <vfprintf+0xb2>
    3792:	80 33       	cpi	r24, 0x30	; 48
    3794:	69 f4       	brne	.+26     	; 0x37b0 <vfprintf+0xb8>
    3796:	23 2d       	mov	r18, r3
    3798:	21 60       	ori	r18, 0x01	; 1
    379a:	16 c0       	rjmp	.+44     	; 0x37c8 <vfprintf+0xd0>
    379c:	83 2d       	mov	r24, r3
    379e:	82 60       	ori	r24, 0x02	; 2
    37a0:	38 2e       	mov	r3, r24
    37a2:	e3 2d       	mov	r30, r3
    37a4:	e4 60       	ori	r30, 0x04	; 4
    37a6:	3e 2e       	mov	r3, r30
    37a8:	2a c0       	rjmp	.+84     	; 0x37fe <vfprintf+0x106>
    37aa:	f3 2d       	mov	r31, r3
    37ac:	f8 60       	ori	r31, 0x08	; 8
    37ae:	1d c0       	rjmp	.+58     	; 0x37ea <vfprintf+0xf2>
    37b0:	37 fc       	sbrc	r3, 7
    37b2:	2d c0       	rjmp	.+90     	; 0x380e <vfprintf+0x116>
    37b4:	20 ed       	ldi	r18, 0xD0	; 208
    37b6:	28 0f       	add	r18, r24
    37b8:	2a 30       	cpi	r18, 0x0A	; 10
    37ba:	40 f0       	brcs	.+16     	; 0x37cc <vfprintf+0xd4>
    37bc:	8e 32       	cpi	r24, 0x2E	; 46
    37be:	b9 f4       	brne	.+46     	; 0x37ee <vfprintf+0xf6>
    37c0:	36 fc       	sbrc	r3, 6
    37c2:	75 c1       	rjmp	.+746    	; 0x3aae <vfprintf+0x3b6>
    37c4:	23 2d       	mov	r18, r3
    37c6:	20 64       	ori	r18, 0x40	; 64
    37c8:	32 2e       	mov	r3, r18
    37ca:	19 c0       	rjmp	.+50     	; 0x37fe <vfprintf+0x106>
    37cc:	36 fe       	sbrs	r3, 6
    37ce:	06 c0       	rjmp	.+12     	; 0x37dc <vfprintf+0xe4>
    37d0:	8a e0       	ldi	r24, 0x0A	; 10
    37d2:	98 9e       	mul	r9, r24
    37d4:	20 0d       	add	r18, r0
    37d6:	11 24       	eor	r1, r1
    37d8:	92 2e       	mov	r9, r18
    37da:	11 c0       	rjmp	.+34     	; 0x37fe <vfprintf+0x106>
    37dc:	ea e0       	ldi	r30, 0x0A	; 10
    37de:	2e 9e       	mul	r2, r30
    37e0:	20 0d       	add	r18, r0
    37e2:	11 24       	eor	r1, r1
    37e4:	22 2e       	mov	r2, r18
    37e6:	f3 2d       	mov	r31, r3
    37e8:	f0 62       	ori	r31, 0x20	; 32
    37ea:	3f 2e       	mov	r3, r31
    37ec:	08 c0       	rjmp	.+16     	; 0x37fe <vfprintf+0x106>
    37ee:	8c 36       	cpi	r24, 0x6C	; 108
    37f0:	21 f4       	brne	.+8      	; 0x37fa <vfprintf+0x102>
    37f2:	83 2d       	mov	r24, r3
    37f4:	80 68       	ori	r24, 0x80	; 128
    37f6:	38 2e       	mov	r3, r24
    37f8:	02 c0       	rjmp	.+4      	; 0x37fe <vfprintf+0x106>
    37fa:	88 36       	cpi	r24, 0x68	; 104
    37fc:	41 f4       	brne	.+16     	; 0x380e <vfprintf+0x116>
    37fe:	f7 01       	movw	r30, r14
    3800:	93 fd       	sbrc	r25, 3
    3802:	85 91       	lpm	r24, Z+
    3804:	93 ff       	sbrs	r25, 3
    3806:	81 91       	ld	r24, Z+
    3808:	7f 01       	movw	r14, r30
    380a:	81 11       	cpse	r24, r1
    380c:	b3 cf       	rjmp	.-154    	; 0x3774 <vfprintf+0x7c>
    380e:	98 2f       	mov	r25, r24
    3810:	9f 7d       	andi	r25, 0xDF	; 223
    3812:	95 54       	subi	r25, 0x45	; 69
    3814:	93 30       	cpi	r25, 0x03	; 3
    3816:	28 f4       	brcc	.+10     	; 0x3822 <vfprintf+0x12a>
    3818:	0c 5f       	subi	r16, 0xFC	; 252
    381a:	1f 4f       	sbci	r17, 0xFF	; 255
    381c:	9f e3       	ldi	r25, 0x3F	; 63
    381e:	99 83       	std	Y+1, r25	; 0x01
    3820:	0d c0       	rjmp	.+26     	; 0x383c <vfprintf+0x144>
    3822:	83 36       	cpi	r24, 0x63	; 99
    3824:	31 f0       	breq	.+12     	; 0x3832 <vfprintf+0x13a>
    3826:	83 37       	cpi	r24, 0x73	; 115
    3828:	71 f0       	breq	.+28     	; 0x3846 <vfprintf+0x14e>
    382a:	83 35       	cpi	r24, 0x53	; 83
    382c:	09 f0       	breq	.+2      	; 0x3830 <vfprintf+0x138>
    382e:	55 c0       	rjmp	.+170    	; 0x38da <vfprintf+0x1e2>
    3830:	20 c0       	rjmp	.+64     	; 0x3872 <vfprintf+0x17a>
    3832:	f8 01       	movw	r30, r16
    3834:	80 81       	ld	r24, Z
    3836:	89 83       	std	Y+1, r24	; 0x01
    3838:	0e 5f       	subi	r16, 0xFE	; 254
    383a:	1f 4f       	sbci	r17, 0xFF	; 255
    383c:	88 24       	eor	r8, r8
    383e:	83 94       	inc	r8
    3840:	91 2c       	mov	r9, r1
    3842:	53 01       	movw	r10, r6
    3844:	12 c0       	rjmp	.+36     	; 0x386a <vfprintf+0x172>
    3846:	28 01       	movw	r4, r16
    3848:	f2 e0       	ldi	r31, 0x02	; 2
    384a:	4f 0e       	add	r4, r31
    384c:	51 1c       	adc	r5, r1
    384e:	f8 01       	movw	r30, r16
    3850:	a0 80       	ld	r10, Z
    3852:	b1 80       	ldd	r11, Z+1	; 0x01
    3854:	36 fe       	sbrs	r3, 6
    3856:	03 c0       	rjmp	.+6      	; 0x385e <vfprintf+0x166>
    3858:	69 2d       	mov	r22, r9
    385a:	70 e0       	ldi	r23, 0x00	; 0
    385c:	02 c0       	rjmp	.+4      	; 0x3862 <vfprintf+0x16a>
    385e:	6f ef       	ldi	r22, 0xFF	; 255
    3860:	7f ef       	ldi	r23, 0xFF	; 255
    3862:	c5 01       	movw	r24, r10
    3864:	4b d1       	rcall	.+662    	; 0x3afc <strnlen>
    3866:	4c 01       	movw	r8, r24
    3868:	82 01       	movw	r16, r4
    386a:	f3 2d       	mov	r31, r3
    386c:	ff 77       	andi	r31, 0x7F	; 127
    386e:	3f 2e       	mov	r3, r31
    3870:	15 c0       	rjmp	.+42     	; 0x389c <vfprintf+0x1a4>
    3872:	28 01       	movw	r4, r16
    3874:	22 e0       	ldi	r18, 0x02	; 2
    3876:	42 0e       	add	r4, r18
    3878:	51 1c       	adc	r5, r1
    387a:	f8 01       	movw	r30, r16
    387c:	a0 80       	ld	r10, Z
    387e:	b1 80       	ldd	r11, Z+1	; 0x01
    3880:	36 fe       	sbrs	r3, 6
    3882:	03 c0       	rjmp	.+6      	; 0x388a <vfprintf+0x192>
    3884:	69 2d       	mov	r22, r9
    3886:	70 e0       	ldi	r23, 0x00	; 0
    3888:	02 c0       	rjmp	.+4      	; 0x388e <vfprintf+0x196>
    388a:	6f ef       	ldi	r22, 0xFF	; 255
    388c:	7f ef       	ldi	r23, 0xFF	; 255
    388e:	c5 01       	movw	r24, r10
    3890:	2a d1       	rcall	.+596    	; 0x3ae6 <strnlen_P>
    3892:	4c 01       	movw	r8, r24
    3894:	f3 2d       	mov	r31, r3
    3896:	f0 68       	ori	r31, 0x80	; 128
    3898:	3f 2e       	mov	r3, r31
    389a:	82 01       	movw	r16, r4
    389c:	33 fc       	sbrc	r3, 3
    389e:	19 c0       	rjmp	.+50     	; 0x38d2 <vfprintf+0x1da>
    38a0:	82 2d       	mov	r24, r2
    38a2:	90 e0       	ldi	r25, 0x00	; 0
    38a4:	88 16       	cp	r8, r24
    38a6:	99 06       	cpc	r9, r25
    38a8:	a0 f4       	brcc	.+40     	; 0x38d2 <vfprintf+0x1da>
    38aa:	b6 01       	movw	r22, r12
    38ac:	80 e2       	ldi	r24, 0x20	; 32
    38ae:	90 e0       	ldi	r25, 0x00	; 0
    38b0:	30 d1       	rcall	.+608    	; 0x3b12 <fputc>
    38b2:	2a 94       	dec	r2
    38b4:	f5 cf       	rjmp	.-22     	; 0x38a0 <vfprintf+0x1a8>
    38b6:	f5 01       	movw	r30, r10
    38b8:	37 fc       	sbrc	r3, 7
    38ba:	85 91       	lpm	r24, Z+
    38bc:	37 fe       	sbrs	r3, 7
    38be:	81 91       	ld	r24, Z+
    38c0:	5f 01       	movw	r10, r30
    38c2:	b6 01       	movw	r22, r12
    38c4:	90 e0       	ldi	r25, 0x00	; 0
    38c6:	25 d1       	rcall	.+586    	; 0x3b12 <fputc>
    38c8:	21 10       	cpse	r2, r1
    38ca:	2a 94       	dec	r2
    38cc:	21 e0       	ldi	r18, 0x01	; 1
    38ce:	82 1a       	sub	r8, r18
    38d0:	91 08       	sbc	r9, r1
    38d2:	81 14       	cp	r8, r1
    38d4:	91 04       	cpc	r9, r1
    38d6:	79 f7       	brne	.-34     	; 0x38b6 <vfprintf+0x1be>
    38d8:	e1 c0       	rjmp	.+450    	; 0x3a9c <vfprintf+0x3a4>
    38da:	84 36       	cpi	r24, 0x64	; 100
    38dc:	11 f0       	breq	.+4      	; 0x38e2 <vfprintf+0x1ea>
    38de:	89 36       	cpi	r24, 0x69	; 105
    38e0:	39 f5       	brne	.+78     	; 0x3930 <vfprintf+0x238>
    38e2:	f8 01       	movw	r30, r16
    38e4:	37 fe       	sbrs	r3, 7
    38e6:	07 c0       	rjmp	.+14     	; 0x38f6 <vfprintf+0x1fe>
    38e8:	60 81       	ld	r22, Z
    38ea:	71 81       	ldd	r23, Z+1	; 0x01
    38ec:	82 81       	ldd	r24, Z+2	; 0x02
    38ee:	93 81       	ldd	r25, Z+3	; 0x03
    38f0:	0c 5f       	subi	r16, 0xFC	; 252
    38f2:	1f 4f       	sbci	r17, 0xFF	; 255
    38f4:	08 c0       	rjmp	.+16     	; 0x3906 <vfprintf+0x20e>
    38f6:	60 81       	ld	r22, Z
    38f8:	71 81       	ldd	r23, Z+1	; 0x01
    38fa:	07 2e       	mov	r0, r23
    38fc:	00 0c       	add	r0, r0
    38fe:	88 0b       	sbc	r24, r24
    3900:	99 0b       	sbc	r25, r25
    3902:	0e 5f       	subi	r16, 0xFE	; 254
    3904:	1f 4f       	sbci	r17, 0xFF	; 255
    3906:	f3 2d       	mov	r31, r3
    3908:	ff 76       	andi	r31, 0x6F	; 111
    390a:	3f 2e       	mov	r3, r31
    390c:	97 ff       	sbrs	r25, 7
    390e:	09 c0       	rjmp	.+18     	; 0x3922 <vfprintf+0x22a>
    3910:	90 95       	com	r25
    3912:	80 95       	com	r24
    3914:	70 95       	com	r23
    3916:	61 95       	neg	r22
    3918:	7f 4f       	sbci	r23, 0xFF	; 255
    391a:	8f 4f       	sbci	r24, 0xFF	; 255
    391c:	9f 4f       	sbci	r25, 0xFF	; 255
    391e:	f0 68       	ori	r31, 0x80	; 128
    3920:	3f 2e       	mov	r3, r31
    3922:	2a e0       	ldi	r18, 0x0A	; 10
    3924:	30 e0       	ldi	r19, 0x00	; 0
    3926:	a3 01       	movw	r20, r6
    3928:	30 d1       	rcall	.+608    	; 0x3b8a <__ultoa_invert>
    392a:	88 2e       	mov	r8, r24
    392c:	86 18       	sub	r8, r6
    392e:	44 c0       	rjmp	.+136    	; 0x39b8 <vfprintf+0x2c0>
    3930:	85 37       	cpi	r24, 0x75	; 117
    3932:	31 f4       	brne	.+12     	; 0x3940 <vfprintf+0x248>
    3934:	23 2d       	mov	r18, r3
    3936:	2f 7e       	andi	r18, 0xEF	; 239
    3938:	b2 2e       	mov	r11, r18
    393a:	2a e0       	ldi	r18, 0x0A	; 10
    393c:	30 e0       	ldi	r19, 0x00	; 0
    393e:	25 c0       	rjmp	.+74     	; 0x398a <vfprintf+0x292>
    3940:	93 2d       	mov	r25, r3
    3942:	99 7f       	andi	r25, 0xF9	; 249
    3944:	b9 2e       	mov	r11, r25
    3946:	8f 36       	cpi	r24, 0x6F	; 111
    3948:	c1 f0       	breq	.+48     	; 0x397a <vfprintf+0x282>
    394a:	18 f4       	brcc	.+6      	; 0x3952 <vfprintf+0x25a>
    394c:	88 35       	cpi	r24, 0x58	; 88
    394e:	79 f0       	breq	.+30     	; 0x396e <vfprintf+0x276>
    3950:	ae c0       	rjmp	.+348    	; 0x3aae <vfprintf+0x3b6>
    3952:	80 37       	cpi	r24, 0x70	; 112
    3954:	19 f0       	breq	.+6      	; 0x395c <vfprintf+0x264>
    3956:	88 37       	cpi	r24, 0x78	; 120
    3958:	21 f0       	breq	.+8      	; 0x3962 <vfprintf+0x26a>
    395a:	a9 c0       	rjmp	.+338    	; 0x3aae <vfprintf+0x3b6>
    395c:	e9 2f       	mov	r30, r25
    395e:	e0 61       	ori	r30, 0x10	; 16
    3960:	be 2e       	mov	r11, r30
    3962:	b4 fe       	sbrs	r11, 4
    3964:	0d c0       	rjmp	.+26     	; 0x3980 <vfprintf+0x288>
    3966:	fb 2d       	mov	r31, r11
    3968:	f4 60       	ori	r31, 0x04	; 4
    396a:	bf 2e       	mov	r11, r31
    396c:	09 c0       	rjmp	.+18     	; 0x3980 <vfprintf+0x288>
    396e:	34 fe       	sbrs	r3, 4
    3970:	0a c0       	rjmp	.+20     	; 0x3986 <vfprintf+0x28e>
    3972:	29 2f       	mov	r18, r25
    3974:	26 60       	ori	r18, 0x06	; 6
    3976:	b2 2e       	mov	r11, r18
    3978:	06 c0       	rjmp	.+12     	; 0x3986 <vfprintf+0x28e>
    397a:	28 e0       	ldi	r18, 0x08	; 8
    397c:	30 e0       	ldi	r19, 0x00	; 0
    397e:	05 c0       	rjmp	.+10     	; 0x398a <vfprintf+0x292>
    3980:	20 e1       	ldi	r18, 0x10	; 16
    3982:	30 e0       	ldi	r19, 0x00	; 0
    3984:	02 c0       	rjmp	.+4      	; 0x398a <vfprintf+0x292>
    3986:	20 e1       	ldi	r18, 0x10	; 16
    3988:	32 e0       	ldi	r19, 0x02	; 2
    398a:	f8 01       	movw	r30, r16
    398c:	b7 fe       	sbrs	r11, 7
    398e:	07 c0       	rjmp	.+14     	; 0x399e <vfprintf+0x2a6>
    3990:	60 81       	ld	r22, Z
    3992:	71 81       	ldd	r23, Z+1	; 0x01
    3994:	82 81       	ldd	r24, Z+2	; 0x02
    3996:	93 81       	ldd	r25, Z+3	; 0x03
    3998:	0c 5f       	subi	r16, 0xFC	; 252
    399a:	1f 4f       	sbci	r17, 0xFF	; 255
    399c:	06 c0       	rjmp	.+12     	; 0x39aa <vfprintf+0x2b2>
    399e:	60 81       	ld	r22, Z
    39a0:	71 81       	ldd	r23, Z+1	; 0x01
    39a2:	80 e0       	ldi	r24, 0x00	; 0
    39a4:	90 e0       	ldi	r25, 0x00	; 0
    39a6:	0e 5f       	subi	r16, 0xFE	; 254
    39a8:	1f 4f       	sbci	r17, 0xFF	; 255
    39aa:	a3 01       	movw	r20, r6
    39ac:	ee d0       	rcall	.+476    	; 0x3b8a <__ultoa_invert>
    39ae:	88 2e       	mov	r8, r24
    39b0:	86 18       	sub	r8, r6
    39b2:	fb 2d       	mov	r31, r11
    39b4:	ff 77       	andi	r31, 0x7F	; 127
    39b6:	3f 2e       	mov	r3, r31
    39b8:	36 fe       	sbrs	r3, 6
    39ba:	0d c0       	rjmp	.+26     	; 0x39d6 <vfprintf+0x2de>
    39bc:	23 2d       	mov	r18, r3
    39be:	2e 7f       	andi	r18, 0xFE	; 254
    39c0:	a2 2e       	mov	r10, r18
    39c2:	89 14       	cp	r8, r9
    39c4:	58 f4       	brcc	.+22     	; 0x39dc <vfprintf+0x2e4>
    39c6:	34 fe       	sbrs	r3, 4
    39c8:	0b c0       	rjmp	.+22     	; 0x39e0 <vfprintf+0x2e8>
    39ca:	32 fc       	sbrc	r3, 2
    39cc:	09 c0       	rjmp	.+18     	; 0x39e0 <vfprintf+0x2e8>
    39ce:	83 2d       	mov	r24, r3
    39d0:	8e 7e       	andi	r24, 0xEE	; 238
    39d2:	a8 2e       	mov	r10, r24
    39d4:	05 c0       	rjmp	.+10     	; 0x39e0 <vfprintf+0x2e8>
    39d6:	b8 2c       	mov	r11, r8
    39d8:	a3 2c       	mov	r10, r3
    39da:	03 c0       	rjmp	.+6      	; 0x39e2 <vfprintf+0x2ea>
    39dc:	b8 2c       	mov	r11, r8
    39de:	01 c0       	rjmp	.+2      	; 0x39e2 <vfprintf+0x2ea>
    39e0:	b9 2c       	mov	r11, r9
    39e2:	a4 fe       	sbrs	r10, 4
    39e4:	0f c0       	rjmp	.+30     	; 0x3a04 <vfprintf+0x30c>
    39e6:	fe 01       	movw	r30, r28
    39e8:	e8 0d       	add	r30, r8
    39ea:	f1 1d       	adc	r31, r1
    39ec:	80 81       	ld	r24, Z
    39ee:	80 33       	cpi	r24, 0x30	; 48
    39f0:	21 f4       	brne	.+8      	; 0x39fa <vfprintf+0x302>
    39f2:	9a 2d       	mov	r25, r10
    39f4:	99 7e       	andi	r25, 0xE9	; 233
    39f6:	a9 2e       	mov	r10, r25
    39f8:	09 c0       	rjmp	.+18     	; 0x3a0c <vfprintf+0x314>
    39fa:	a2 fe       	sbrs	r10, 2
    39fc:	06 c0       	rjmp	.+12     	; 0x3a0a <vfprintf+0x312>
    39fe:	b3 94       	inc	r11
    3a00:	b3 94       	inc	r11
    3a02:	04 c0       	rjmp	.+8      	; 0x3a0c <vfprintf+0x314>
    3a04:	8a 2d       	mov	r24, r10
    3a06:	86 78       	andi	r24, 0x86	; 134
    3a08:	09 f0       	breq	.+2      	; 0x3a0c <vfprintf+0x314>
    3a0a:	b3 94       	inc	r11
    3a0c:	a3 fc       	sbrc	r10, 3
    3a0e:	10 c0       	rjmp	.+32     	; 0x3a30 <vfprintf+0x338>
    3a10:	a0 fe       	sbrs	r10, 0
    3a12:	06 c0       	rjmp	.+12     	; 0x3a20 <vfprintf+0x328>
    3a14:	b2 14       	cp	r11, r2
    3a16:	80 f4       	brcc	.+32     	; 0x3a38 <vfprintf+0x340>
    3a18:	28 0c       	add	r2, r8
    3a1a:	92 2c       	mov	r9, r2
    3a1c:	9b 18       	sub	r9, r11
    3a1e:	0d c0       	rjmp	.+26     	; 0x3a3a <vfprintf+0x342>
    3a20:	b2 14       	cp	r11, r2
    3a22:	58 f4       	brcc	.+22     	; 0x3a3a <vfprintf+0x342>
    3a24:	b6 01       	movw	r22, r12
    3a26:	80 e2       	ldi	r24, 0x20	; 32
    3a28:	90 e0       	ldi	r25, 0x00	; 0
    3a2a:	73 d0       	rcall	.+230    	; 0x3b12 <fputc>
    3a2c:	b3 94       	inc	r11
    3a2e:	f8 cf       	rjmp	.-16     	; 0x3a20 <vfprintf+0x328>
    3a30:	b2 14       	cp	r11, r2
    3a32:	18 f4       	brcc	.+6      	; 0x3a3a <vfprintf+0x342>
    3a34:	2b 18       	sub	r2, r11
    3a36:	02 c0       	rjmp	.+4      	; 0x3a3c <vfprintf+0x344>
    3a38:	98 2c       	mov	r9, r8
    3a3a:	21 2c       	mov	r2, r1
    3a3c:	a4 fe       	sbrs	r10, 4
    3a3e:	0f c0       	rjmp	.+30     	; 0x3a5e <vfprintf+0x366>
    3a40:	b6 01       	movw	r22, r12
    3a42:	80 e3       	ldi	r24, 0x30	; 48
    3a44:	90 e0       	ldi	r25, 0x00	; 0
    3a46:	65 d0       	rcall	.+202    	; 0x3b12 <fputc>
    3a48:	a2 fe       	sbrs	r10, 2
    3a4a:	16 c0       	rjmp	.+44     	; 0x3a78 <vfprintf+0x380>
    3a4c:	a1 fc       	sbrc	r10, 1
    3a4e:	03 c0       	rjmp	.+6      	; 0x3a56 <vfprintf+0x35e>
    3a50:	88 e7       	ldi	r24, 0x78	; 120
    3a52:	90 e0       	ldi	r25, 0x00	; 0
    3a54:	02 c0       	rjmp	.+4      	; 0x3a5a <vfprintf+0x362>
    3a56:	88 e5       	ldi	r24, 0x58	; 88
    3a58:	90 e0       	ldi	r25, 0x00	; 0
    3a5a:	b6 01       	movw	r22, r12
    3a5c:	0c c0       	rjmp	.+24     	; 0x3a76 <vfprintf+0x37e>
    3a5e:	8a 2d       	mov	r24, r10
    3a60:	86 78       	andi	r24, 0x86	; 134
    3a62:	51 f0       	breq	.+20     	; 0x3a78 <vfprintf+0x380>
    3a64:	a1 fe       	sbrs	r10, 1
    3a66:	02 c0       	rjmp	.+4      	; 0x3a6c <vfprintf+0x374>
    3a68:	8b e2       	ldi	r24, 0x2B	; 43
    3a6a:	01 c0       	rjmp	.+2      	; 0x3a6e <vfprintf+0x376>
    3a6c:	80 e2       	ldi	r24, 0x20	; 32
    3a6e:	a7 fc       	sbrc	r10, 7
    3a70:	8d e2       	ldi	r24, 0x2D	; 45
    3a72:	b6 01       	movw	r22, r12
    3a74:	90 e0       	ldi	r25, 0x00	; 0
    3a76:	4d d0       	rcall	.+154    	; 0x3b12 <fputc>
    3a78:	89 14       	cp	r8, r9
    3a7a:	30 f4       	brcc	.+12     	; 0x3a88 <vfprintf+0x390>
    3a7c:	b6 01       	movw	r22, r12
    3a7e:	80 e3       	ldi	r24, 0x30	; 48
    3a80:	90 e0       	ldi	r25, 0x00	; 0
    3a82:	47 d0       	rcall	.+142    	; 0x3b12 <fputc>
    3a84:	9a 94       	dec	r9
    3a86:	f8 cf       	rjmp	.-16     	; 0x3a78 <vfprintf+0x380>
    3a88:	8a 94       	dec	r8
    3a8a:	f3 01       	movw	r30, r6
    3a8c:	e8 0d       	add	r30, r8
    3a8e:	f1 1d       	adc	r31, r1
    3a90:	80 81       	ld	r24, Z
    3a92:	b6 01       	movw	r22, r12
    3a94:	90 e0       	ldi	r25, 0x00	; 0
    3a96:	3d d0       	rcall	.+122    	; 0x3b12 <fputc>
    3a98:	81 10       	cpse	r8, r1
    3a9a:	f6 cf       	rjmp	.-20     	; 0x3a88 <vfprintf+0x390>
    3a9c:	22 20       	and	r2, r2
    3a9e:	09 f4       	brne	.+2      	; 0x3aa2 <vfprintf+0x3aa>
    3aa0:	4e ce       	rjmp	.-868    	; 0x373e <vfprintf+0x46>
    3aa2:	b6 01       	movw	r22, r12
    3aa4:	80 e2       	ldi	r24, 0x20	; 32
    3aa6:	90 e0       	ldi	r25, 0x00	; 0
    3aa8:	34 d0       	rcall	.+104    	; 0x3b12 <fputc>
    3aaa:	2a 94       	dec	r2
    3aac:	f7 cf       	rjmp	.-18     	; 0x3a9c <vfprintf+0x3a4>
    3aae:	f6 01       	movw	r30, r12
    3ab0:	86 81       	ldd	r24, Z+6	; 0x06
    3ab2:	97 81       	ldd	r25, Z+7	; 0x07
    3ab4:	02 c0       	rjmp	.+4      	; 0x3aba <vfprintf+0x3c2>
    3ab6:	8f ef       	ldi	r24, 0xFF	; 255
    3ab8:	9f ef       	ldi	r25, 0xFF	; 255
    3aba:	2b 96       	adiw	r28, 0x0b	; 11
    3abc:	cd bf       	out	0x3d, r28	; 61
    3abe:	de bf       	out	0x3e, r29	; 62
    3ac0:	df 91       	pop	r29
    3ac2:	cf 91       	pop	r28
    3ac4:	1f 91       	pop	r17
    3ac6:	0f 91       	pop	r16
    3ac8:	ff 90       	pop	r15
    3aca:	ef 90       	pop	r14
    3acc:	df 90       	pop	r13
    3ace:	cf 90       	pop	r12
    3ad0:	bf 90       	pop	r11
    3ad2:	af 90       	pop	r10
    3ad4:	9f 90       	pop	r9
    3ad6:	8f 90       	pop	r8
    3ad8:	7f 90       	pop	r7
    3ada:	6f 90       	pop	r6
    3adc:	5f 90       	pop	r5
    3ade:	4f 90       	pop	r4
    3ae0:	3f 90       	pop	r3
    3ae2:	2f 90       	pop	r2
    3ae4:	08 95       	ret

00003ae6 <strnlen_P>:
    3ae6:	fc 01       	movw	r30, r24
    3ae8:	05 90       	lpm	r0, Z+
    3aea:	61 50       	subi	r22, 0x01	; 1
    3aec:	70 40       	sbci	r23, 0x00	; 0
    3aee:	01 10       	cpse	r0, r1
    3af0:	d8 f7       	brcc	.-10     	; 0x3ae8 <strnlen_P+0x2>
    3af2:	80 95       	com	r24
    3af4:	90 95       	com	r25
    3af6:	8e 0f       	add	r24, r30
    3af8:	9f 1f       	adc	r25, r31
    3afa:	08 95       	ret

00003afc <strnlen>:
    3afc:	fc 01       	movw	r30, r24
    3afe:	61 50       	subi	r22, 0x01	; 1
    3b00:	70 40       	sbci	r23, 0x00	; 0
    3b02:	01 90       	ld	r0, Z+
    3b04:	01 10       	cpse	r0, r1
    3b06:	d8 f7       	brcc	.-10     	; 0x3afe <strnlen+0x2>
    3b08:	80 95       	com	r24
    3b0a:	90 95       	com	r25
    3b0c:	8e 0f       	add	r24, r30
    3b0e:	9f 1f       	adc	r25, r31
    3b10:	08 95       	ret

00003b12 <fputc>:
    3b12:	0f 93       	push	r16
    3b14:	1f 93       	push	r17
    3b16:	cf 93       	push	r28
    3b18:	df 93       	push	r29
    3b1a:	fb 01       	movw	r30, r22
    3b1c:	23 81       	ldd	r18, Z+3	; 0x03
    3b1e:	21 fd       	sbrc	r18, 1
    3b20:	03 c0       	rjmp	.+6      	; 0x3b28 <fputc+0x16>
    3b22:	8f ef       	ldi	r24, 0xFF	; 255
    3b24:	9f ef       	ldi	r25, 0xFF	; 255
    3b26:	2c c0       	rjmp	.+88     	; 0x3b80 <fputc+0x6e>
    3b28:	22 ff       	sbrs	r18, 2
    3b2a:	16 c0       	rjmp	.+44     	; 0x3b58 <fputc+0x46>
    3b2c:	46 81       	ldd	r20, Z+6	; 0x06
    3b2e:	57 81       	ldd	r21, Z+7	; 0x07
    3b30:	24 81       	ldd	r18, Z+4	; 0x04
    3b32:	35 81       	ldd	r19, Z+5	; 0x05
    3b34:	42 17       	cp	r20, r18
    3b36:	53 07       	cpc	r21, r19
    3b38:	44 f4       	brge	.+16     	; 0x3b4a <fputc+0x38>
    3b3a:	a0 81       	ld	r26, Z
    3b3c:	b1 81       	ldd	r27, Z+1	; 0x01
    3b3e:	9d 01       	movw	r18, r26
    3b40:	2f 5f       	subi	r18, 0xFF	; 255
    3b42:	3f 4f       	sbci	r19, 0xFF	; 255
    3b44:	20 83       	st	Z, r18
    3b46:	31 83       	std	Z+1, r19	; 0x01
    3b48:	8c 93       	st	X, r24
    3b4a:	26 81       	ldd	r18, Z+6	; 0x06
    3b4c:	37 81       	ldd	r19, Z+7	; 0x07
    3b4e:	2f 5f       	subi	r18, 0xFF	; 255
    3b50:	3f 4f       	sbci	r19, 0xFF	; 255
    3b52:	26 83       	std	Z+6, r18	; 0x06
    3b54:	37 83       	std	Z+7, r19	; 0x07
    3b56:	14 c0       	rjmp	.+40     	; 0x3b80 <fputc+0x6e>
    3b58:	8b 01       	movw	r16, r22
    3b5a:	ec 01       	movw	r28, r24
    3b5c:	fb 01       	movw	r30, r22
    3b5e:	00 84       	ldd	r0, Z+8	; 0x08
    3b60:	f1 85       	ldd	r31, Z+9	; 0x09
    3b62:	e0 2d       	mov	r30, r0
    3b64:	19 95       	eicall
    3b66:	89 2b       	or	r24, r25
    3b68:	e1 f6       	brne	.-72     	; 0x3b22 <fputc+0x10>
    3b6a:	d8 01       	movw	r26, r16
    3b6c:	16 96       	adiw	r26, 0x06	; 6
    3b6e:	8d 91       	ld	r24, X+
    3b70:	9c 91       	ld	r25, X
    3b72:	17 97       	sbiw	r26, 0x07	; 7
    3b74:	01 96       	adiw	r24, 0x01	; 1
    3b76:	16 96       	adiw	r26, 0x06	; 6
    3b78:	8d 93       	st	X+, r24
    3b7a:	9c 93       	st	X, r25
    3b7c:	17 97       	sbiw	r26, 0x07	; 7
    3b7e:	ce 01       	movw	r24, r28
    3b80:	df 91       	pop	r29
    3b82:	cf 91       	pop	r28
    3b84:	1f 91       	pop	r17
    3b86:	0f 91       	pop	r16
    3b88:	08 95       	ret

00003b8a <__ultoa_invert>:
    3b8a:	fa 01       	movw	r30, r20
    3b8c:	aa 27       	eor	r26, r26
    3b8e:	28 30       	cpi	r18, 0x08	; 8
    3b90:	51 f1       	breq	.+84     	; 0x3be6 <__ultoa_invert+0x5c>
    3b92:	20 31       	cpi	r18, 0x10	; 16
    3b94:	81 f1       	breq	.+96     	; 0x3bf6 <__ultoa_invert+0x6c>
    3b96:	e8 94       	clt
    3b98:	6f 93       	push	r22
    3b9a:	6e 7f       	andi	r22, 0xFE	; 254
    3b9c:	6e 5f       	subi	r22, 0xFE	; 254
    3b9e:	7f 4f       	sbci	r23, 0xFF	; 255
    3ba0:	8f 4f       	sbci	r24, 0xFF	; 255
    3ba2:	9f 4f       	sbci	r25, 0xFF	; 255
    3ba4:	af 4f       	sbci	r26, 0xFF	; 255
    3ba6:	b1 e0       	ldi	r27, 0x01	; 1
    3ba8:	3e d0       	rcall	.+124    	; 0x3c26 <__ultoa_invert+0x9c>
    3baa:	b4 e0       	ldi	r27, 0x04	; 4
    3bac:	3c d0       	rcall	.+120    	; 0x3c26 <__ultoa_invert+0x9c>
    3bae:	67 0f       	add	r22, r23
    3bb0:	78 1f       	adc	r23, r24
    3bb2:	89 1f       	adc	r24, r25
    3bb4:	9a 1f       	adc	r25, r26
    3bb6:	a1 1d       	adc	r26, r1
    3bb8:	68 0f       	add	r22, r24
    3bba:	79 1f       	adc	r23, r25
    3bbc:	8a 1f       	adc	r24, r26
    3bbe:	91 1d       	adc	r25, r1
    3bc0:	a1 1d       	adc	r26, r1
    3bc2:	6a 0f       	add	r22, r26
    3bc4:	71 1d       	adc	r23, r1
    3bc6:	81 1d       	adc	r24, r1
    3bc8:	91 1d       	adc	r25, r1
    3bca:	a1 1d       	adc	r26, r1
    3bcc:	20 d0       	rcall	.+64     	; 0x3c0e <__ultoa_invert+0x84>
    3bce:	09 f4       	brne	.+2      	; 0x3bd2 <__ultoa_invert+0x48>
    3bd0:	68 94       	set
    3bd2:	3f 91       	pop	r19
    3bd4:	2a e0       	ldi	r18, 0x0A	; 10
    3bd6:	26 9f       	mul	r18, r22
    3bd8:	11 24       	eor	r1, r1
    3bda:	30 19       	sub	r19, r0
    3bdc:	30 5d       	subi	r19, 0xD0	; 208
    3bde:	31 93       	st	Z+, r19
    3be0:	de f6       	brtc	.-74     	; 0x3b98 <__ultoa_invert+0xe>
    3be2:	cf 01       	movw	r24, r30
    3be4:	08 95       	ret
    3be6:	46 2f       	mov	r20, r22
    3be8:	47 70       	andi	r20, 0x07	; 7
    3bea:	40 5d       	subi	r20, 0xD0	; 208
    3bec:	41 93       	st	Z+, r20
    3bee:	b3 e0       	ldi	r27, 0x03	; 3
    3bf0:	0f d0       	rcall	.+30     	; 0x3c10 <__ultoa_invert+0x86>
    3bf2:	c9 f7       	brne	.-14     	; 0x3be6 <__ultoa_invert+0x5c>
    3bf4:	f6 cf       	rjmp	.-20     	; 0x3be2 <__ultoa_invert+0x58>
    3bf6:	46 2f       	mov	r20, r22
    3bf8:	4f 70       	andi	r20, 0x0F	; 15
    3bfa:	40 5d       	subi	r20, 0xD0	; 208
    3bfc:	4a 33       	cpi	r20, 0x3A	; 58
    3bfe:	18 f0       	brcs	.+6      	; 0x3c06 <__ultoa_invert+0x7c>
    3c00:	49 5d       	subi	r20, 0xD9	; 217
    3c02:	31 fd       	sbrc	r19, 1
    3c04:	40 52       	subi	r20, 0x20	; 32
    3c06:	41 93       	st	Z+, r20
    3c08:	02 d0       	rcall	.+4      	; 0x3c0e <__ultoa_invert+0x84>
    3c0a:	a9 f7       	brne	.-22     	; 0x3bf6 <__ultoa_invert+0x6c>
    3c0c:	ea cf       	rjmp	.-44     	; 0x3be2 <__ultoa_invert+0x58>
    3c0e:	b4 e0       	ldi	r27, 0x04	; 4
    3c10:	a6 95       	lsr	r26
    3c12:	97 95       	ror	r25
    3c14:	87 95       	ror	r24
    3c16:	77 95       	ror	r23
    3c18:	67 95       	ror	r22
    3c1a:	ba 95       	dec	r27
    3c1c:	c9 f7       	brne	.-14     	; 0x3c10 <__ultoa_invert+0x86>
    3c1e:	00 97       	sbiw	r24, 0x00	; 0
    3c20:	61 05       	cpc	r22, r1
    3c22:	71 05       	cpc	r23, r1
    3c24:	08 95       	ret
    3c26:	9b 01       	movw	r18, r22
    3c28:	ac 01       	movw	r20, r24
    3c2a:	0a 2e       	mov	r0, r26
    3c2c:	06 94       	lsr	r0
    3c2e:	57 95       	ror	r21
    3c30:	47 95       	ror	r20
    3c32:	37 95       	ror	r19
    3c34:	27 95       	ror	r18
    3c36:	ba 95       	dec	r27
    3c38:	c9 f7       	brne	.-14     	; 0x3c2c <__ultoa_invert+0xa2>
    3c3a:	62 0f       	add	r22, r18
    3c3c:	73 1f       	adc	r23, r19
    3c3e:	84 1f       	adc	r24, r20
    3c40:	95 1f       	adc	r25, r21
    3c42:	a0 1d       	adc	r26, r0
    3c44:	08 95       	ret

00003c46 <_exit>:
    3c46:	f8 94       	cli

00003c48 <__stop_program>:
    3c48:	ff cf       	rjmp	.-2      	; 0x3c48 <__stop_program>
