Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,1256
design__instance__area,9724.33
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,8
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.000516568950843066
power__switching__total,0.00027142834733240306
power__leakage__total,1.0852202692035462E-8
power__total,0.0007880080956965685
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.29644151861194584
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2956384942755234
timing__hold__ws__corner:nom_tt_025C_1v80,0.3212286083609344
timing__setup__ws__corner:nom_tt_025C_1v80,3.176643038529514
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.321229
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,6.154613
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,7
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,8
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2959194917310032
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.29402678346509276
timing__hold__ws__corner:nom_ss_100C_1v60,0.8593477284114629
timing__setup__ws__corner:nom_ss_100C_1v60,0.6409930545555839
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.859348
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,2.772122
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,8
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.28668634944115257
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.28651315464441274
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1184323783675702
timing__setup__ws__corner:nom_ff_n40C_1v95,4.152609040835003
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118432
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,7.418178
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,7
design__max_fanout_violation__count,8
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2823092395316235
clock__skew__worst_setup,0.2819566326890302
timing__hold__ws,0.1145927829506154
timing__setup__ws,0.5857625661429263
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114593
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.605622
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1256
design__instance__area__stdcell,9724.33
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.589592
design__instance__utilization__stdcell,0.589592
design__instance__count__class:buffer,7
design__instance__count__class:inverter,27
design__instance__count__class:sequential_cell,146
design__instance__count__class:multi_input_combinational_cell,620
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1042
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,18587
design__violations,0
design__instance__count__class:timing_repair_buffer,131
design__instance__count__class:clock_buffer,17
design__instance__count__class:clock_inverter,83
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,66
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1036
route__net__special,2
route__drc_errors__iter:1,450
route__wirelength__iter:1,21671
route__drc_errors__iter:2,216
route__wirelength__iter:2,21494
route__drc_errors__iter:3,141
route__wirelength__iter:3,21384
route__drc_errors__iter:4,13
route__wirelength__iter:4,21346
route__drc_errors__iter:5,0
route__wirelength__iter:5,21345
route__drc_errors,0
route__wirelength,21345
route__vias,7184
route__vias__singlecut,7184
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,291.3
timing__unannotated_net__count__corner:nom_tt_025C_1v80,30
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,30
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,30
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,8
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.289070969787611
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2884216558332951
timing__hold__ws__corner:min_tt_025C_1v80,0.3177223574165509
timing__setup__ws__corner:min_tt_025C_1v80,3.2110297551991467
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.317722
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,6.248111
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,30
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,8
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2866116036739057
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.28496580901565516
timing__hold__ws__corner:min_ss_100C_1v60,0.8531841030713322
timing__setup__ws__corner:min_ss_100C_1v60,0.7067875373909247
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.853184
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,2.935594
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,30
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,8
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2823092395316235
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2819566326890302
timing__hold__ws__corner:min_ff_n40C_1v95,0.1145927829506154
timing__setup__ws__corner:min_ff_n40C_1v95,4.175366837126614
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114593
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,7.477935
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,30
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,8
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3016912638435101
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3011397050292771
timing__hold__ws__corner:max_tt_025C_1v80,0.32568237917248194
timing__setup__ws__corner:max_tt_025C_1v80,3.1449705951872495
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.325682
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,6.061789
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,30
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,7
design__max_fanout_violation__count__corner:max_ss_100C_1v60,8
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3046505633993431
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3023670566177121
timing__hold__ws__corner:max_ss_100C_1v60,0.8678861208684298
timing__setup__ws__corner:max_ss_100C_1v60,0.5857625661429263
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.867886
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,2.605622
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,30
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,8
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.29090719545554616
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.29090719545554616
timing__hold__ws__corner:max_ff_n40C_1v95,0.12278622910407552
timing__setup__ws__corner:max_ff_n40C_1v95,4.130182535103311
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.122786
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,7.356596
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,30
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000642223
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000742866
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000013436
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000742866
design_powergrid__voltage__worst,0.0000742866
design_powergrid__voltage__worst__net:VPWR,1.79994
design_powergrid__drop__worst,0.0000742866
design_powergrid__drop__worst__net:VPWR,0.0000642223
design_powergrid__voltage__worst__net:VGND,0.0000742866
design_powergrid__drop__worst__net:VGND,0.0000742866
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000013200000000000000673224496983149123252587742172181606292724609375
ir__drop__worst,0.000064200000000000001965268225934124757259269244968891143798828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
