
Regler 2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000ac50  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000ce00  8000ce00  0000d200  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000006b0  8000d000  8000d000  0000d400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000508  00000004  8000d6b0  0000dc04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .balign       00000004  0000050c  8000dbb8  0000e10c  2**0
                  ALLOC
  7 .bss          00000278  00000510  8000dbb8  0000e110  2**2
                  ALLOC
  8 .comment      00000030  00000000  00000000  0000e10c  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00001520  00000000  00000000  0000e140  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubnames 00002ce9  00000000  00000000  0000f660  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   000361f2  00000000  00000000  00012349  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00006b45  00000000  00000000  0004853b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000163a7  00000000  00000000  0004f080  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003ca4  00000000  00000000  00065428  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00008a7b  00000000  00000000  000690cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    0000bd2d  00000000  00000000  00071b47  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macinfo 0144decb  00000000  00000000  0007d874  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .stack        00001000  00003000  00003000  00000400  2**0
                  ALLOC
 19 .debug_ranges 00001570  00000000  00000000  014cb740  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf b0 20 	sub	pc,pc,-20448

Disassembly of section .text:

80002004 <ast_is_busy>:
80002004:	eb cd 40 80 	pushm	r7,lr
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 *
 * \return Boolean true If AST is busy, false otherwise.
 */
static bool ast_is_busy(volatile avr32_ast_t *ast)
{
80002008:	1a 97       	mov	r7,sp
8000200a:	20 1d       	sub	sp,4
8000200c:	ef 4c ff fc 	st.w	r7[-4],r12
	return (ast->sr & AVR32_AST_SR_BUSY_MASK) != 0;
80002010:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002014:	70 28       	ld.w	r8,r8[0x8]
80002016:	e6 18 01 00 	andh	r8,0x100,COH
8000201a:	5f 18       	srne	r8
8000201c:	5c 58       	castu.b	r8
}
8000201e:	10 9c       	mov	r12,r8
80002020:	2f fd       	sub	sp,-4
80002022:	e3 cd 80 80 	ldm	sp++,r7,pc

80002026 <ast_is_clkbusy>:
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 *
 * \return Boolean true If AST clock is busy, false otherwise.
 */
static bool ast_is_clkbusy(volatile avr32_ast_t *ast)
{
80002026:	eb cd 40 80 	pushm	r7,lr
8000202a:	1a 97       	mov	r7,sp
8000202c:	20 1d       	sub	sp,4
8000202e:	ef 4c ff fc 	st.w	r7[-4],r12
	return (ast->sr & AVR32_AST_SR_CLKBUSY_MASK) != 0;
80002032:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002036:	70 28       	ld.w	r8,r8[0x8]
80002038:	e6 18 10 00 	andh	r8,0x1000,COH
8000203c:	5f 18       	srne	r8
8000203e:	5c 58       	castu.b	r8
}
80002040:	10 9c       	mov	r12,r8
80002042:	2f fd       	sub	sp,-4
80002044:	e3 cd 80 80 	ldm	sp++,r7,pc

80002048 <ast_enable>:
 * \brief Enable the AST.
 *
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 */
void ast_enable(volatile avr32_ast_t *ast)
{
80002048:	eb cd 40 80 	pushm	r7,lr
8000204c:	1a 97       	mov	r7,sp
8000204e:	20 1d       	sub	sp,4
80002050:	ef 4c ff fc 	st.w	r7[-4],r12
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002054:	ee fc ff fc 	ld.w	r12,r7[-4]
80002058:	f0 1f 00 0c 	mcall	80002088 <ast_enable+0x40>
8000205c:	18 98       	mov	r8,r12
8000205e:	58 08       	cp.w	r8,0
80002060:	cf a1       	brne	80002054 <ast_enable+0xc>
	}

	/* Enable the AST */
	ast->cr |= AVR32_AST_CR_EN_MASK;
80002062:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002066:	70 08       	ld.w	r8,r8[0x0]
80002068:	10 99       	mov	r9,r8
8000206a:	a1 a9       	sbr	r9,0x0
8000206c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002070:	91 09       	st.w	r8[0x0],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
80002072:	ee fc ff fc 	ld.w	r12,r7[-4]
80002076:	f0 1f 00 05 	mcall	80002088 <ast_enable+0x40>
8000207a:	18 98       	mov	r8,r12
8000207c:	58 08       	cp.w	r8,0
8000207e:	cf a1       	brne	80002072 <ast_enable+0x2a>
	}
}
80002080:	2f fd       	sub	sp,-4
80002082:	e3 cd 80 80 	ldm	sp++,r7,pc
80002086:	00 00       	add	r0,r0
80002088:	80 00       	ld.sh	r0,r0[0x0]
8000208a:	20 04       	sub	r4,0

8000208c <ast_init_counter>:
 *
 * \return Boolean true if the initialization succeeds, false otherwise.
 */
bool ast_init_counter(volatile avr32_ast_t *ast, uint8_t osc_type,
		uint8_t psel, uint32_t ast_counter)
{
8000208c:	eb cd 40 80 	pushm	r7,lr
80002090:	1a 97       	mov	r7,sp
80002092:	20 5d       	sub	sp,20
80002094:	ef 4c ff f8 	st.w	r7[-8],r12
80002098:	14 98       	mov	r8,r10
8000209a:	ef 49 ff ec 	st.w	r7[-20],r9
8000209e:	16 99       	mov	r9,r11
800020a0:	ef 69 ff f4 	st.b	r7[-12],r9
800020a4:	ef 68 ff f0 	st.b	r7[-16],r8
	uint32_t time_out = AST_POLL_TIMEOUT;
800020a8:	e0 68 03 e8 	mov	r8,1000
800020ac:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
800020b0:	c0 c8       	rjmp	800020c8 <ast_init_counter+0x3c>
		if (--time_out == 0) {
800020b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020b6:	20 18       	sub	r8,1
800020b8:	ef 48 ff fc 	st.w	r7[-4],r8
800020bc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020c0:	58 08       	cp.w	r8,0
800020c2:	c0 31       	brne	800020c8 <ast_init_counter+0x3c>
			return false;
800020c4:	30 08       	mov	r8,0
800020c6:	c5 c8       	rjmp	8000217e <ast_init_counter+0xf2>
 */
bool ast_init_counter(volatile avr32_ast_t *ast, uint8_t osc_type,
		uint8_t psel, uint32_t ast_counter)
{
	uint32_t time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
800020c8:	ee fc ff f8 	ld.w	r12,r7[-8]
800020cc:	f0 1f 00 2f 	mcall	80002188 <ast_init_counter+0xfc>
800020d0:	18 98       	mov	r8,r12
800020d2:	58 08       	cp.w	r8,0
800020d4:	ce f1       	brne	800020b2 <ast_init_counter+0x26>
		if (--time_out == 0) {
			return false;
		}
	}
	
	ast->clock = osc_type << AVR32_AST_CLOCK_CSSEL_OFFSET;
800020d6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800020da:	a9 68       	lsl	r8,0x8
800020dc:	10 99       	mov	r9,r8
800020de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800020e2:	f1 49 00 40 	st.w	r8[64],r9
	time_out = AST_POLL_TIMEOUT;
800020e6:	e0 68 03 e8 	mov	r8,1000
800020ea:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
800020ee:	c0 c8       	rjmp	80002106 <ast_init_counter+0x7a>
		if (--time_out == 0) {
800020f0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020f4:	20 18       	sub	r8,1
800020f6:	ef 48 ff fc 	st.w	r7[-4],r8
800020fa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020fe:	58 08       	cp.w	r8,0
80002100:	c0 31       	brne	80002106 <ast_init_counter+0x7a>
			return false;
80002102:	30 08       	mov	r8,0
80002104:	c3 d8       	rjmp	8000217e <ast_init_counter+0xf2>
		}
	}
	
	ast->clock = osc_type << AVR32_AST_CLOCK_CSSEL_OFFSET;
	time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
80002106:	ee fc ff f8 	ld.w	r12,r7[-8]
8000210a:	f0 1f 00 20 	mcall	80002188 <ast_init_counter+0xfc>
8000210e:	18 98       	mov	r8,r12
80002110:	58 08       	cp.w	r8,0
80002112:	ce f1       	brne	800020f0 <ast_init_counter+0x64>
		if (--time_out == 0) {
			return false;
		}
	}

	ast->clock |= AVR32_AST_CLOCK_CEN_MASK;
80002114:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002118:	71 08       	ld.w	r8,r8[0x40]
8000211a:	10 99       	mov	r9,r8
8000211c:	a1 a9       	sbr	r9,0x0
8000211e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002122:	f1 49 00 40 	st.w	r8[64],r9
	time_out = AST_POLL_TIMEOUT;
80002126:	e0 68 03 e8 	mov	r8,1000
8000212a:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
8000212e:	c0 c8       	rjmp	80002146 <ast_init_counter+0xba>
		if (--time_out == 0) {
80002130:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002134:	20 18       	sub	r8,1
80002136:	ef 48 ff fc 	st.w	r7[-4],r8
8000213a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000213e:	58 08       	cp.w	r8,0
80002140:	c0 31       	brne	80002146 <ast_init_counter+0xba>
			return false;
80002142:	30 08       	mov	r8,0
80002144:	c1 d8       	rjmp	8000217e <ast_init_counter+0xf2>
		}
	}

	ast->clock |= AVR32_AST_CLOCK_CEN_MASK;
	time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
80002146:	ee fc ff f8 	ld.w	r12,r7[-8]
8000214a:	f0 1f 00 10 	mcall	80002188 <ast_init_counter+0xfc>
8000214e:	18 98       	mov	r8,r12
80002150:	58 08       	cp.w	r8,0
80002152:	ce f1       	brne	80002130 <ast_init_counter+0xa4>
			return false;
		}
	}

	/* Set the new AST configuration */
	ast->cr = (AST_MODE_COUNTER << AVR32_AST_CR_CAL_OFFSET) |
80002154:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80002158:	b1 68       	lsl	r8,0x10
8000215a:	10 99       	mov	r9,r8
8000215c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002160:	91 09       	st.w	r8[0x0],r9
			(psel << AVR32_AST_CR_PSEL_OFFSET);

	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002162:	ee fc ff f8 	ld.w	r12,r7[-8]
80002166:	f0 1f 00 0a 	mcall	8000218c <ast_init_counter+0x100>
8000216a:	18 98       	mov	r8,r12
8000216c:	58 08       	cp.w	r8,0
8000216e:	cf a1       	brne	80002162 <ast_init_counter+0xd6>
	}

	/* Set the calendar */
	ast_set_counter_value(ast, ast_counter);
80002170:	ee fb ff ec 	ld.w	r11,r7[-20]
80002174:	ee fc ff f8 	ld.w	r12,r7[-8]
80002178:	f0 1f 00 06 	mcall	80002190 <ast_init_counter+0x104>

	return true;
8000217c:	30 18       	mov	r8,1
}
8000217e:	10 9c       	mov	r12,r8
80002180:	2f bd       	sub	sp,-20
80002182:	e3 cd 80 80 	ldm	sp++,r7,pc
80002186:	00 00       	add	r0,r0
80002188:	80 00       	ld.sh	r0,r0[0x0]
8000218a:	20 26       	sub	r6,2
8000218c:	80 00       	ld.sh	r0,r0[0x0]
8000218e:	20 04       	sub	r4,0
80002190:	80 00       	ld.sh	r0,r0[0x0]
80002192:	21 94       	sub	r4,25

80002194 <ast_set_counter_value>:
 * \param ast         Base address of the AST (i.e. &AVR32_AST).
 * \param ast_counter Startup counter value
 */
void ast_set_counter_value(volatile avr32_ast_t *ast,
		uint32_t ast_counter)
{
80002194:	eb cd 40 80 	pushm	r7,lr
80002198:	1a 97       	mov	r7,sp
8000219a:	20 2d       	sub	sp,8
8000219c:	ef 4c ff fc 	st.w	r7[-4],r12
800021a0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until we can write into the VAL register */
	while (ast_is_busy(ast)) {
800021a4:	ee fc ff fc 	ld.w	r12,r7[-4]
800021a8:	f0 1f 00 0a 	mcall	800021d0 <ast_set_counter_value+0x3c>
800021ac:	18 98       	mov	r8,r12
800021ae:	58 08       	cp.w	r8,0
800021b0:	cf a1       	brne	800021a4 <ast_set_counter_value+0x10>
	}

	/* Set the new val value */
	ast->cv = ast_counter;
800021b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800021b6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021ba:	91 19       	st.w	r8[0x4],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800021bc:	ee fc ff fc 	ld.w	r12,r7[-4]
800021c0:	f0 1f 00 04 	mcall	800021d0 <ast_set_counter_value+0x3c>
800021c4:	18 98       	mov	r8,r12
800021c6:	58 08       	cp.w	r8,0
800021c8:	cf a1       	brne	800021bc <ast_set_counter_value+0x28>
	}
}
800021ca:	2f ed       	sub	sp,-8
800021cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	20 04       	sub	r4,0

800021d4 <ast_set_periodic0_value>:
 *
 * \param ast Base address of the AST (i.e. &AVR32_AST).
 * \param pir AST periodic0.
 */
void ast_set_periodic0_value(volatile avr32_ast_t *ast, avr32_ast_pir0_t pir)
{
800021d4:	eb cd 40 80 	pushm	r7,lr
800021d8:	1a 97       	mov	r7,sp
800021da:	20 2d       	sub	sp,8
800021dc:	ef 4c ff fc 	st.w	r7[-4],r12
800021e0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
800021e4:	ee fc ff fc 	ld.w	r12,r7[-4]
800021e8:	f0 1f 00 0a 	mcall	80002210 <ast_set_periodic0_value+0x3c>
800021ec:	18 98       	mov	r8,r12
800021ee:	58 08       	cp.w	r8,0
800021f0:	cf a1       	brne	800021e4 <ast_set_periodic0_value+0x10>
	}

	/* Set the periodic prescaler value */
	ast->PIR0 = pir;
800021f2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800021f6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021fa:	91 c9       	st.w	r8[0x30],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800021fc:	ee fc ff fc 	ld.w	r12,r7[-4]
80002200:	f0 1f 00 04 	mcall	80002210 <ast_set_periodic0_value+0x3c>
80002204:	18 98       	mov	r8,r12
80002206:	58 08       	cp.w	r8,0
80002208:	cf a1       	brne	800021fc <ast_set_periodic0_value+0x28>
	}
}
8000220a:	2f ed       	sub	sp,-8
8000220c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	20 04       	sub	r4,0

80002214 <ast_set_periodic1_value>:
 *
 * \param ast Base address of the AST (i.e. &AVR32_AST).
 * \param pir AST periodic1.
 */
void ast_set_periodic1_value(volatile avr32_ast_t *ast, avr32_ast_pir1_t pir)
{
80002214:	eb cd 40 80 	pushm	r7,lr
80002218:	1a 97       	mov	r7,sp
8000221a:	20 2d       	sub	sp,8
8000221c:	ef 4c ff fc 	st.w	r7[-4],r12
80002220:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002224:	ee fc ff fc 	ld.w	r12,r7[-4]
80002228:	f0 1f 00 0a 	mcall	80002250 <ast_set_periodic1_value+0x3c>
8000222c:	18 98       	mov	r8,r12
8000222e:	58 08       	cp.w	r8,0
80002230:	cf a1       	brne	80002224 <ast_set_periodic1_value+0x10>
	}

	/* Set the periodic prescaler value */
	ast->PIR1 = pir;
80002232:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002236:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000223a:	91 d9       	st.w	r8[0x34],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
8000223c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002240:	f0 1f 00 04 	mcall	80002250 <ast_set_periodic1_value+0x3c>
80002244:	18 98       	mov	r8,r12
80002246:	58 08       	cp.w	r8,0
80002248:	cf a1       	brne	8000223c <ast_set_periodic1_value+0x28>
	}
}
8000224a:	2f ed       	sub	sp,-8
8000224c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002250:	80 00       	ld.sh	r0,r0[0x0]
80002252:	20 04       	sub	r4,0

80002254 <ast_clear_status_flag>:
 * \param ast          Base address of the AST (i.e. &AVR32_AST).
 * \param status_mask  AST status flag to be cleared
 */
void ast_clear_status_flag(volatile avr32_ast_t *ast,
		uint32_t status_mask)
{
80002254:	eb cd 40 80 	pushm	r7,lr
80002258:	1a 97       	mov	r7,sp
8000225a:	20 2d       	sub	sp,8
8000225c:	ef 4c ff fc 	st.w	r7[-4],r12
80002260:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002264:	ee fc ff fc 	ld.w	r12,r7[-4]
80002268:	f0 1f 00 0a 	mcall	80002290 <ast_clear_status_flag+0x3c>
8000226c:	18 98       	mov	r8,r12
8000226e:	58 08       	cp.w	r8,0
80002270:	cf a1       	brne	80002264 <ast_clear_status_flag+0x10>
	}

	/* Clear the AST status flags */
	ast->scr = status_mask;
80002272:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002276:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000227a:	91 39       	st.w	r8[0xc],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
8000227c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002280:	f0 1f 00 04 	mcall	80002290 <ast_clear_status_flag+0x3c>
80002284:	18 98       	mov	r8,r12
80002286:	58 08       	cp.w	r8,0
80002288:	cf a1       	brne	8000227c <ast_clear_status_flag+0x28>
	}
}
8000228a:	2f ed       	sub	sp,-8
8000228c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002290:	80 00       	ld.sh	r0,r0[0x0]
80002292:	20 04       	sub	r4,0

80002294 <ast_enable_interrupt>:
 * \param ast             Base address of the AST (i.e. &AVR32_AST).
 * \param interrupt_mask  AST Interrupts to be enabled
 */
void ast_enable_interrupt(volatile avr32_ast_t *ast,
		uint32_t interrupt_mask)
{
80002294:	eb cd 40 80 	pushm	r7,lr
80002298:	1a 97       	mov	r7,sp
8000229a:	20 2d       	sub	sp,8
8000229c:	ef 4c ff fc 	st.w	r7[-4],r12
800022a0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
800022a4:	ee fc ff fc 	ld.w	r12,r7[-4]
800022a8:	f0 1f 00 0c 	mcall	800022d8 <ast_enable_interrupt+0x44>
800022ac:	18 98       	mov	r8,r12
800022ae:	58 08       	cp.w	r8,0
800022b0:	cf a1       	brne	800022a4 <ast_enable_interrupt+0x10>
	}

	/* Enable the AST interrupt */
	ast->ier |= interrupt_mask;
800022b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022b6:	70 49       	ld.w	r9,r8[0x10]
800022b8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800022bc:	10 49       	or	r9,r8
800022be:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022c2:	91 49       	st.w	r8[0x10],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800022c4:	ee fc ff fc 	ld.w	r12,r7[-4]
800022c8:	f0 1f 00 04 	mcall	800022d8 <ast_enable_interrupt+0x44>
800022cc:	18 98       	mov	r8,r12
800022ce:	58 08       	cp.w	r8,0
800022d0:	cf a1       	brne	800022c4 <ast_enable_interrupt+0x30>
	}
}
800022d2:	2f ed       	sub	sp,-8
800022d4:	e3 cd 80 80 	ldm	sp++,r7,pc
800022d8:	80 00       	ld.sh	r0,r0[0x0]
800022da:	20 04       	sub	r4,0

800022dc <ast_enable_periodic_interrupt>:
 * \param ast              Base address of the AST (i.e. &AVR32_AST).
 * \param periodic_channel AST Periodic Channel
 */
void ast_enable_periodic_interrupt(volatile avr32_ast_t *ast,
		uint8_t periodic_channel)
{
800022dc:	eb cd 40 80 	pushm	r7,lr
800022e0:	1a 97       	mov	r7,sp
800022e2:	20 2d       	sub	sp,8
800022e4:	ef 4c ff fc 	st.w	r7[-4],r12
800022e8:	16 98       	mov	r8,r11
800022ea:	ef 68 ff f8 	st.b	r7[-8],r8
	/* Enable the AST Periodic Asynchronous Wake-up */
	if (periodic_channel) {
800022ee:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800022f2:	30 08       	mov	r8,0
800022f4:	f0 09 18 00 	cp.b	r9,r8
800022f8:	c0 80       	breq	80002308 <ast_enable_periodic_interrupt+0x2c>
		ast_enable_interrupt(ast, AVR32_AST_IER_PER1_MASK);
800022fa:	e2 6b 00 00 	mov	r11,131072
800022fe:	ee fc ff fc 	ld.w	r12,r7[-4]
80002302:	f0 1f 00 07 	mcall	8000231c <ast_enable_periodic_interrupt+0x40>
80002306:	c0 78       	rjmp	80002314 <ast_enable_periodic_interrupt+0x38>
	} else {
		ast_enable_interrupt(ast, AVR32_AST_IER_PER0_MASK);
80002308:	e0 7b 00 00 	mov	r11,65536
8000230c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002310:	f0 1f 00 03 	mcall	8000231c <ast_enable_periodic_interrupt+0x40>
	}
}
80002314:	2f ed       	sub	sp,-8
80002316:	e3 cd 80 80 	ldm	sp++,r7,pc
8000231a:	00 00       	add	r0,r0
8000231c:	80 00       	ld.sh	r0,r0[0x0]
8000231e:	22 94       	sub	r4,41

80002320 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80002320:	eb cd 40 80 	pushm	r7,lr
80002324:	1a 97       	mov	r7,sp
80002326:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002328:	e1 b8 00 00 	mfsr	r8,0x0
8000232c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80002330:	d3 03       	ssrf	0x10

	return flags;
80002332:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002336:	10 9c       	mov	r12,r8
80002338:	2f fd       	sub	sp,-4
8000233a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000233e <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
8000233e:	eb cd 40 80 	pushm	r7,lr
80002342:	1a 97       	mov	r7,sp
80002344:	20 1d       	sub	sp,4
80002346:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
8000234a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000234e:	e6 18 00 01 	andh	r8,0x1,COH
80002352:	5f 08       	sreq	r8
80002354:	5c 58       	castu.b	r8
}
80002356:	10 9c       	mov	r12,r8
80002358:	2f fd       	sub	sp,-4
8000235a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000235e:	d7 03       	nop

80002360 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80002360:	eb cd 40 80 	pushm	r7,lr
80002364:	1a 97       	mov	r7,sp
80002366:	20 1d       	sub	sp,4
80002368:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000236c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002370:	f0 1f 00 05 	mcall	80002384 <cpu_irq_restore+0x24>
80002374:	18 98       	mov	r8,r12
80002376:	58 08       	cp.w	r8,0
80002378:	c0 20       	breq	8000237c <cpu_irq_restore+0x1c>
      cpu_irq_enable();
8000237a:	d5 03       	csrf	0x10
   }

	barrier();
}
8000237c:	2f fd       	sub	sp,-4
8000237e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002382:	00 00       	add	r0,r0
80002384:	80 00       	ld.sh	r0,r0[0x0]
80002386:	23 3e       	sub	lr,51

80002388 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80002388:	eb cd 40 80 	pushm	r7,lr
8000238c:	1a 97       	mov	r7,sp
8000238e:	20 1d       	sub	sp,4
80002390:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80002394:	ee fb ff fc 	ld.w	r11,r7[-4]
80002398:	30 1c       	mov	r12,1
8000239a:	f0 1f 00 03 	mcall	800023a4 <sysclk_enable_hsb_module+0x1c>
}
8000239e:	2f fd       	sub	sp,-4
800023a0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023a4:	80 00       	ld.sh	r0,r0[0x0]
800023a6:	61 28       	ld.w	r8,r0[0x48]

800023a8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800023a8:	eb cd 40 80 	pushm	r7,lr
800023ac:	1a 97       	mov	r7,sp
800023ae:	20 1d       	sub	sp,4
800023b0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800023b4:	ee fb ff fc 	ld.w	r11,r7[-4]
800023b8:	30 2c       	mov	r12,2
800023ba:	f0 1f 00 03 	mcall	800023c4 <sysclk_enable_pba_module+0x1c>
}
800023be:	2f fd       	sub	sp,-4
800023c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023c4:	80 00       	ld.sh	r0,r0[0x0]
800023c6:	61 28       	ld.w	r8,r0[0x48]

800023c8 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
800023c8:	eb cd 40 80 	pushm	r7,lr
800023cc:	1a 97       	mov	r7,sp
800023ce:	20 1d       	sub	sp,4
800023d0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
800023d4:	ee fb ff fc 	ld.w	r11,r7[-4]
800023d8:	30 3c       	mov	r12,3
800023da:	f0 1f 00 03 	mcall	800023e4 <sysclk_enable_pbb_module+0x1c>
}
800023de:	2f fd       	sub	sp,-4
800023e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023e4:	80 00       	ld.sh	r0,r0[0x0]
800023e6:	61 28       	ld.w	r8,r0[0x48]

800023e8 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
800023e8:	eb cd 40 80 	pushm	r7,lr
800023ec:	1a 97       	mov	r7,sp
800023ee:	20 1d       	sub	sp,4
800023f0:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
800023f4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023f8:	fe 58 38 00 	cp.w	r8,-51200
800023fc:	e0 80 00 8a 	breq	80002510 <sysclk_enable_peripheral_clock+0x128>
80002400:	e0 8b 00 33 	brhi	80002466 <sysclk_enable_peripheral_clock+0x7e>
80002404:	fe 58 14 00 	cp.w	r8,-60416
80002408:	c6 80       	breq	800024d8 <sysclk_enable_peripheral_clock+0xf0>
8000240a:	e0 8b 00 18 	brhi	8000243a <sysclk_enable_peripheral_clock+0x52>
8000240e:	fe 48 14 00 	cp.w	r8,-125952
80002412:	e0 80 00 be 	breq	8000258e <sysclk_enable_peripheral_clock+0x1a6>
80002416:	e0 8b 00 0b 	brhi	8000242c <sysclk_enable_peripheral_clock+0x44>
8000241a:	fe 48 00 00 	cp.w	r8,-131072
8000241e:	e0 80 00 ad 	breq	80002578 <sysclk_enable_peripheral_clock+0x190>
80002422:	fe 48 10 00 	cp.w	r8,-126976
80002426:	e0 80 00 b0 	breq	80002586 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000242a:	cb 98       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000242c:	fe 58 00 00 	cp.w	r8,-65536
80002430:	c4 90       	breq	800024c2 <sysclk_enable_peripheral_clock+0xda>
80002432:	fe 58 10 00 	cp.w	r8,-61440
80002436:	c4 d0       	breq	800024d0 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002438:	cb 28       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000243a:	fe 58 20 00 	cp.w	r8,-57344
8000243e:	c5 90       	breq	800024f0 <sysclk_enable_peripheral_clock+0x108>
80002440:	e0 8b 00 09 	brhi	80002452 <sysclk_enable_peripheral_clock+0x6a>
80002444:	fe 58 18 00 	cp.w	r8,-59392
80002448:	c4 c0       	breq	800024e0 <sysclk_enable_peripheral_clock+0xf8>
8000244a:	fe 58 1c 00 	cp.w	r8,-58368
8000244e:	c4 d0       	breq	800024e8 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002450:	ca 68       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002452:	fe 58 30 00 	cp.w	r8,-53248
80002456:	c5 50       	breq	80002500 <sysclk_enable_peripheral_clock+0x118>
80002458:	fe 58 34 00 	cp.w	r8,-52224
8000245c:	c5 60       	breq	80002508 <sysclk_enable_peripheral_clock+0x120>
8000245e:	fe 58 28 00 	cp.w	r8,-55296
80002462:	c4 b0       	breq	800024f8 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002464:	c9 c8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002466:	fe 58 50 00 	cp.w	r8,-45056
8000246a:	c6 b0       	breq	80002540 <sysclk_enable_peripheral_clock+0x158>
8000246c:	e0 8b 00 15 	brhi	80002496 <sysclk_enable_peripheral_clock+0xae>
80002470:	fe 58 44 00 	cp.w	r8,-48128
80002474:	c5 a0       	breq	80002528 <sysclk_enable_peripheral_clock+0x140>
80002476:	e0 8b 00 09 	brhi	80002488 <sysclk_enable_peripheral_clock+0xa0>
8000247a:	fe 58 3c 00 	cp.w	r8,-50176
8000247e:	c4 d0       	breq	80002518 <sysclk_enable_peripheral_clock+0x130>
80002480:	fe 58 40 00 	cp.w	r8,-49152
80002484:	c4 e0       	breq	80002520 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002486:	c8 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002488:	fe 58 48 00 	cp.w	r8,-47104
8000248c:	c5 20       	breq	80002530 <sysclk_enable_peripheral_clock+0x148>
8000248e:	fe 58 4c 00 	cp.w	r8,-46080
80002492:	c5 30       	breq	80002538 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002494:	c8 48       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002496:	fe 58 5c 00 	cp.w	r8,-41984
8000249a:	c5 f0       	breq	80002558 <sysclk_enable_peripheral_clock+0x170>
8000249c:	e0 8b 00 09 	brhi	800024ae <sysclk_enable_peripheral_clock+0xc6>
800024a0:	fe 58 54 00 	cp.w	r8,-44032
800024a4:	c5 20       	breq	80002548 <sysclk_enable_peripheral_clock+0x160>
800024a6:	fe 58 58 00 	cp.w	r8,-43008
800024aa:	c5 30       	breq	80002550 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800024ac:	c7 88       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800024ae:	fe 58 64 00 	cp.w	r8,-39936
800024b2:	c5 b0       	breq	80002568 <sysclk_enable_peripheral_clock+0x180>
800024b4:	fe 58 68 00 	cp.w	r8,-38912
800024b8:	c5 c0       	breq	80002570 <sysclk_enable_peripheral_clock+0x188>
800024ba:	fe 58 60 00 	cp.w	r8,-40960
800024be:	c5 10       	breq	80002560 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800024c0:	c6 e8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
800024c2:	30 4c       	mov	r12,4
800024c4:	f0 1f 00 38 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
800024c8:	30 0c       	mov	r12,0
800024ca:	f0 1f 00 38 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024ce:	c6 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
800024d0:	30 1c       	mov	r12,1
800024d2:	f0 1f 00 36 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024d6:	c6 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
800024d8:	30 2c       	mov	r12,2
800024da:	f0 1f 00 34 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024de:	c5 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
800024e0:	30 3c       	mov	r12,3
800024e2:	f0 1f 00 32 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024e6:	c5 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
800024e8:	30 4c       	mov	r12,4
800024ea:	f0 1f 00 30 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024ee:	c5 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
800024f0:	30 5c       	mov	r12,5
800024f2:	f0 1f 00 2e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024f6:	c5 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
800024f8:	30 6c       	mov	r12,6
800024fa:	f0 1f 00 2c 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024fe:	c4 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80002500:	30 7c       	mov	r12,7
80002502:	f0 1f 00 2a 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002506:	c4 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80002508:	30 8c       	mov	r12,8
8000250a:	f0 1f 00 28 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000250e:	c4 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80002510:	30 9c       	mov	r12,9
80002512:	f0 1f 00 26 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002516:	c4 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80002518:	30 ac       	mov	r12,10
8000251a:	f0 1f 00 24 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000251e:	c3 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80002520:	30 bc       	mov	r12,11
80002522:	f0 1f 00 22 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002526:	c3 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80002528:	30 cc       	mov	r12,12
8000252a:	f0 1f 00 20 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000252e:	c3 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80002530:	30 dc       	mov	r12,13
80002532:	f0 1f 00 1e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002536:	c3 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80002538:	30 ec       	mov	r12,14
8000253a:	f0 1f 00 1c 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000253e:	c2 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80002540:	30 fc       	mov	r12,15
80002542:	f0 1f 00 1a 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002546:	c2 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80002548:	31 0c       	mov	r12,16
8000254a:	f0 1f 00 18 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000254e:	c2 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80002550:	31 1c       	mov	r12,17
80002552:	f0 1f 00 16 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002556:	c2 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80002558:	31 2c       	mov	r12,18
8000255a:	f0 1f 00 14 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000255e:	c1 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80002560:	31 3c       	mov	r12,19
80002562:	f0 1f 00 12 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002566:	c1 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80002568:	31 4c       	mov	r12,20
8000256a:	f0 1f 00 10 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000256e:	c1 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80002570:	31 5c       	mov	r12,21
80002572:	f0 1f 00 0e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002576:	c1 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80002578:	30 3c       	mov	r12,3
8000257a:	f0 1f 00 0b 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
8000257e:	30 0c       	mov	r12,0
80002580:	f0 1f 00 0b 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002584:	c0 c8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80002586:	30 1c       	mov	r12,1
80002588:	f0 1f 00 09 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000258c:	c0 88       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
8000258e:	30 0c       	mov	r12,0
80002590:	f0 1f 00 05 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80002594:	30 2c       	mov	r12,2
80002596:	f0 1f 00 06 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000259a:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
8000259c:	2f fd       	sub	sp,-4
8000259e:	e3 cd 80 80 	ldm	sp++,r7,pc
800025a2:	00 00       	add	r0,r0
800025a4:	80 00       	ld.sh	r0,r0[0x0]
800025a6:	23 88       	sub	r8,56
800025a8:	80 00       	ld.sh	r0,r0[0x0]
800025aa:	23 a8       	sub	r8,58
800025ac:	80 00       	ld.sh	r0,r0[0x0]
800025ae:	23 c8       	sub	r8,60

800025b0 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
800025b0:	eb cd 40 80 	pushm	r7,lr
800025b4:	1a 97       	mov	r7,sp
800025b6:	20 6d       	sub	sp,24
800025b8:	ef 4c ff e8 	st.w	r7[-24],r12
800025bc:	ee f8 ff e8 	ld.w	r8,r7[-24]
800025c0:	ef 48 ff ec 	st.w	r7[-20],r8
800025c4:	ee f8 ff ec 	ld.w	r8,r7[-20]
800025c8:	ef 48 ff f0 	st.w	r7[-16],r8
800025cc:	ee f8 ff f0 	ld.w	r8,r7[-16]
800025d0:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800025d4:	ee f8 ff f4 	ld.w	r8,r7[-12]
800025d8:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800025da:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800025de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025e2:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800025e4:	e0 28 d8 00 	sub	r8,55296
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
800025e8:	ee f9 ff ec 	ld.w	r9,r7[-20]
800025ec:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800025f0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800025f4:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800025f8:	30 1a       	mov	r10,1
800025fa:	f4 09 09 49 	lsl	r9,r10,r9
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
800025fe:	f1 49 00 5c 	st.w	r8[92],r9
	arch_ioport_toggle_pin_level(pin);
}
80002602:	2f ad       	sub	sp,-24
80002604:	e3 cd 80 80 	ldm	sp++,r7,pc

80002608 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
80002608:	eb cd 40 80 	pushm	r7,lr
8000260c:	1a 97       	mov	r7,sp
8000260e:	20 2d       	sub	sp,8
80002610:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80002614:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002618:	48 f9       	lddpc	r9,80002654 <sleepmgr_lock_mode+0x4c>
8000261a:	f2 08 07 09 	ld.ub	r9,r9[r8]
8000261e:	3f f8       	mov	r8,-1
80002620:	f0 09 18 00 	cp.b	r9,r8
80002624:	c0 21       	brne	80002628 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
80002626:	c0 08       	rjmp	80002626 <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
80002628:	f0 1f 00 0c 	mcall	80002658 <sleepmgr_lock_mode+0x50>
8000262c:	18 98       	mov	r8,r12
8000262e:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
80002632:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002636:	48 89       	lddpc	r9,80002654 <sleepmgr_lock_mode+0x4c>
80002638:	f2 08 07 09 	ld.ub	r9,r9[r8]
8000263c:	2f f9       	sub	r9,-1
8000263e:	5c 59       	castu.b	r9
80002640:	48 5a       	lddpc	r10,80002654 <sleepmgr_lock_mode+0x4c>
80002642:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
80002646:	ee fc ff fc 	ld.w	r12,r7[-4]
8000264a:	f0 1f 00 05 	mcall	8000265c <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
8000264e:	2f ed       	sub	sp,-8
80002650:	e3 cd 80 80 	ldm	sp++,r7,pc
80002654:	00 00       	add	r0,r0
80002656:	07 78       	ld.ub	r8,--r3
80002658:	80 00       	ld.sh	r0,r0[0x0]
8000265a:	23 20       	sub	r0,50
8000265c:	80 00       	ld.sh	r0,r0[0x0]
8000265e:	23 60       	sub	r0,54

80002660 <ast_init>:
#include "asf.h"
#include "ast_rtc.h"
#include "pid.h"

bool ast_init(void)
{
80002660:	eb cd 40 80 	pushm	r7,lr
80002664:	1a 97       	mov	r7,sp
80002666:	20 1d       	sub	sp,4
	sysclk_enable_peripheral_clock(AST_RTC);
80002668:	fe 7c 18 00 	mov	r12,-59392
8000266c:	f0 1f 00 0d 	mcall	800026a0 <ast_init+0x40>
	bool st = ast_init_counter(AST_RTC,AST_SELECTED_CLOCK,AST_PRESCALER,0);
80002670:	30 09       	mov	r9,0
80002672:	30 6a       	mov	r10,6
80002674:	30 0b       	mov	r11,0
80002676:	fe 7c 18 00 	mov	r12,-59392
8000267a:	f0 1f 00 0b 	mcall	800026a4 <ast_init+0x44>
8000267e:	18 98       	mov	r8,r12
80002680:	ef 68 ff ff 	st.b	r7[-1],r8
	ast_enable(AST_RTC);
80002684:	fe 7c 18 00 	mov	r12,-59392
80002688:	f0 1f 00 08 	mcall	800026a8 <ast_init+0x48>
#ifdef CONFIG_SLEEPMGR_ENABLE
	if (AST_SELECTED_CLOCK == AVR32_AST_CSSEL_SLOWCLOCK)
		sleepmgr_lock_mode(SLEEPMGR_STOP);
8000268c:	30 4c       	mov	r12,4
8000268e:	f0 1f 00 08 	mcall	800026ac <ast_init+0x4c>
	else
		sleepmgr_lock_mode(SLEEPMGR_FROZEN);
#endif
	return st;
80002692:	ef 38 ff ff 	ld.ub	r8,r7[-1]
};
80002696:	10 9c       	mov	r12,r8
80002698:	2f fd       	sub	sp,-4
8000269a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000269e:	00 00       	add	r0,r0
800026a0:	80 00       	ld.sh	r0,r0[0x0]
800026a2:	23 e8       	sub	r8,62
800026a4:	80 00       	ld.sh	r0,r0[0x0]
800026a6:	20 8c       	sub	r12,8
800026a8:	80 00       	ld.sh	r0,r0[0x0]
800026aa:	20 48       	sub	r8,4
800026ac:	80 00       	ld.sh	r0,r0[0x0]
800026ae:	26 08       	sub	r8,96

800026b0 <ast_get_per_time_ms>:

uint32_t ast_get_per_time_ms(uint8_t prescaler)
{
800026b0:	eb cd 40 8c 	pushm	r2-r3,r7,lr
800026b4:	1a 97       	mov	r7,sp
800026b6:	20 2d       	sub	sp,8
800026b8:	18 9a       	mov	r10,r12
800026ba:	ef 6a ff f8 	st.b	r7[-8],r10
	uint32_t clk;
	switch (AST_SELECTED_CLOCK)
	{
		case AVR32_AST_CSSEL_SLOWCLOCK:	//RCSYS 115kHz
			clk = 115000;
800026be:	e0 7a c1 38 	mov	r10,115000
800026c2:	ef 4a ff fc 	st.w	r7[-4],r10
			break;	
		case AVR32_AST_CSSEL_1KHZCLK:
			clk = 1000;
			break;
	}
	return (((uint_fast64_t) (1 << (prescaler + 1))) * 1000 ) / clk;
800026c6:	ef 3a ff f8 	ld.ub	r10,r7[-8]
800026ca:	2f fa       	sub	r10,-1
800026cc:	30 1b       	mov	r11,1
800026ce:	f6 0a 09 4a 	lsl	r10,r11,r10
800026d2:	14 98       	mov	r8,r10
800026d4:	bf 5a       	asr	r10,0x1f
800026d6:	14 99       	mov	r9,r10
800026d8:	e0 6a 03 e8 	mov	r10,1000
800026dc:	f2 0a 02 4c 	mul	r12,r9,r10
800026e0:	f0 0a 10 00 	mul	r10,r8,0
800026e4:	14 0c       	add	r12,r10
800026e6:	e0 6a 03 e8 	mov	r10,1000
800026ea:	f0 0a 06 4a 	mulu.d	r10,r8,r10
800026ee:	16 0c       	add	r12,r11
800026f0:	18 9b       	mov	r11,r12
800026f2:	ee f2 ff fc 	ld.w	r2,r7[-4]
800026f6:	30 03       	mov	r3,0
800026f8:	04 98       	mov	r8,r2
800026fa:	06 99       	mov	r9,r3
800026fc:	f0 1f 00 04 	mcall	8000270c <ast_get_per_time_ms+0x5c>
80002700:	14 98       	mov	r8,r10
80002702:	16 99       	mov	r9,r11
};
80002704:	10 9c       	mov	r12,r8
80002706:	2f ed       	sub	sp,-8
80002708:	e3 cd 80 8c 	ldm	sp++,r2-r3,r7,pc
8000270c:	80 00       	ld.sh	r0,r0[0x0]
8000270e:	73 80       	ld.w	r0,r9[0x60]

80002710 <ast_per0_interrupt_handler>:

ISR(ast_per0_interrupt_handler, AST_IRQ_GROUP, AST_IRQ_LEVEL)
{
80002710:	eb cd 40 80 	pushm	r7,lr
80002714:	1a 97       	mov	r7,sp
	pid_control();
80002716:	f0 1f 00 06 	mcall	8000272c <ast_per0_interrupt_handler+0x1c>
	ast_clear_status_flag(AST_RTC, AVR32_AST_SCR_PER0_MASK);
8000271a:	e0 7b 00 00 	mov	r11,65536
8000271e:	fe 7c 18 00 	mov	r12,-59392
80002722:	f0 1f 00 04 	mcall	80002730 <ast_per0_interrupt_handler+0x20>
};
80002726:	e3 cd 40 80 	ldm	sp++,r7,lr
8000272a:	d6 03       	rete
8000272c:	80 00       	ld.sh	r0,r0[0x0]
8000272e:	45 74       	lddsp	r4,sp[0x15c]
80002730:	80 00       	ld.sh	r0,r0[0x0]
80002732:	22 54       	sub	r4,37

80002734 <ast_per1_interrupt_handler>:

ISR(ast_per1_interrupt_handler, AST_IRQ_GROUP, AST_IRQ_LEVEL)
{
80002734:	eb cd 40 80 	pushm	r7,lr
80002738:	1a 97       	mov	r7,sp
	ast_clear_status_flag(AST_RTC, AVR32_AST_SCR_PER1_MASK);
8000273a:	e2 6b 00 00 	mov	r11,131072
8000273e:	fe 7c 18 00 	mov	r12,-59392
80002742:	f0 1f 00 05 	mcall	80002754 <ast_per1_interrupt_handler+0x20>
	ioport_toggle_pin_level(LED_R_SENS);
80002746:	30 fc       	mov	r12,15
80002748:	f0 1f 00 04 	mcall	80002758 <ast_per1_interrupt_handler+0x24>
};
8000274c:	e3 cd 40 80 	ldm	sp++,r7,lr
80002750:	d6 03       	rete
80002752:	00 00       	add	r0,r0
80002754:	80 00       	ld.sh	r0,r0[0x0]
80002756:	22 54       	sub	r4,37
80002758:	80 00       	ld.sh	r0,r0[0x0]
8000275a:	25 b0       	sub	r0,91

8000275c <ast_set_periodic_interrupt>:

void ast_set_periodic_interrupt(volatile avr32_ast_t *ast, uint8_t prescaler, uint8_t periodic_channel)
{
8000275c:	eb cd 40 80 	pushm	r7,lr
80002760:	1a 97       	mov	r7,sp
80002762:	20 5d       	sub	sp,20
80002764:	ef 4c ff f4 	st.w	r7[-12],r12
80002768:	16 99       	mov	r9,r11
8000276a:	14 98       	mov	r8,r10
8000276c:	ef 69 ff f0 	st.b	r7[-16],r9
80002770:	ef 68 ff ec 	st.b	r7[-20],r8
	if (periodic_channel == 0)
80002774:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80002778:	30 08       	mov	r8,0
8000277a:	f0 09 18 00 	cp.b	r9,r8
8000277e:	c1 a1       	brne	800027b2 <ast_set_periodic_interrupt+0x56>
		{
			avr32_ast_pir0_t pre;
			pre.insel = prescaler;
80002780:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80002784:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002788:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000278c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002790:	f1 d9 d0 05 	bfins	r8,r9,0x0,0x5
80002794:	ef 48 ff fc 	st.w	r7[-4],r8
			ast_set_periodic0_value(AST_RTC, pre);
80002798:	ee fb ff fc 	ld.w	r11,r7[-4]
8000279c:	fe 7c 18 00 	mov	r12,-59392
800027a0:	f0 1f 00 16 	mcall	800027f8 <ast_set_periodic_interrupt+0x9c>
			irq_register_handler(ast_per0_interrupt_handler, AST_IRQ_NR, AST_IRQ_LEVEL);
800027a4:	30 1a       	mov	r10,1
800027a6:	e0 6b 02 82 	mov	r11,642
800027aa:	49 5c       	lddpc	r12,800027fc <ast_set_periodic_interrupt+0xa0>
800027ac:	f0 1f 00 15 	mcall	80002800 <ast_set_periodic_interrupt+0xa4>
800027b0:	c1 98       	rjmp	800027e2 <ast_set_periodic_interrupt+0x86>
		}
	else
		{
			avr32_ast_pir1_t pre;
			pre.insel = prescaler;
800027b2:	ef 38 ff f0 	ld.ub	r8,r7[-16]
800027b6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800027ba:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800027be:	ee f8 ff f8 	ld.w	r8,r7[-8]
800027c2:	f1 d9 d0 05 	bfins	r8,r9,0x0,0x5
800027c6:	ef 48 ff f8 	st.w	r7[-8],r8
			ast_set_periodic1_value(AST_RTC, pre);
800027ca:	ee fb ff f8 	ld.w	r11,r7[-8]
800027ce:	fe 7c 18 00 	mov	r12,-59392
800027d2:	f0 1f 00 0d 	mcall	80002804 <ast_set_periodic_interrupt+0xa8>
			irq_register_handler(ast_per1_interrupt_handler, AST_IRQ_NR, AST_IRQ_LEVEL);
800027d6:	30 1a       	mov	r10,1
800027d8:	e0 6b 02 82 	mov	r11,642
800027dc:	48 bc       	lddpc	r12,80002808 <ast_set_periodic_interrupt+0xac>
800027de:	f0 1f 00 09 	mcall	80002800 <ast_set_periodic_interrupt+0xa4>
		}
	ast_enable_periodic_interrupt(AST_RTC,periodic_channel);
800027e2:	ef 38 ff ec 	ld.ub	r8,r7[-20]
800027e6:	10 9b       	mov	r11,r8
800027e8:	fe 7c 18 00 	mov	r12,-59392
800027ec:	f0 1f 00 08 	mcall	8000280c <ast_set_periodic_interrupt+0xb0>
};
800027f0:	2f bd       	sub	sp,-20
800027f2:	e3 cd 80 80 	ldm	sp++,r7,pc
800027f6:	00 00       	add	r0,r0
800027f8:	80 00       	ld.sh	r0,r0[0x0]
800027fa:	21 d4       	sub	r4,29
800027fc:	80 00       	ld.sh	r0,r0[0x0]
800027fe:	27 10       	sub	r0,113
80002800:	80 00       	ld.sh	r0,r0[0x0]
80002802:	6f 0c       	ld.w	r12,r7[0x40]
80002804:	80 00       	ld.sh	r0,r0[0x0]
80002806:	22 14       	sub	r4,33
80002808:	80 00       	ld.sh	r0,r0[0x0]
8000280a:	27 34       	sub	r4,115
8000280c:	80 00       	ld.sh	r0,r0[0x0]
8000280e:	22 dc       	sub	r12,45

80002810 <flashcdw_set_wait_state>:
	return (AVR32_FLASHCDW.fcr & AVR32_FLASHCDW_FCR_FWS_MASK) >> AVR32_FLASHCDW_FCR_FWS_OFFSET;
}


void flashcdw_set_wait_state(unsigned int wait_state)
{
80002810:	eb cd 40 80 	pushm	r7,lr
80002814:	1a 97       	mov	r7,sp
80002816:	20 2d       	sub	sp,8
80002818:	ef 4c ff f8 	st.w	r7[-8],r12
	u_avr32_flashcdw_fcr_t u_avr32_flashcdw_fcr = {AVR32_FLASHCDW.fcr};
8000281c:	fe 68 14 00 	mov	r8,-125952
80002820:	70 08       	ld.w	r8,r8[0x0]
80002822:	30 09       	mov	r9,0
80002824:	ef 49 ff fc 	st.w	r7[-4],r9
80002828:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcr.FCR.fws = wait_state;
8000282c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002830:	5c 58       	castu.b	r8
80002832:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002836:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000283a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000283e:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80002842:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_FLASHCDW.fcr = u_avr32_flashcdw_fcr.fcr;
80002846:	fe 68 14 00 	mov	r8,-125952
8000284a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000284e:	91 09       	st.w	r8[0x0],r9
}
80002850:	2f ed       	sub	sp,-8
80002852:	e3 cd 80 80 	ldm	sp++,r7,pc
80002856:	d7 03       	nop

80002858 <flashcdw_set_flash_waitstate_and_readmode>:


void flashcdw_set_flash_waitstate_and_readmode(unsigned long cpu_f_hz)
{
80002858:	eb cd 40 80 	pushm	r7,lr
8000285c:	1a 97       	mov	r7,sp
8000285e:	20 1d       	sub	sp,4
80002860:	ef 4c ff fc 	st.w	r7[-4],r12
	if (cpu_f_hz > AVR32_FLASHCDW_FWS_0_MAX_FREQ) { // > 15MHz
80002864:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002868:	e0 69 e1 c0 	mov	r9,57792
8000286c:	ea 19 00 e4 	orh	r9,0xe4
80002870:	12 38       	cp.w	r8,r9
80002872:	e0 88 00 1b 	brls	800028a8 <flashcdw_set_flash_waitstate_and_readmode+0x50>
		if (cpu_f_hz <= AVR32_FLASHCDW_FWS_1_MAX_FREQ) { // <= 30MHz
80002876:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000287a:	e0 69 c3 80 	mov	r9,50048
8000287e:	ea 19 01 c9 	orh	r9,0x1c9
80002882:	12 38       	cp.w	r8,r9
80002884:	e0 8b 00 0a 	brhi	80002898 <flashcdw_set_flash_waitstate_and_readmode+0x40>
			// Set a wait-state, disable the high-speed read mode.
			flashcdw_set_wait_state(1);
80002888:	30 1c       	mov	r12,1
8000288a:	f0 1f 00 0d 	mcall	800028bc <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
8000288e:	3f fb       	mov	r11,-1
80002890:	31 1c       	mov	r12,17
80002892:	f0 1f 00 0c 	mcall	800028c0 <flashcdw_set_flash_waitstate_and_readmode+0x68>
80002896:	c1 08       	rjmp	800028b6 <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		} else {
			// Set a wait-state, enable the high-speed read mode.
			flashcdw_set_wait_state(1);
80002898:	30 1c       	mov	r12,1
8000289a:	f0 1f 00 09 	mcall	800028bc <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSEN, -1);
8000289e:	3f fb       	mov	r11,-1
800028a0:	31 0c       	mov	r12,16
800028a2:	f0 1f 00 08 	mcall	800028c0 <flashcdw_set_flash_waitstate_and_readmode+0x68>
800028a6:	c0 88       	rjmp	800028b6 <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		}
	} else { // <= 15MHz
		// No wait-state, disable the high-speed read mode
		flashcdw_set_wait_state(0);
800028a8:	30 0c       	mov	r12,0
800028aa:	f0 1f 00 05 	mcall	800028bc <flashcdw_set_flash_waitstate_and_readmode+0x64>
		flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
800028ae:	3f fb       	mov	r11,-1
800028b0:	31 1c       	mov	r12,17
800028b2:	f0 1f 00 04 	mcall	800028c0 <flashcdw_set_flash_waitstate_and_readmode+0x68>
	}
}
800028b6:	2f fd       	sub	sp,-4
800028b8:	e3 cd 80 80 	ldm	sp++,r7,pc
800028bc:	80 00       	ld.sh	r0,r0[0x0]
800028be:	28 10       	sub	r0,-127
800028c0:	80 00       	ld.sh	r0,r0[0x0]
800028c2:	29 10       	sub	r0,-111

800028c4 <flashcdw_is_ready>:
 */
//! @{


bool flashcdw_is_ready(void)
{
800028c4:	eb cd 40 80 	pushm	r7,lr
800028c8:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_FRDY_MASK) != 0);
800028ca:	fe 68 14 00 	mov	r8,-125952
800028ce:	70 28       	ld.w	r8,r8[0x8]
800028d0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800028d4:	5c 58       	castu.b	r8
}
800028d6:	10 9c       	mov	r12,r8
800028d8:	e3 cd 80 80 	ldm	sp++,r7,pc

800028dc <flashcdw_default_wait_until_ready>:


void flashcdw_default_wait_until_ready(void)
{
800028dc:	eb cd 40 80 	pushm	r7,lr
800028e0:	1a 97       	mov	r7,sp
	while (!flashcdw_is_ready());
800028e2:	f0 1f 00 05 	mcall	800028f4 <flashcdw_default_wait_until_ready+0x18>
800028e6:	18 98       	mov	r8,r12
800028e8:	ec 18 00 01 	eorl	r8,0x1
800028ec:	5c 58       	castu.b	r8
800028ee:	cf a1       	brne	800028e2 <flashcdw_default_wait_until_ready+0x6>
}
800028f0:	e3 cd 80 80 	ldm	sp++,r7,pc
800028f4:	80 00       	ld.sh	r0,r0[0x0]
800028f6:	28 c4       	sub	r4,-116

800028f8 <flashcdw_get_error_status>:
 *          Flash Status Register (FSR). This function is therefore not part of
 *          the driver's API which instead presents \ref flashcdw_is_lock_error
 *          and \ref flashcdw_is_programming_error.
 */
static unsigned int flashcdw_get_error_status(void)
{
800028f8:	eb cd 40 80 	pushm	r7,lr
800028fc:	1a 97       	mov	r7,sp
	return AVR32_FLASHCDW.fsr & (AVR32_FLASHCDW_FSR_LOCKE_MASK |
800028fe:	fe 68 14 00 	mov	r8,-125952
80002902:	70 28       	ld.w	r8,r8[0x8]
80002904:	e2 18 00 0c 	andl	r8,0xc,COH
			AVR32_FLASHCDW_FSR_PROGE_MASK);
}
80002908:	10 9c       	mov	r12,r8
8000290a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000290e:	d7 03       	nop

80002910 <flashcdw_issue_command>:
	return (AVR32_FLASHCDW.fcmd & AVR32_FLASHCDW_FCMD_PAGEN_MASK) >> AVR32_FLASHCDW_FCMD_PAGEN_OFFSET;
}


void flashcdw_issue_command(unsigned int command, int page_number)
{
80002910:	eb cd 40 80 	pushm	r7,lr
80002914:	1a 97       	mov	r7,sp
80002916:	20 3d       	sub	sp,12
80002918:	ef 4c ff f8 	st.w	r7[-8],r12
8000291c:	ef 4b ff f4 	st.w	r7[-12],r11
	u_avr32_flashcdw_fcmd_t u_avr32_flashcdw_fcmd;

	flashcdw_wait_until_ready();
80002920:	49 b8       	lddpc	r8,8000298c <flashcdw_issue_command+0x7c>
80002922:	70 08       	ld.w	r8,r8[0x0]
80002924:	5d 18       	icall	r8
	u_avr32_flashcdw_fcmd.fcmd = AVR32_FLASHCDW.fcmd;
80002926:	fe 68 14 00 	mov	r8,-125952
8000292a:	70 18       	ld.w	r8,r8[0x4]
8000292c:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcmd.FCMD.cmd = command;
80002930:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002934:	5c 58       	castu.b	r8
80002936:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
8000293a:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000293e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002942:	f1 d9 d0 06 	bfins	r8,r9,0x0,0x6
80002946:	ef 48 ff fc 	st.w	r7[-4],r8
	if (page_number >= 0) {
8000294a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000294e:	58 08       	cp.w	r8,0
80002950:	c0 b5       	brlt	80002966 <flashcdw_issue_command+0x56>
		u_avr32_flashcdw_fcmd.FCMD.pagen = page_number;
80002952:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002956:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000295a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000295e:	f1 d9 d1 10 	bfins	r8,r9,0x8,0x10
80002962:	ef 48 ff fc 	st.w	r7[-4],r8
	}
	u_avr32_flashcdw_fcmd.FCMD.key = AVR32_FLASHCDW_FCMD_KEY_KEY;
80002966:	3a 58       	mov	r8,-91
80002968:	ef 68 ff fc 	st.b	r7[-4],r8
	AVR32_FLASHCDW.fcmd = u_avr32_flashcdw_fcmd.fcmd;
8000296c:	fe 68 14 00 	mov	r8,-125952
80002970:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002974:	91 19       	st.w	r8[0x4],r9
	flashcdw_error_status = flashcdw_get_error_status();
80002976:	f0 1f 00 07 	mcall	80002990 <flashcdw_issue_command+0x80>
8000297a:	18 99       	mov	r9,r12
8000297c:	48 68       	lddpc	r8,80002994 <flashcdw_issue_command+0x84>
8000297e:	91 09       	st.w	r8[0x0],r9
	flashcdw_wait_until_ready();
80002980:	48 38       	lddpc	r8,8000298c <flashcdw_issue_command+0x7c>
80002982:	70 08       	ld.w	r8,r8[0x0]
80002984:	5d 18       	icall	r8
}
80002986:	2f dd       	sub	sp,-12
80002988:	e3 cd 80 80 	ldm	sp++,r7,pc
8000298c:	00 00       	add	r0,r0
8000298e:	00 04       	add	r4,r0
80002990:	80 00       	ld.sh	r0,r0[0x0]
80002992:	28 f8       	sub	r8,-113
80002994:	00 00       	add	r0,r0
80002996:	05 10       	ld.sh	r0,r2++

80002998 <flashcdw_clear_page_buffer>:
 */
//! @{


void flashcdw_clear_page_buffer(void)
{
80002998:	eb cd 40 80 	pushm	r7,lr
8000299c:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_CPB, -1);
8000299e:	3f fb       	mov	r11,-1
800029a0:	30 3c       	mov	r12,3
800029a2:	f0 1f 00 03 	mcall	800029ac <flashcdw_clear_page_buffer+0x14>
}
800029a6:	e3 cd 80 80 	ldm	sp++,r7,pc
800029aa:	00 00       	add	r0,r0
800029ac:	80 00       	ld.sh	r0,r0[0x0]
800029ae:	29 10       	sub	r0,-111

800029b0 <flashcdw_is_page_erased>:


bool flashcdw_is_page_erased(void)
{
800029b0:	eb cd 40 80 	pushm	r7,lr
800029b4:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_QPRR_MASK) != 0);
800029b6:	fe 68 14 00 	mov	r8,-125952
800029ba:	70 28       	ld.w	r8,r8[0x8]
800029bc:	e2 18 00 20 	andl	r8,0x20,COH
800029c0:	5f 18       	srne	r8
800029c2:	5c 58       	castu.b	r8
}
800029c4:	10 9c       	mov	r12,r8
800029c6:	e3 cd 80 80 	ldm	sp++,r7,pc
800029ca:	d7 03       	nop

800029cc <flashcdw_quick_page_read>:


bool flashcdw_quick_page_read(int page_number)
{
800029cc:	eb cd 40 80 	pushm	r7,lr
800029d0:	1a 97       	mov	r7,sp
800029d2:	20 1d       	sub	sp,4
800029d4:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPR, page_number);
800029d8:	ee fb ff fc 	ld.w	r11,r7[-4]
800029dc:	30 cc       	mov	r12,12
800029de:	f0 1f 00 05 	mcall	800029f0 <flashcdw_quick_page_read+0x24>
	return flashcdw_is_page_erased();
800029e2:	f0 1f 00 05 	mcall	800029f4 <flashcdw_quick_page_read+0x28>
800029e6:	18 98       	mov	r8,r12
}
800029e8:	10 9c       	mov	r12,r8
800029ea:	2f fd       	sub	sp,-4
800029ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800029f0:	80 00       	ld.sh	r0,r0[0x0]
800029f2:	29 10       	sub	r0,-111
800029f4:	80 00       	ld.sh	r0,r0[0x0]
800029f6:	29 b0       	sub	r0,-101

800029f8 <flashcdw_erase_page>:


bool flashcdw_erase_page(int page_number, bool check)
{
800029f8:	eb cd 40 80 	pushm	r7,lr
800029fc:	1a 97       	mov	r7,sp
800029fe:	20 4d       	sub	sp,16
80002a00:	ef 4c ff f4 	st.w	r7[-12],r12
80002a04:	16 98       	mov	r8,r11
80002a06:	ef 68 ff f0 	st.b	r7[-16],r8
	bool page_erased = true;
80002a0a:	30 18       	mov	r8,1
80002a0c:	ef 68 ff fb 	st.b	r7[-5],r8

	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EP, page_number);
80002a10:	ee fb ff f4 	ld.w	r11,r7[-12]
80002a14:	30 2c       	mov	r12,2
80002a16:	f0 1f 00 10 	mcall	80002a54 <flashcdw_erase_page+0x5c>

	if (check) {
80002a1a:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80002a1e:	30 08       	mov	r8,0
80002a20:	f0 09 18 00 	cp.b	r9,r8
80002a24:	c1 20       	breq	80002a48 <flashcdw_erase_page+0x50>
		unsigned int error_status = flashcdw_error_status;
80002a26:	48 d8       	lddpc	r8,80002a58 <flashcdw_erase_page+0x60>
80002a28:	70 08       	ld.w	r8,r8[0x0]
80002a2a:	ef 48 ff fc 	st.w	r7[-4],r8
		page_erased = flashcdw_quick_page_read(-1);
80002a2e:	3f fc       	mov	r12,-1
80002a30:	f0 1f 00 0b 	mcall	80002a5c <flashcdw_erase_page+0x64>
80002a34:	18 98       	mov	r8,r12
80002a36:	ef 68 ff fb 	st.b	r7[-5],r8
		flashcdw_error_status |= error_status;
80002a3a:	48 88       	lddpc	r8,80002a58 <flashcdw_erase_page+0x60>
80002a3c:	70 09       	ld.w	r9,r8[0x0]
80002a3e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002a42:	10 49       	or	r9,r8
80002a44:	48 58       	lddpc	r8,80002a58 <flashcdw_erase_page+0x60>
80002a46:	91 09       	st.w	r8[0x0],r9
	}
	return page_erased;
80002a48:	ef 38 ff fb 	ld.ub	r8,r7[-5]
}
80002a4c:	10 9c       	mov	r12,r8
80002a4e:	2f cd       	sub	sp,-16
80002a50:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a54:	80 00       	ld.sh	r0,r0[0x0]
80002a56:	29 10       	sub	r0,-111
80002a58:	00 00       	add	r0,r0
80002a5a:	05 10       	ld.sh	r0,r2++
80002a5c:	80 00       	ld.sh	r0,r0[0x0]
80002a5e:	29 cc       	sub	r12,-100

80002a60 <flashcdw_write_page>:
	return all_pages_erased;
}


void flashcdw_write_page(int page_number)
{
80002a60:	eb cd 40 80 	pushm	r7,lr
80002a64:	1a 97       	mov	r7,sp
80002a66:	20 1d       	sub	sp,4
80002a68:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WP, page_number);
80002a6c:	ee fb ff fc 	ld.w	r11,r7[-4]
80002a70:	30 1c       	mov	r12,1
80002a72:	f0 1f 00 03 	mcall	80002a7c <flashcdw_write_page+0x1c>
}
80002a76:	2f fd       	sub	sp,-4
80002a78:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a7c:	80 00       	ld.sh	r0,r0[0x0]
80002a7e:	29 10       	sub	r0,-111

80002a80 <flashcdw_quick_user_page_read>:


bool flashcdw_quick_user_page_read(void)
{
80002a80:	eb cd 40 80 	pushm	r7,lr
80002a84:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPRUP, -1);
80002a86:	3f fb       	mov	r11,-1
80002a88:	30 fc       	mov	r12,15
80002a8a:	f0 1f 00 05 	mcall	80002a9c <flashcdw_quick_user_page_read+0x1c>
	return flashcdw_is_page_erased();
80002a8e:	f0 1f 00 05 	mcall	80002aa0 <flashcdw_quick_user_page_read+0x20>
80002a92:	18 98       	mov	r8,r12
}
80002a94:	10 9c       	mov	r12,r8
80002a96:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a9a:	00 00       	add	r0,r0
80002a9c:	80 00       	ld.sh	r0,r0[0x0]
80002a9e:	29 10       	sub	r0,-111
80002aa0:	80 00       	ld.sh	r0,r0[0x0]
80002aa2:	29 b0       	sub	r0,-101

80002aa4 <flashcdw_erase_user_page>:


bool flashcdw_erase_user_page(bool check)
{
80002aa4:	eb cd 40 80 	pushm	r7,lr
80002aa8:	1a 97       	mov	r7,sp
80002aaa:	20 1d       	sub	sp,4
80002aac:	18 98       	mov	r8,r12
80002aae:	ef 68 ff fc 	st.b	r7[-4],r8
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EUP, -1);
80002ab2:	3f fb       	mov	r11,-1
80002ab4:	30 ec       	mov	r12,14
80002ab6:	f0 1f 00 09 	mcall	80002ad8 <flashcdw_erase_user_page+0x34>
	return (check) ? flashcdw_quick_user_page_read() : true;
80002aba:	ef 39 ff fc 	ld.ub	r9,r7[-4]
80002abe:	30 08       	mov	r8,0
80002ac0:	f0 09 18 00 	cp.b	r9,r8
80002ac4:	c0 50       	breq	80002ace <flashcdw_erase_user_page+0x2a>
80002ac6:	f0 1f 00 06 	mcall	80002adc <flashcdw_erase_user_page+0x38>
80002aca:	18 98       	mov	r8,r12
80002acc:	c0 28       	rjmp	80002ad0 <flashcdw_erase_user_page+0x2c>
80002ace:	30 18       	mov	r8,1
}
80002ad0:	10 9c       	mov	r12,r8
80002ad2:	2f fd       	sub	sp,-4
80002ad4:	e3 cd 80 80 	ldm	sp++,r7,pc
80002ad8:	80 00       	ld.sh	r0,r0[0x0]
80002ada:	29 10       	sub	r0,-111
80002adc:	80 00       	ld.sh	r0,r0[0x0]
80002ade:	2a 80       	sub	r0,-88

80002ae0 <flashcdw_write_user_page>:


void flashcdw_write_user_page(void)
{
80002ae0:	eb cd 40 80 	pushm	r7,lr
80002ae4:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WUP, -1);
80002ae6:	3f fb       	mov	r11,-1
80002ae8:	30 dc       	mov	r12,13
80002aea:	f0 1f 00 03 	mcall	80002af4 <flashcdw_write_user_page+0x14>
}
80002aee:	e3 cd 80 80 	ldm	sp++,r7,pc
80002af2:	00 00       	add	r0,r0
80002af4:	80 00       	ld.sh	r0,r0[0x0]
80002af6:	29 10       	sub	r0,-111

80002af8 <flashcdw_memcpy>:
	return dst;
}


volatile void *flashcdw_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
80002af8:	eb cd 40 80 	pushm	r7,lr
80002afc:	1a 97       	mov	r7,sp
80002afe:	20 bd       	sub	sp,44
80002b00:	ef 4c ff e0 	st.w	r7[-32],r12
80002b04:	ef 4b ff dc 	st.w	r7[-36],r11
80002b08:	ef 4a ff d8 	st.w	r7[-40],r10
80002b0c:	12 98       	mov	r8,r9
80002b0e:	ef 68 ff d4 	st.b	r7[-44],r8
	uint16_t page_pos;
	Union64 flash_dword;
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
80002b12:	30 08       	mov	r8,0
80002b14:	ef 48 ff f0 	st.w	r7[-16],r8
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
80002b18:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002b1c:	ef 48 ff f8 	st.w	r7[-8],r8
	const uint8_t* src_buf=(const uint8_t*)src;
80002b20:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002b24:	ef 48 ff fc 	st.w	r7[-4],r8
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashcdw_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHCDW_USER_PAGE + AVR32_FLASHCDW_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;
80002b28:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002b2c:	e0 69 ff ff 	mov	r9,65535
80002b30:	ea 19 80 7f 	orh	r9,0x807f
80002b34:	12 38       	cp.w	r8,r9
80002b36:	5f b8       	srhi	r8
80002b38:	ef 68 ff ef 	st.b	r7[-17],r8

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));
80002b3c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002b40:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002b44:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
80002b48:	f2 08 01 08 	sub	r8,r9,r8
80002b4c:	ef 48 ff f4 	st.w	r7[-12],r8

	while ( nbytes ) {
80002b50:	c9 18       	rjmp	80002c72 <flashcdw_memcpy+0x17a>
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
80002b52:	f0 1f 00 50 	mcall	80002c90 <flashcdw_memcpy+0x198>
		error_status |= flashcdw_error_status;
80002b56:	4d 08       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002b58:	70 08       	ld.w	r8,r8[0x0]
80002b5a:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002b5e:	f3 e8 10 08 	or	r8,r9,r8
80002b62:	ef 48 ff f0 	st.w	r7[-16],r8

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
80002b66:	30 08       	mov	r8,0
80002b68:	ef 58 ff ec 	st.h	r7[-20],r8
80002b6c:	c4 b8       	rjmp	80002c02 <flashcdw_memcpy+0x10a>
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
80002b6e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002b72:	f0 e8 00 00 	ld.d	r8,r8[0]
80002b76:	ee e9 ff e4 	st.d	r7[-28],r8

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80002b7a:	30 08       	mov	r8,0
80002b7c:	ef 68 ff ee 	st.b	r7[-18],r8
80002b80:	c2 d8       	rjmp	80002bda <flashcdw_memcpy+0xe2>
				if ( nbytes && (flash_add == dest_add)) {
80002b82:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002b86:	58 08       	cp.w	r8,0
80002b88:	c1 f0       	breq	80002bc6 <flashcdw_memcpy+0xce>
80002b8a:	ee f9 ff f4 	ld.w	r9,r7[-12]
80002b8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002b92:	10 39       	cp.w	r9,r8
80002b94:	c1 91       	brne	80002bc6 <flashcdw_memcpy+0xce>
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
80002b96:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80002b9a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002b9e:	11 88       	ld.ub	r8,r8[0x0]
80002ba0:	ee 09 00 09 	add	r9,r7,r9
80002ba4:	f3 68 ff e4 	st.b	r9[-28],r8
80002ba8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002bac:	2f f8       	sub	r8,-1
80002bae:	ef 48 ff fc 	st.w	r7[-4],r8
					dest_add++;
80002bb2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002bb6:	2f f8       	sub	r8,-1
80002bb8:	ef 48 ff f8 	st.w	r7[-8],r8
					nbytes--;
80002bbc:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002bc0:	20 18       	sub	r8,1
80002bc2:	ef 48 ff d8 	st.w	r7[-40],r8
				}
				flash_add++;
80002bc6:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002bca:	2f f8       	sub	r8,-1
80002bcc:	ef 48 ff f4 	st.w	r7[-12],r8
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80002bd0:	ef 38 ff ee 	ld.ub	r8,r7[-18]
80002bd4:	2f f8       	sub	r8,-1
80002bd6:	ef 68 ff ee 	st.b	r7[-18],r8
80002bda:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80002bde:	30 78       	mov	r8,7
80002be0:	f0 09 18 00 	cp.b	r9,r8
80002be4:	fe 98 ff cf 	brls	80002b82 <flashcdw_memcpy+0x8a>
				}
				flash_add++;
			}

			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
80002be8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002bec:	20 88       	sub	r8,8
80002bee:	10 9a       	mov	r10,r8
80002bf0:	ee e8 ff e4 	ld.d	r8,r7[-28]
80002bf4:	f4 e9 00 00 	st.d	r10[0],r8
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
		error_status |= flashcdw_error_status;

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
80002bf8:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80002bfc:	2f 88       	sub	r8,-8
80002bfe:	ef 58 ff ec 	st.h	r7[-20],r8
80002c02:	ef 09 ff ec 	ld.sh	r9,r7[-20]
80002c06:	e0 68 00 ff 	mov	r8,255
80002c0a:	f0 09 19 00 	cp.h	r9,r8
80002c0e:	fe 98 ff b0 	brls	80002b6e <flashcdw_memcpy+0x76>
			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
		}

		// Erase the current page if requested and write it from the page buffer.
		if (erase) {
80002c12:	ef 39 ff d4 	ld.ub	r9,r7[-44]
80002c16:	30 08       	mov	r8,0
80002c18:	f0 09 18 00 	cp.b	r9,r8
80002c1c:	c1 70       	breq	80002c4a <flashcdw_memcpy+0x152>
			(b_user_page)? flashcdw_erase_user_page(false) : flashcdw_erase_page(-1, false);
80002c1e:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002c22:	30 08       	mov	r8,0
80002c24:	f0 09 18 00 	cp.b	r9,r8
80002c28:	c0 50       	breq	80002c32 <flashcdw_memcpy+0x13a>
80002c2a:	30 0c       	mov	r12,0
80002c2c:	f0 1f 00 1b 	mcall	80002c98 <flashcdw_memcpy+0x1a0>
80002c30:	c0 58       	rjmp	80002c3a <flashcdw_memcpy+0x142>
80002c32:	30 0b       	mov	r11,0
80002c34:	3f fc       	mov	r12,-1
80002c36:	f0 1f 00 1a 	mcall	80002c9c <flashcdw_memcpy+0x1a4>
			error_status |= flashcdw_error_status;
80002c3a:	49 78       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002c3c:	70 08       	ld.w	r8,r8[0x0]
80002c3e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c42:	f3 e8 10 08 	or	r8,r9,r8
80002c46:	ef 48 ff f0 	st.w	r7[-16],r8
		}

		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
80002c4a:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002c4e:	30 08       	mov	r8,0
80002c50:	f0 09 18 00 	cp.b	r9,r8
80002c54:	c0 40       	breq	80002c5c <flashcdw_memcpy+0x164>
80002c56:	f0 1f 00 13 	mcall	80002ca0 <flashcdw_memcpy+0x1a8>
80002c5a:	c0 48       	rjmp	80002c62 <flashcdw_memcpy+0x16a>
80002c5c:	3f fc       	mov	r12,-1
80002c5e:	f0 1f 00 12 	mcall	80002ca4 <flashcdw_memcpy+0x1ac>
		error_status |= flashcdw_error_status;
80002c62:	48 d8       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002c64:	70 08       	ld.w	r8,r8[0x0]
80002c66:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c6a:	f3 e8 10 08 	or	r8,r9,r8
80002c6e:	ef 48 ff f0 	st.w	r7[-16],r8

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));

	while ( nbytes ) {
80002c72:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c76:	58 08       	cp.w	r8,0
80002c78:	fe 91 ff 6d 	brne	80002b52 <flashcdw_memcpy+0x5a>
		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
		error_status |= flashcdw_error_status;
	}
	// Update the FLASHC error status.
	flashcdw_error_status = error_status;
80002c7c:	48 68       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002c7e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c82:	91 09       	st.w	r8[0x0],r9

	// Return the initial destination pointer as the standard memcpy function does.
	return dst;
80002c84:	ee f8 ff e0 	ld.w	r8,r7[-32]
}
80002c88:	10 9c       	mov	r12,r8
80002c8a:	2f 5d       	sub	sp,-44
80002c8c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002c90:	80 00       	ld.sh	r0,r0[0x0]
80002c92:	29 98       	sub	r8,-103
80002c94:	00 00       	add	r0,r0
80002c96:	05 10       	ld.sh	r0,r2++
80002c98:	80 00       	ld.sh	r0,r0[0x0]
80002c9a:	2a a4       	sub	r4,-86
80002c9c:	80 00       	ld.sh	r0,r0[0x0]
80002c9e:	29 f8       	sub	r8,-97
80002ca0:	80 00       	ld.sh	r0,r0[0x0]
80002ca2:	2a e0       	sub	r0,-82
80002ca4:	80 00       	ld.sh	r0,r0[0x0]
80002ca6:	2a 60       	sub	r0,-90

80002ca8 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002ca8:	eb cd 40 80 	pushm	r7,lr
80002cac:	1a 97       	mov	r7,sp
80002cae:	20 4d       	sub	sp,16
80002cb0:	ef 4c ff f4 	st.w	r7[-12],r12
80002cb4:	ef 4b ff f0 	st.w	r7[-16],r11
	uint32_t status = GPIO_SUCCESS;
80002cb8:	30 08       	mov	r8,0
80002cba:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t i;

	for (i = 0; i < size; i++) {
80002cbe:	30 08       	mov	r8,0
80002cc0:	ef 48 ff fc 	st.w	r7[-4],r8
80002cc4:	c1 c8       	rjmp	80002cfc <gpio_enable_module+0x54>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002cc6:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cca:	70 19       	ld.w	r9,r8[0x4]
80002ccc:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cd0:	70 08       	ld.w	r8,r8[0x0]
80002cd2:	12 9b       	mov	r11,r9
80002cd4:	10 9c       	mov	r12,r8
80002cd6:	f0 1f 00 10 	mcall	80002d14 <gpio_enable_module+0x6c>
80002cda:	18 98       	mov	r8,r12
80002cdc:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002ce0:	f3 e8 10 08 	or	r8,r9,r8
80002ce4:	ef 48 ff f8 	st.w	r7[-8],r8
		gpiomap++;
80002ce8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cec:	2f 88       	sub	r8,-8
80002cee:	ef 48 ff f4 	st.w	r7[-12],r8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002cf2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002cf6:	2f f8       	sub	r8,-1
80002cf8:	ef 48 ff fc 	st.w	r7[-4],r8
80002cfc:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002d00:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002d04:	10 39       	cp.w	r9,r8
80002d06:	ce 03       	brcs	80002cc6 <gpio_enable_module+0x1e>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
80002d08:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
80002d0c:	10 9c       	mov	r12,r8
80002d0e:	2f cd       	sub	sp,-16
80002d10:	e3 cd 80 80 	ldm	sp++,r7,pc
80002d14:	80 00       	ld.sh	r0,r0[0x0]
80002d16:	2d 18       	sub	r8,-47

80002d18 <gpio_enable_module_pin>:
 * \param function The pin function.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
80002d18:	eb cd 40 80 	pushm	r7,lr
80002d1c:	1a 97       	mov	r7,sp
80002d1e:	20 3d       	sub	sp,12
80002d20:	ef 4c ff f8 	st.w	r7[-8],r12
80002d24:	ef 4b ff f4 	st.w	r7[-12],r11
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002d28:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d2c:	a5 98       	lsr	r8,0x5
80002d2e:	a9 78       	lsl	r8,0x9
80002d30:	e0 28 d8 00 	sub	r8,55296
80002d34:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable the correct function. */
	switch (function) {
80002d38:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002d3c:	58 78       	cp.w	r8,7
80002d3e:	e0 8b 01 16 	brhi	80002f6a <gpio_enable_module_pin+0x252>
80002d42:	fe f9 02 4e 	ld.w	r9,pc[590]
80002d46:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002d4a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d4e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d52:	30 19       	mov	r9,1
80002d54:	f2 08 09 48 	lsl	r8,r9,r8
80002d58:	10 99       	mov	r9,r8
80002d5a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d5e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002d60:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d64:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d68:	30 19       	mov	r9,1
80002d6a:	f2 08 09 48 	lsl	r8,r9,r8
80002d6e:	10 99       	mov	r9,r8
80002d70:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d74:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002d76:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d7a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d7e:	30 19       	mov	r9,1
80002d80:	f2 08 09 48 	lsl	r8,r9,r8
80002d84:	10 99       	mov	r9,r8
80002d86:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d8a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002d8c:	cf 18       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002d8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d92:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d96:	30 19       	mov	r9,1
80002d98:	f2 08 09 48 	lsl	r8,r9,r8
80002d9c:	10 99       	mov	r9,r8
80002d9e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002da2:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002da4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002da8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dac:	30 19       	mov	r9,1
80002dae:	f2 08 09 48 	lsl	r8,r9,r8
80002db2:	10 99       	mov	r9,r8
80002db4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002db8:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002dba:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dbe:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dc2:	30 19       	mov	r9,1
80002dc4:	f2 08 09 48 	lsl	r8,r9,r8
80002dc8:	10 99       	mov	r9,r8
80002dca:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dce:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002dd0:	cc f8       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002dd2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dd6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dda:	30 19       	mov	r9,1
80002ddc:	f2 08 09 48 	lsl	r8,r9,r8
80002de0:	10 99       	mov	r9,r8
80002de2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002de6:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002de8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dec:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002df0:	30 19       	mov	r9,1
80002df2:	f2 08 09 48 	lsl	r8,r9,r8
80002df6:	10 99       	mov	r9,r8
80002df8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dfc:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002dfe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e02:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e06:	30 19       	mov	r9,1
80002e08:	f2 08 09 48 	lsl	r8,r9,r8
80002e0c:	10 99       	mov	r9,r8
80002e0e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e12:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002e14:	ca d8       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002e16:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e1a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e1e:	30 19       	mov	r9,1
80002e20:	f2 08 09 48 	lsl	r8,r9,r8
80002e24:	10 99       	mov	r9,r8
80002e26:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e2a:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002e2c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e30:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e34:	30 19       	mov	r9,1
80002e36:	f2 08 09 48 	lsl	r8,r9,r8
80002e3a:	10 99       	mov	r9,r8
80002e3c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e40:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002e42:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e46:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e4a:	30 19       	mov	r9,1
80002e4c:	f2 08 09 48 	lsl	r8,r9,r8
80002e50:	10 99       	mov	r9,r8
80002e52:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e56:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002e58:	c8 b8       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002e5a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e5e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e62:	30 19       	mov	r9,1
80002e64:	f2 08 09 48 	lsl	r8,r9,r8
80002e68:	10 99       	mov	r9,r8
80002e6a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e6e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002e70:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e74:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e78:	30 19       	mov	r9,1
80002e7a:	f2 08 09 48 	lsl	r8,r9,r8
80002e7e:	10 99       	mov	r9,r8
80002e80:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e84:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002e86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e8a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e8e:	30 19       	mov	r9,1
80002e90:	f2 08 09 48 	lsl	r8,r9,r8
80002e94:	10 99       	mov	r9,r8
80002e96:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e9a:	91 d9       	st.w	r8[0x34],r9
		break;
80002e9c:	c6 98       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002e9e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ea2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ea6:	30 19       	mov	r9,1
80002ea8:	f2 08 09 48 	lsl	r8,r9,r8
80002eac:	10 99       	mov	r9,r8
80002eae:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002eb2:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002eb4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002eb8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ebc:	30 19       	mov	r9,1
80002ebe:	f2 08 09 48 	lsl	r8,r9,r8
80002ec2:	10 99       	mov	r9,r8
80002ec4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ec8:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002eca:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ece:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ed2:	30 19       	mov	r9,1
80002ed4:	f2 08 09 48 	lsl	r8,r9,r8
80002ed8:	10 99       	mov	r9,r8
80002eda:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ede:	91 d9       	st.w	r8[0x34],r9
		break;
80002ee0:	c4 78       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002ee2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ee6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002eea:	30 19       	mov	r9,1
80002eec:	f2 08 09 48 	lsl	r8,r9,r8
80002ef0:	10 99       	mov	r9,r8
80002ef2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ef6:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002ef8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002efc:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f00:	30 19       	mov	r9,1
80002f02:	f2 08 09 48 	lsl	r8,r9,r8
80002f06:	10 99       	mov	r9,r8
80002f08:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f0c:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002f0e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f12:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f16:	30 19       	mov	r9,1
80002f18:	f2 08 09 48 	lsl	r8,r9,r8
80002f1c:	10 99       	mov	r9,r8
80002f1e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f22:	91 d9       	st.w	r8[0x34],r9
		break;
80002f24:	c2 58       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f26:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f2a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f2e:	30 19       	mov	r9,1
80002f30:	f2 08 09 48 	lsl	r8,r9,r8
80002f34:	10 99       	mov	r9,r8
80002f36:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f3a:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f3c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f40:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f44:	30 19       	mov	r9,1
80002f46:	f2 08 09 48 	lsl	r8,r9,r8
80002f4a:	10 99       	mov	r9,r8
80002f4c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f50:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002f52:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f56:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f5a:	30 19       	mov	r9,1
80002f5c:	f2 08 09 48 	lsl	r8,r9,r8
80002f60:	10 99       	mov	r9,r8
80002f62:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f66:	91 d9       	st.w	r8[0x34],r9
		break;
80002f68:	c0 38       	rjmp	80002f6e <gpio_enable_module_pin+0x256>
#endif

	default:
		return GPIO_INVALID_ARGUMENT;
80002f6a:	30 18       	mov	r8,1
80002f6c:	c0 d8       	rjmp	80002f86 <gpio_enable_module_pin+0x26e>
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002f6e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f72:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f76:	30 19       	mov	r9,1
80002f78:	f2 08 09 48 	lsl	r8,r9,r8
80002f7c:	10 99       	mov	r9,r8
80002f7e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f82:	91 29       	st.w	r8[0x8],r9

	return GPIO_SUCCESS;
80002f84:	30 08       	mov	r8,0
}
80002f86:	10 9c       	mov	r12,r8
80002f88:	2f dd       	sub	sp,-12
80002f8a:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f8e:	00 00       	add	r0,r0
80002f90:	80 00       	ld.sh	r0,r0[0x0]
80002f92:	d0 00       	acall	0x0

80002f94 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80002f94:	eb cd 40 80 	pushm	r7,lr
80002f98:	1a 97       	mov	r7,sp
80002f9a:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002f9c:	e1 b8 00 00 	mfsr	r8,0x0
80002fa0:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80002fa4:	d3 03       	ssrf	0x10

	return flags;
80002fa6:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002faa:	10 9c       	mov	r12,r8
80002fac:	2f fd       	sub	sp,-4
80002fae:	e3 cd 80 80 	ldm	sp++,r7,pc

80002fb2 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80002fb2:	eb cd 40 80 	pushm	r7,lr
80002fb6:	1a 97       	mov	r7,sp
80002fb8:	20 1d       	sub	sp,4
80002fba:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80002fbe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002fc2:	e6 18 00 01 	andh	r8,0x1,COH
80002fc6:	5f 08       	sreq	r8
80002fc8:	5c 58       	castu.b	r8
}
80002fca:	10 9c       	mov	r12,r8
80002fcc:	2f fd       	sub	sp,-4
80002fce:	e3 cd 80 80 	ldm	sp++,r7,pc
80002fd2:	d7 03       	nop

80002fd4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80002fd4:	eb cd 40 80 	pushm	r7,lr
80002fd8:	1a 97       	mov	r7,sp
80002fda:	20 1d       	sub	sp,4
80002fdc:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002fe0:	ee fc ff fc 	ld.w	r12,r7[-4]
80002fe4:	f0 1f 00 05 	mcall	80002ff8 <cpu_irq_restore+0x24>
80002fe8:	18 98       	mov	r8,r12
80002fea:	58 08       	cp.w	r8,0
80002fec:	c0 20       	breq	80002ff0 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80002fee:	d5 03       	csrf	0x10
   }

	barrier();
}
80002ff0:	2f fd       	sub	sp,-4
80002ff2:	e3 cd 80 80 	ldm	sp++,r7,pc
80002ff6:	00 00       	add	r0,r0
80002ff8:	80 00       	ld.sh	r0,r0[0x0]
80002ffa:	2f b2       	sub	r2,-5

80002ffc <pdca_get_handler>:

#include "compiler.h"
#include "pdca.h"

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
80002ffc:	eb cd 40 80 	pushm	r7,lr
80003000:	1a 97       	mov	r7,sp
80003002:	20 2d       	sub	sp,8
80003004:	18 98       	mov	r8,r12
80003006:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
8000300a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000300e:	a7 68       	lsl	r8,0x6
80003010:	e0 38 00 00 	sub	r8,65536
80003014:	ef 48 ff fc 	st.w	r7[-4],r8

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80003018:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000301c:	30 68       	mov	r8,6
8000301e:	f0 09 18 00 	cp.b	r9,r8
80003022:	e0 88 00 04 	brls	8000302a <pdca_get_handler+0x2e>
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
80003026:	3f f8       	mov	r8,-1
80003028:	c0 38       	rjmp	8000302e <pdca_get_handler+0x32>
	}

	return pdca_channel;
8000302a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000302e:	10 9c       	mov	r12,r8
80003030:	2f ed       	sub	sp,-8
80003032:	e3 cd 80 80 	ldm	sp++,r7,pc
80003036:	d7 03       	nop

80003038 <pdca_init_channel>:

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80003038:	eb cd 40 80 	pushm	r7,lr
8000303c:	1a 97       	mov	r7,sp
8000303e:	20 4d       	sub	sp,16
80003040:	18 98       	mov	r8,r12
80003042:	ef 4b ff f0 	st.w	r7[-16],r11
80003046:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000304a:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000304e:	10 9c       	mov	r12,r8
80003050:	f0 1f 00 29 	mcall	800030f4 <pdca_init_channel+0xbc>
80003054:	18 98       	mov	r8,r12
			pdca_ch_number);
80003056:	ef 48 ff f8 	st.w	r7[-8],r8

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
8000305a:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000305e:	10 9c       	mov	r12,r8
80003060:	f0 1f 00 26 	mcall	800030f8 <pdca_init_channel+0xc0>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80003064:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003068:	10 9c       	mov	r12,r8
8000306a:	f0 1f 00 25 	mcall	800030fc <pdca_init_channel+0xc4>
	
	irqflags_t flags = cpu_irq_save();
8000306e:	f0 1f 00 25 	mcall	80003100 <pdca_init_channel+0xc8>
80003072:	18 98       	mov	r8,r12
80003074:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->mar = (uint32_t)opt->addr;
80003078:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000307c:	70 08       	ld.w	r8,r8[0x0]
8000307e:	10 99       	mov	r9,r8
80003080:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003084:	91 09       	st.w	r8[0x0],r9
	pdca_channel->tcr = opt->size;
80003086:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000308a:	70 19       	ld.w	r9,r8[0x4]
8000308c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003090:	91 29       	st.w	r8[0x8],r9
	pdca_channel->psr = opt->pid;
80003092:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003096:	70 49       	ld.w	r9,r8[0x10]
80003098:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000309c:	91 19       	st.w	r8[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
8000309e:	ee f8 ff f0 	ld.w	r8,r7[-16]
800030a2:	70 28       	ld.w	r8,r8[0x8]
800030a4:	10 99       	mov	r9,r8
800030a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030aa:	91 39       	st.w	r8[0xc],r9
	pdca_channel->tcrr = opt->r_size;
800030ac:	ee f8 ff f0 	ld.w	r8,r7[-16]
800030b0:	70 39       	ld.w	r9,r8[0xc]
800030b2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030b6:	91 49       	st.w	r8[0x10],r9
	pdca_channel->mr =
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
800030b8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800030bc:	f1 38 00 18 	ld.ub	r8,r8[24]
800030c0:	a3 68       	lsl	r8,0x2
800030c2:	10 99       	mov	r9,r8
800030c4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800030c8:	70 58       	ld.w	r8,r8[0x14]
800030ca:	10 49       	or	r9,r8
	pdca_channel->mar = (uint32_t)opt->addr;
	pdca_channel->tcr = opt->size;
	pdca_channel->psr = opt->pid;
	pdca_channel->marr = (uint32_t)opt->r_addr;
	pdca_channel->tcrr = opt->r_size;
	pdca_channel->mr =
800030cc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030d0:	91 69       	st.w	r8[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
800030d2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030d6:	e0 69 01 00 	mov	r9,256
800030da:	91 59       	st.w	r8[0x14],r9
	pdca_channel->isr;
800030dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030e0:	70 b8       	ld.w	r8,r8[0x2c]
	
	cpu_irq_restore(flags);
800030e2:	ee fc ff fc 	ld.w	r12,r7[-4]
800030e6:	f0 1f 00 08 	mcall	80003104 <pdca_init_channel+0xcc>

	return PDCA_SUCCESS;
800030ea:	30 08       	mov	r8,0
}
800030ec:	10 9c       	mov	r12,r8
800030ee:	2f cd       	sub	sp,-16
800030f0:	e3 cd 80 80 	ldm	sp++,r7,pc
800030f4:	80 00       	ld.sh	r0,r0[0x0]
800030f6:	2f fc       	sub	r12,-1
800030f8:	80 00       	ld.sh	r0,r0[0x0]
800030fa:	31 68       	mov	r8,22
800030fc:	80 00       	ld.sh	r0,r0[0x0]
800030fe:	31 e8       	mov	r8,30
80003100:	80 00       	ld.sh	r0,r0[0x0]
80003102:	2f 94       	sub	r4,-7
80003104:	80 00       	ld.sh	r0,r0[0x0]
80003106:	2f d4       	sub	r4,-3

80003108 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80003108:	eb cd 40 80 	pushm	r7,lr
8000310c:	1a 97       	mov	r7,sp
8000310e:	20 2d       	sub	sp,8
80003110:	18 98       	mov	r8,r12
80003112:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003116:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000311a:	10 9c       	mov	r12,r8
8000311c:	f0 1f 00 06 	mcall	80003134 <pdca_disable+0x2c>
80003120:	18 98       	mov	r8,r12
			pdca_ch_number);
80003122:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
80003126:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000312a:	30 29       	mov	r9,2
8000312c:	91 59       	st.w	r8[0x14],r9
}
8000312e:	2f ed       	sub	sp,-8
80003130:	e3 cd 80 80 	ldm	sp++,r7,pc
80003134:	80 00       	ld.sh	r0,r0[0x0]
80003136:	2f fc       	sub	r12,-1

80003138 <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
80003138:	eb cd 40 80 	pushm	r7,lr
8000313c:	1a 97       	mov	r7,sp
8000313e:	20 2d       	sub	sp,8
80003140:	18 98       	mov	r8,r12
80003142:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003146:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000314a:	10 9c       	mov	r12,r8
8000314c:	f0 1f 00 06 	mcall	80003164 <pdca_enable+0x2c>
80003150:	18 98       	mov	r8,r12
			pdca_ch_number);
80003152:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
80003156:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000315a:	30 19       	mov	r9,1
8000315c:	91 59       	st.w	r8[0x14],r9
}
8000315e:	2f ed       	sub	sp,-8
80003160:	e3 cd 80 80 	ldm	sp++,r7,pc
80003164:	80 00       	ld.sh	r0,r0[0x0]
80003166:	2f fc       	sub	r12,-1

80003168 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80003168:	eb cd 40 80 	pushm	r7,lr
8000316c:	1a 97       	mov	r7,sp
8000316e:	20 3d       	sub	sp,12
80003170:	18 98       	mov	r8,r12
80003172:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003176:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000317a:	10 9c       	mov	r12,r8
8000317c:	f0 1f 00 0c 	mcall	800031ac <pdca_disable_interrupt_transfer_complete+0x44>
80003180:	18 98       	mov	r8,r12
			pdca_ch_number);
80003182:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
80003186:	f0 1f 00 0b 	mcall	800031b0 <pdca_disable_interrupt_transfer_complete+0x48>
8000318a:	18 98       	mov	r8,r12
8000318c:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80003190:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003194:	30 29       	mov	r9,2
80003196:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
80003198:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000319c:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
8000319e:	ee fc ff fc 	ld.w	r12,r7[-4]
800031a2:	f0 1f 00 05 	mcall	800031b4 <pdca_disable_interrupt_transfer_complete+0x4c>
}
800031a6:	2f dd       	sub	sp,-12
800031a8:	e3 cd 80 80 	ldm	sp++,r7,pc
800031ac:	80 00       	ld.sh	r0,r0[0x0]
800031ae:	2f fc       	sub	r12,-1
800031b0:	80 00       	ld.sh	r0,r0[0x0]
800031b2:	2f 94       	sub	r4,-7
800031b4:	80 00       	ld.sh	r0,r0[0x0]
800031b6:	2f d4       	sub	r4,-3

800031b8 <pdca_enable_interrupt_transfer_complete>:

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
800031b8:	eb cd 40 80 	pushm	r7,lr
800031bc:	1a 97       	mov	r7,sp
800031be:	20 2d       	sub	sp,8
800031c0:	18 98       	mov	r8,r12
800031c2:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800031c6:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800031ca:	10 9c       	mov	r12,r8
800031cc:	f0 1f 00 06 	mcall	800031e4 <pdca_enable_interrupt_transfer_complete+0x2c>
800031d0:	18 98       	mov	r8,r12
			pdca_ch_number);
800031d2:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
800031d6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800031da:	30 29       	mov	r9,2
800031dc:	91 89       	st.w	r8[0x20],r9
}
800031de:	2f ed       	sub	sp,-8
800031e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800031e4:	80 00       	ld.sh	r0,r0[0x0]
800031e6:	2f fc       	sub	r12,-1

800031e8 <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
800031e8:	eb cd 40 80 	pushm	r7,lr
800031ec:	1a 97       	mov	r7,sp
800031ee:	20 3d       	sub	sp,12
800031f0:	18 98       	mov	r8,r12
800031f2:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800031f6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800031fa:	10 9c       	mov	r12,r8
800031fc:	f0 1f 00 0c 	mcall	8000322c <pdca_disable_interrupt_reload_counter_zero+0x44>
80003200:	18 98       	mov	r8,r12
			pdca_ch_number);
80003202:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
80003206:	f0 1f 00 0b 	mcall	80003230 <pdca_disable_interrupt_reload_counter_zero+0x48>
8000320a:	18 98       	mov	r8,r12
8000320c:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80003210:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003214:	30 19       	mov	r9,1
80003216:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
80003218:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000321c:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
8000321e:	ee fc ff fc 	ld.w	r12,r7[-4]
80003222:	f0 1f 00 05 	mcall	80003234 <pdca_disable_interrupt_reload_counter_zero+0x4c>
}
80003226:	2f dd       	sub	sp,-12
80003228:	e3 cd 80 80 	ldm	sp++,r7,pc
8000322c:	80 00       	ld.sh	r0,r0[0x0]
8000322e:	2f fc       	sub	r12,-1
80003230:	80 00       	ld.sh	r0,r0[0x0]
80003232:	2f 94       	sub	r4,-7
80003234:	80 00       	ld.sh	r0,r0[0x0]
80003236:	2f d4       	sub	r4,-3

80003238 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80003238:	eb cd 40 80 	pushm	r7,lr
8000323c:	1a 97       	mov	r7,sp
8000323e:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003240:	e1 b8 00 00 	mfsr	r8,0x0
80003244:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80003248:	d3 03       	ssrf	0x10

	return flags;
8000324a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000324e:	10 9c       	mov	r12,r8
80003250:	2f fd       	sub	sp,-4
80003252:	e3 cd 80 80 	ldm	sp++,r7,pc

80003256 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80003256:	eb cd 40 80 	pushm	r7,lr
8000325a:	1a 97       	mov	r7,sp
8000325c:	20 1d       	sub	sp,4
8000325e:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80003262:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003266:	e6 18 00 01 	andh	r8,0x1,COH
8000326a:	5f 08       	sreq	r8
8000326c:	5c 58       	castu.b	r8
}
8000326e:	10 9c       	mov	r12,r8
80003270:	2f fd       	sub	sp,-4
80003272:	e3 cd 80 80 	ldm	sp++,r7,pc
80003276:	d7 03       	nop

80003278 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80003278:	eb cd 40 80 	pushm	r7,lr
8000327c:	1a 97       	mov	r7,sp
8000327e:	20 1d       	sub	sp,4
80003280:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003284:	ee fc ff fc 	ld.w	r12,r7[-4]
80003288:	f0 1f 00 05 	mcall	8000329c <cpu_irq_restore+0x24>
8000328c:	18 98       	mov	r8,r12
8000328e:	58 08       	cp.w	r8,0
80003290:	c0 20       	breq	80003294 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80003292:	d5 03       	csrf	0x10
   }

	barrier();
}
80003294:	2f fd       	sub	sp,-4
80003296:	e3 cd 80 80 	ldm	sp++,r7,pc
8000329a:	00 00       	add	r0,r0
8000329c:	80 00       	ld.sh	r0,r0[0x0]
8000329e:	32 56       	mov	r6,37

800032a0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800032a0:	eb cd 40 80 	pushm	r7,lr
800032a4:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
800032a6:	e0 68 0e 00 	mov	r8,3584
800032aa:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
800032ae:	10 9c       	mov	r12,r8
800032b0:	e3 cd 80 80 	ldm	sp++,r7,pc

800032b4 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
800032b4:	eb cd 40 80 	pushm	r7,lr
800032b8:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
800032ba:	f0 1f 00 04 	mcall	800032c8 <sysclk_get_pba_hz+0x14>
800032be:	18 98       	mov	r8,r12
800032c0:	a3 88       	lsr	r8,0x2
}
800032c2:	10 9c       	mov	r12,r8
800032c4:	e3 cd 80 80 	ldm	sp++,r7,pc
800032c8:	80 00       	ld.sh	r0,r0[0x0]
800032ca:	32 a0       	mov	r0,42

800032cc <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
800032cc:	eb cd 40 80 	pushm	r7,lr
800032d0:	1a 97       	mov	r7,sp
800032d2:	20 1d       	sub	sp,4
800032d4:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
800032d8:	ee fb ff fc 	ld.w	r11,r7[-4]
800032dc:	30 1c       	mov	r12,1
800032de:	f0 1f 00 03 	mcall	800032e8 <sysclk_enable_hsb_module+0x1c>
}
800032e2:	2f fd       	sub	sp,-4
800032e4:	e3 cd 80 80 	ldm	sp++,r7,pc
800032e8:	80 00       	ld.sh	r0,r0[0x0]
800032ea:	61 28       	ld.w	r8,r0[0x48]

800032ec <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800032ec:	eb cd 40 80 	pushm	r7,lr
800032f0:	1a 97       	mov	r7,sp
800032f2:	20 1d       	sub	sp,4
800032f4:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800032f8:	ee fb ff fc 	ld.w	r11,r7[-4]
800032fc:	30 2c       	mov	r12,2
800032fe:	f0 1f 00 03 	mcall	80003308 <sysclk_enable_pba_module+0x1c>
}
80003302:	2f fd       	sub	sp,-4
80003304:	e3 cd 80 80 	ldm	sp++,r7,pc
80003308:	80 00       	ld.sh	r0,r0[0x0]
8000330a:	61 28       	ld.w	r8,r0[0x48]

8000330c <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
8000330c:	eb cd 40 80 	pushm	r7,lr
80003310:	1a 97       	mov	r7,sp
80003312:	20 1d       	sub	sp,4
80003314:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003318:	ee fb ff fc 	ld.w	r11,r7[-4]
8000331c:	30 3c       	mov	r12,3
8000331e:	f0 1f 00 03 	mcall	80003328 <sysclk_enable_pbb_module+0x1c>
}
80003322:	2f fd       	sub	sp,-4
80003324:	e3 cd 80 80 	ldm	sp++,r7,pc
80003328:	80 00       	ld.sh	r0,r0[0x0]
8000332a:	61 28       	ld.w	r8,r0[0x48]

8000332c <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
8000332c:	eb cd 40 80 	pushm	r7,lr
80003330:	1a 97       	mov	r7,sp
80003332:	20 1d       	sub	sp,4
80003334:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80003338:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000333c:	fe 58 38 00 	cp.w	r8,-51200
80003340:	e0 80 00 8a 	breq	80003454 <sysclk_enable_peripheral_clock+0x128>
80003344:	e0 8b 00 33 	brhi	800033aa <sysclk_enable_peripheral_clock+0x7e>
80003348:	fe 58 14 00 	cp.w	r8,-60416
8000334c:	c6 80       	breq	8000341c <sysclk_enable_peripheral_clock+0xf0>
8000334e:	e0 8b 00 18 	brhi	8000337e <sysclk_enable_peripheral_clock+0x52>
80003352:	fe 48 14 00 	cp.w	r8,-125952
80003356:	e0 80 00 be 	breq	800034d2 <sysclk_enable_peripheral_clock+0x1a6>
8000335a:	e0 8b 00 0b 	brhi	80003370 <sysclk_enable_peripheral_clock+0x44>
8000335e:	fe 48 00 00 	cp.w	r8,-131072
80003362:	e0 80 00 ad 	breq	800034bc <sysclk_enable_peripheral_clock+0x190>
80003366:	fe 48 10 00 	cp.w	r8,-126976
8000336a:	e0 80 00 b0 	breq	800034ca <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000336e:	cb 98       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003370:	fe 58 00 00 	cp.w	r8,-65536
80003374:	c4 90       	breq	80003406 <sysclk_enable_peripheral_clock+0xda>
80003376:	fe 58 10 00 	cp.w	r8,-61440
8000337a:	c4 d0       	breq	80003414 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000337c:	cb 28       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000337e:	fe 58 20 00 	cp.w	r8,-57344
80003382:	c5 90       	breq	80003434 <sysclk_enable_peripheral_clock+0x108>
80003384:	e0 8b 00 09 	brhi	80003396 <sysclk_enable_peripheral_clock+0x6a>
80003388:	fe 58 18 00 	cp.w	r8,-59392
8000338c:	c4 c0       	breq	80003424 <sysclk_enable_peripheral_clock+0xf8>
8000338e:	fe 58 1c 00 	cp.w	r8,-58368
80003392:	c4 d0       	breq	8000342c <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003394:	ca 68       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003396:	fe 58 30 00 	cp.w	r8,-53248
8000339a:	c5 50       	breq	80003444 <sysclk_enable_peripheral_clock+0x118>
8000339c:	fe 58 34 00 	cp.w	r8,-52224
800033a0:	c5 60       	breq	8000344c <sysclk_enable_peripheral_clock+0x120>
800033a2:	fe 58 28 00 	cp.w	r8,-55296
800033a6:	c4 b0       	breq	8000343c <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033a8:	c9 c8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033aa:	fe 58 50 00 	cp.w	r8,-45056
800033ae:	c6 b0       	breq	80003484 <sysclk_enable_peripheral_clock+0x158>
800033b0:	e0 8b 00 15 	brhi	800033da <sysclk_enable_peripheral_clock+0xae>
800033b4:	fe 58 44 00 	cp.w	r8,-48128
800033b8:	c5 a0       	breq	8000346c <sysclk_enable_peripheral_clock+0x140>
800033ba:	e0 8b 00 09 	brhi	800033cc <sysclk_enable_peripheral_clock+0xa0>
800033be:	fe 58 3c 00 	cp.w	r8,-50176
800033c2:	c4 d0       	breq	8000345c <sysclk_enable_peripheral_clock+0x130>
800033c4:	fe 58 40 00 	cp.w	r8,-49152
800033c8:	c4 e0       	breq	80003464 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033ca:	c8 b8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033cc:	fe 58 48 00 	cp.w	r8,-47104
800033d0:	c5 20       	breq	80003474 <sysclk_enable_peripheral_clock+0x148>
800033d2:	fe 58 4c 00 	cp.w	r8,-46080
800033d6:	c5 30       	breq	8000347c <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033d8:	c8 48       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033da:	fe 58 5c 00 	cp.w	r8,-41984
800033de:	c5 f0       	breq	8000349c <sysclk_enable_peripheral_clock+0x170>
800033e0:	e0 8b 00 09 	brhi	800033f2 <sysclk_enable_peripheral_clock+0xc6>
800033e4:	fe 58 54 00 	cp.w	r8,-44032
800033e8:	c5 20       	breq	8000348c <sysclk_enable_peripheral_clock+0x160>
800033ea:	fe 58 58 00 	cp.w	r8,-43008
800033ee:	c5 30       	breq	80003494 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033f0:	c7 88       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033f2:	fe 58 64 00 	cp.w	r8,-39936
800033f6:	c5 b0       	breq	800034ac <sysclk_enable_peripheral_clock+0x180>
800033f8:	fe 58 68 00 	cp.w	r8,-38912
800033fc:	c5 c0       	breq	800034b4 <sysclk_enable_peripheral_clock+0x188>
800033fe:	fe 58 60 00 	cp.w	r8,-40960
80003402:	c5 10       	breq	800034a4 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003404:	c6 e8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80003406:	30 4c       	mov	r12,4
80003408:	f0 1f 00 38 	mcall	800034e8 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
8000340c:	30 0c       	mov	r12,0
8000340e:	f0 1f 00 38 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003412:	c6 78       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80003414:	30 1c       	mov	r12,1
80003416:	f0 1f 00 36 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000341a:	c6 38       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
8000341c:	30 2c       	mov	r12,2
8000341e:	f0 1f 00 34 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003422:	c5 f8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80003424:	30 3c       	mov	r12,3
80003426:	f0 1f 00 32 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000342a:	c5 b8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
8000342c:	30 4c       	mov	r12,4
8000342e:	f0 1f 00 30 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003432:	c5 78       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80003434:	30 5c       	mov	r12,5
80003436:	f0 1f 00 2e 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000343a:	c5 38       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
8000343c:	30 6c       	mov	r12,6
8000343e:	f0 1f 00 2c 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003442:	c4 f8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003444:	30 7c       	mov	r12,7
80003446:	f0 1f 00 2a 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000344a:	c4 b8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
8000344c:	30 8c       	mov	r12,8
8000344e:	f0 1f 00 28 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003452:	c4 78       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003454:	30 9c       	mov	r12,9
80003456:	f0 1f 00 26 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000345a:	c4 38       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
8000345c:	30 ac       	mov	r12,10
8000345e:	f0 1f 00 24 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003462:	c3 f8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003464:	30 bc       	mov	r12,11
80003466:	f0 1f 00 22 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000346a:	c3 b8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
8000346c:	30 cc       	mov	r12,12
8000346e:	f0 1f 00 20 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003472:	c3 78       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003474:	30 dc       	mov	r12,13
80003476:	f0 1f 00 1e 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000347a:	c3 38       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
8000347c:	30 ec       	mov	r12,14
8000347e:	f0 1f 00 1c 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003482:	c2 f8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003484:	30 fc       	mov	r12,15
80003486:	f0 1f 00 1a 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000348a:	c2 b8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
8000348c:	31 0c       	mov	r12,16
8000348e:	f0 1f 00 18 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003492:	c2 78       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003494:	31 1c       	mov	r12,17
80003496:	f0 1f 00 16 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000349a:	c2 38       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
8000349c:	31 2c       	mov	r12,18
8000349e:	f0 1f 00 14 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
800034a2:	c1 f8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
800034a4:	31 3c       	mov	r12,19
800034a6:	f0 1f 00 12 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
800034aa:	c1 b8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
800034ac:	31 4c       	mov	r12,20
800034ae:	f0 1f 00 10 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
800034b2:	c1 78       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
800034b4:	31 5c       	mov	r12,21
800034b6:	f0 1f 00 0e 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
800034ba:	c1 38       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
800034bc:	30 3c       	mov	r12,3
800034be:	f0 1f 00 0b 	mcall	800034e8 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
800034c2:	30 0c       	mov	r12,0
800034c4:	f0 1f 00 0b 	mcall	800034f0 <sysclk_enable_peripheral_clock+0x1c4>
		break;
800034c8:	c0 c8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
800034ca:	30 1c       	mov	r12,1
800034cc:	f0 1f 00 09 	mcall	800034f0 <sysclk_enable_peripheral_clock+0x1c4>
		break;
800034d0:	c0 88       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
800034d2:	30 0c       	mov	r12,0
800034d4:	f0 1f 00 05 	mcall	800034e8 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
800034d8:	30 2c       	mov	r12,2
800034da:	f0 1f 00 06 	mcall	800034f0 <sysclk_enable_peripheral_clock+0x1c4>
		break;
800034de:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
800034e0:	2f fd       	sub	sp,-4
800034e2:	e3 cd 80 80 	ldm	sp++,r7,pc
800034e6:	00 00       	add	r0,r0
800034e8:	80 00       	ld.sh	r0,r0[0x0]
800034ea:	32 cc       	mov	r12,44
800034ec:	80 00       	ld.sh	r0,r0[0x0]
800034ee:	32 ec       	mov	r12,46
800034f0:	80 00       	ld.sh	r0,r0[0x0]
800034f2:	33 0c       	mov	r12,48

800034f4 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
800034f4:	eb cd 40 80 	pushm	r7,lr
800034f8:	1a 97       	mov	r7,sp
800034fa:	20 cd       	sub	sp,48
800034fc:	ef 4c ff d4 	st.w	r7[-44],r12
80003500:	ef 4b ff d0 	st.w	r7[-48],r11
80003504:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003508:	ef 48 ff dc 	st.w	r7[-36],r8
8000350c:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003510:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80003514:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003518:	58 18       	cp.w	r8,1
8000351a:	c2 11       	brne	8000355c <ioport_set_pin_dir+0x68>
8000351c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003520:	ef 48 ff e0 	st.w	r7[-32],r8
80003524:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003528:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000352c:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003530:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003532:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003536:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000353a:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000353c:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003540:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003544:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003548:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000354c:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003550:	30 1a       	mov	r10,1
80003552:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003556:	f1 49 00 44 	st.w	r8[68],r9
8000355a:	c2 48       	rjmp	800035a2 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
8000355c:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003560:	58 08       	cp.w	r8,0
80003562:	c2 01       	brne	800035a2 <ioport_set_pin_dir+0xae>
80003564:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003568:	ef 48 ff f0 	st.w	r7[-16],r8
8000356c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003570:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003574:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003578:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000357a:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000357e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003582:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003584:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003588:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000358c:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003590:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003594:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003598:	30 1a       	mov	r10,1
8000359a:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000359e:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
800035a2:	2f 4d       	sub	sp,-48
800035a4:	e3 cd 80 80 	ldm	sp++,r7,pc

800035a8 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
800035a8:	eb cd 40 80 	pushm	r7,lr
800035ac:	1a 97       	mov	r7,sp
800035ae:	20 cd       	sub	sp,48
800035b0:	ef 4c ff d4 	st.w	r7[-44],r12
800035b4:	16 98       	mov	r8,r11
800035b6:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
800035ba:	ef 38 ff d0 	ld.ub	r8,r7[-48]
800035be:	ee f9 ff d4 	ld.w	r9,r7[-44]
800035c2:	ef 49 ff dc 	st.w	r7[-36],r9
800035c6:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
800035ca:	ef 39 ff db 	ld.ub	r9,r7[-37]
800035ce:	30 08       	mov	r8,0
800035d0:	f0 09 18 00 	cp.b	r9,r8
800035d4:	c2 10       	breq	80003616 <ioport_set_pin_level+0x6e>
800035d6:	ee f8 ff dc 	ld.w	r8,r7[-36]
800035da:	ef 48 ff e0 	st.w	r7[-32],r8
800035de:	ee f8 ff e0 	ld.w	r8,r7[-32]
800035e2:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800035e6:	ee f8 ff e4 	ld.w	r8,r7[-28]
800035ea:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800035ec:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800035f0:	ee f8 ff e8 	ld.w	r8,r7[-24]
800035f4:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800035f6:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800035fa:	ee f9 ff dc 	ld.w	r9,r7[-36]
800035fe:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003602:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003606:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000360a:	30 1a       	mov	r10,1
8000360c:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003610:	f1 49 00 54 	st.w	r8[84],r9
80003614:	c2 08       	rjmp	80003654 <ioport_set_pin_level+0xac>
80003616:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000361a:	ef 48 ff f0 	st.w	r7[-16],r8
8000361e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003622:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003626:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000362a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000362c:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003630:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003634:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003636:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
8000363a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000363e:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003642:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003646:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000364a:	30 1a       	mov	r10,1
8000364c:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80003650:	f1 49 00 58 	st.w	r8[88],r9
}
80003654:	2f 4d       	sub	sp,-48
80003656:	e3 cd 80 80 	ldm	sp++,r7,pc

8000365a <spi_put>:
 * \param spi Base address of the SPI instance.
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
8000365a:	eb cd 40 80 	pushm	r7,lr
8000365e:	1a 97       	mov	r7,sp
80003660:	20 2d       	sub	sp,8
80003662:	ef 4c ff fc 	st.w	r7[-4],r12
80003666:	16 98       	mov	r8,r11
80003668:	ef 58 ff f8 	st.h	r7[-8],r8
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000366c:	ef 19 ff f8 	ld.uh	r9,r7[-8]
80003670:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003674:	91 39       	st.w	r8[0xc],r9
}
80003676:	2f ed       	sub	sp,-8
80003678:	e3 cd 80 80 	ldm	sp++,r7,pc

8000367c <spi_get>:
 * \param spi Base address of the SPI instance.
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
8000367c:	eb cd 40 80 	pushm	r7,lr
80003680:	1a 97       	mov	r7,sp
80003682:	20 1d       	sub	sp,4
80003684:	ef 4c ff fc 	st.w	r7[-4],r12
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80003688:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000368c:	70 28       	ld.w	r8,r8[0x8]
8000368e:	5c 88       	casts.h	r8
}
80003690:	10 9c       	mov	r12,r8
80003692:	2f fd       	sub	sp,-4
80003694:	e3 cd 80 80 	ldm	sp++,r7,pc

80003698 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
80003698:	eb cd 40 80 	pushm	r7,lr
8000369c:	1a 97       	mov	r7,sp
8000369e:	20 2d       	sub	sp,8
800036a0:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
800036a4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800036a8:	48 f9       	lddpc	r9,800036e4 <sleepmgr_lock_mode+0x4c>
800036aa:	f2 08 07 09 	ld.ub	r9,r9[r8]
800036ae:	3f f8       	mov	r8,-1
800036b0:	f0 09 18 00 	cp.b	r9,r8
800036b4:	c0 21       	brne	800036b8 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
800036b6:	c0 08       	rjmp	800036b6 <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
800036b8:	f0 1f 00 0c 	mcall	800036e8 <sleepmgr_lock_mode+0x50>
800036bc:	18 98       	mov	r8,r12
800036be:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
800036c2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800036c6:	48 89       	lddpc	r9,800036e4 <sleepmgr_lock_mode+0x4c>
800036c8:	f2 08 07 09 	ld.ub	r9,r9[r8]
800036cc:	2f f9       	sub	r9,-1
800036ce:	5c 59       	castu.b	r9
800036d0:	48 5a       	lddpc	r10,800036e4 <sleepmgr_lock_mode+0x4c>
800036d2:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
800036d6:	ee fc ff fc 	ld.w	r12,r7[-4]
800036da:	f0 1f 00 05 	mcall	800036ec <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
800036de:	2f ed       	sub	sp,-8
800036e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800036e4:	00 00       	add	r0,r0
800036e6:	07 78       	ld.ub	r8,--r3
800036e8:	80 00       	ld.sh	r0,r0[0x0]
800036ea:	32 38       	mov	r8,35
800036ec:	80 00       	ld.sh	r0,r0[0x0]
800036ee:	32 78       	mov	r8,39

800036f0 <com_spi_interrupt_handler>:


motor_values_t speed_1;

ISR(com_spi_interrupt_handler, AVR32_SPI_IRQ_GROUP, SPI_ARDU_IRQ_LEVEL)
{
800036f0:	eb cd 40 80 	pushm	r7,lr
800036f4:	1a 97       	mov	r7,sp
800036f6:	20 9d       	sub	sp,36
	irqflags_t flags = cpu_irq_save();
800036f8:	f0 1f 00 62 	mcall	80003880 <com_spi_interrupt_handler+0x190>
800036fc:	18 98       	mov	r8,r12
800036fe:	ef 48 ff f8 	st.w	r7[-8],r8
	
	pdca_disable(PDCA_CHANNEL_SPI_RX);
80003702:	30 0c       	mov	r12,0
80003704:	f0 1f 00 60 	mcall	80003884 <com_spi_interrupt_handler+0x194>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
80003708:	30 1c       	mov	r12,1
8000370a:	f0 1f 00 5f 	mcall	80003884 <com_spi_interrupt_handler+0x194>
	volatile pdca_channel_options_t pdca_opt;
	pdca_opt.transfer_size	= PDCA_TRANSFER_SIZE_BYTE;
8000370e:	30 08       	mov	r8,0
80003710:	ef 48 ff f0 	st.w	r7[-16],r8
	pdca_opt.etrig			= false;
80003714:	30 08       	mov	r8,0
80003716:	ef 68 ff f4 	st.b	r7[-12],r8
	pdca_opt.r_addr			= NULL;
8000371a:	30 08       	mov	r8,0
8000371c:	ef 48 ff e4 	st.w	r7[-28],r8
	pdca_opt.r_size			= 0;
80003720:	30 08       	mov	r8,0
80003722:	ef 48 ff e8 	st.w	r7[-24],r8
	
	uint8_t cmd = spi_get(SPI_ARDU);
80003726:	fe 7c 3c 00 	mov	r12,-50176
8000372a:	f0 1f 00 58 	mcall	80003888 <com_spi_interrupt_handler+0x198>
8000372e:	18 98       	mov	r8,r12
80003730:	5c 88       	casts.h	r8
80003732:	ef 68 ff ff 	st.b	r7[-1],r8
	spi_put(SPI_ARDU, cmd);
80003736:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000373a:	10 9b       	mov	r11,r8
8000373c:	fe 7c 3c 00 	mov	r12,-50176
80003740:	f0 1f 00 53 	mcall	8000388c <com_spi_interrupt_handler+0x19c>
		//usart_write_line(USART,"CMD: ");
		//usart_putchar(USART,cmd);
		//usart_putchar(USART,'\n');
	//#endif
	
	switch (cmd)
80003744:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003748:	58 58       	cp.w	r8,5
8000374a:	c6 60       	breq	80003816 <com_spi_interrupt_handler+0x126>
8000374c:	e0 89 00 05 	brgt	80003756 <com_spi_interrupt_handler+0x66>
80003750:	58 28       	cp.w	r8,2
80003752:	c0 a0       	breq	80003766 <com_spi_interrupt_handler+0x76>
80003754:	c8 e8       	rjmp	80003870 <com_spi_interrupt_handler+0x180>
80003756:	e0 48 00 28 	cp.w	r8,40
8000375a:	e0 80 00 8a 	breq	8000386e <com_spi_interrupt_handler+0x17e>
8000375e:	e0 48 00 99 	cp.w	r8,153
80003762:	c2 e0       	breq	800037be <com_spi_interrupt_handler+0xce>
80003764:	c8 68       	rjmp	80003870 <com_spi_interrupt_handler+0x180>
	{
		case SPI_CMD_EULER_COORD_BATT:
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
80003766:	30 38       	mov	r8,3
80003768:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_in;
8000376c:	4c 98       	lddpc	r8,80003890 <com_spi_interrupt_handler+0x1a0>
8000376e:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_NUM_BYTES;
80003772:	30 98       	mov	r8,9
80003774:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
80003778:	ee c8 00 24 	sub	r8,r7,36
8000377c:	10 9b       	mov	r11,r8
8000377e:	30 0c       	mov	r12,0
80003780:	f0 1f 00 45 	mcall	80003894 <com_spi_interrupt_handler+0x1a4>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
80003784:	30 f8       	mov	r8,15
80003786:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_out;
8000378a:	4c 48       	lddpc	r8,80003898 <com_spi_interrupt_handler+0x1a8>
8000378c:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_NUM_BYTES;
80003790:	30 98       	mov	r8,9
80003792:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
80003796:	ee c8 00 24 	sub	r8,r7,36
8000379a:	10 9b       	mov	r11,r8
8000379c:	30 1c       	mov	r12,1
8000379e:	f0 1f 00 3e 	mcall	80003894 <com_spi_interrupt_handler+0x1a4>
			
			MACRO_DIS_SPI_RX_INTR;
800037a2:	fe 78 3c 00 	mov	r8,-50176
800037a6:	30 19       	mov	r9,1
800037a8:	91 69       	st.w	r8[0x18],r9
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
800037aa:	30 0c       	mov	r12,0
800037ac:	f0 1f 00 3c 	mcall	8000389c <com_spi_interrupt_handler+0x1ac>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
800037b0:	30 0c       	mov	r12,0
800037b2:	f0 1f 00 3c 	mcall	800038a0 <com_spi_interrupt_handler+0x1b0>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
800037b6:	30 1c       	mov	r12,1
800037b8:	f0 1f 00 3a 	mcall	800038a0 <com_spi_interrupt_handler+0x1b0>
			break;
800037bc:	c5 a8       	rjmp	80003870 <com_spi_interrupt_handler+0x180>
		case SPI_CMD_MOTOR_DEBUG:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
800037be:	30 38       	mov	r8,3
800037c0:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&speed_1;
800037c4:	4b 88       	lddpc	r8,800038a4 <com_spi_interrupt_handler+0x1b4>
800037c6:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_MOTOR_DEBUG_NUM_BYTES;
800037ca:	30 88       	mov	r8,8
800037cc:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
800037d0:	ee c8 00 24 	sub	r8,r7,36
800037d4:	10 9b       	mov	r11,r8
800037d6:	30 0c       	mov	r12,0
800037d8:	f0 1f 00 2f 	mcall	80003894 <com_spi_interrupt_handler+0x1a4>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
800037dc:	30 f8       	mov	r8,15
800037de:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&esc_timer_compare_values;
800037e2:	4b 28       	lddpc	r8,800038a8 <com_spi_interrupt_handler+0x1b8>
800037e4:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_MOTOR_DEBUG_NUM_BYTES;
800037e8:	30 88       	mov	r8,8
800037ea:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
800037ee:	ee c8 00 24 	sub	r8,r7,36
800037f2:	10 9b       	mov	r11,r8
800037f4:	30 1c       	mov	r12,1
800037f6:	f0 1f 00 28 	mcall	80003894 <com_spi_interrupt_handler+0x1a4>
			
			MACRO_DIS_SPI_RX_INTR;
800037fa:	fe 78 3c 00 	mov	r8,-50176
800037fe:	30 19       	mov	r9,1
80003800:	91 69       	st.w	r8[0x18],r9
			
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
80003802:	30 0c       	mov	r12,0
80003804:	f0 1f 00 26 	mcall	8000389c <com_spi_interrupt_handler+0x1ac>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
80003808:	30 0c       	mov	r12,0
8000380a:	f0 1f 00 26 	mcall	800038a0 <com_spi_interrupt_handler+0x1b0>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
8000380e:	30 1c       	mov	r12,1
80003810:	f0 1f 00 24 	mcall	800038a0 <com_spi_interrupt_handler+0x1b0>
			break;
80003814:	c2 e8       	rjmp	80003870 <com_spi_interrupt_handler+0x180>
		case SPI_CMD_SET_WRITE:
			break;
		case SPI_CMD_EULER_COORD_BATT_DIAG:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
80003816:	30 38       	mov	r8,3
80003818:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_in;
8000381c:	49 d8       	lddpc	r8,80003890 <com_spi_interrupt_handler+0x1a0>
8000381e:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_DIAG_NUM_BYTES;
80003822:	31 08       	mov	r8,16
80003824:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
80003828:	ee c8 00 24 	sub	r8,r7,36
8000382c:	10 9b       	mov	r11,r8
8000382e:	30 0c       	mov	r12,0
80003830:	f0 1f 00 19 	mcall	80003894 <com_spi_interrupt_handler+0x1a4>
		
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
80003834:	30 f8       	mov	r8,15
80003836:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_out;
8000383a:	49 88       	lddpc	r8,80003898 <com_spi_interrupt_handler+0x1a8>
8000383c:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_DIAG_NUM_BYTES;
80003840:	31 08       	mov	r8,16
80003842:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
80003846:	ee c8 00 24 	sub	r8,r7,36
8000384a:	10 9b       	mov	r11,r8
8000384c:	30 1c       	mov	r12,1
8000384e:	f0 1f 00 12 	mcall	80003894 <com_spi_interrupt_handler+0x1a4>
		
			MACRO_DIS_SPI_RX_INTR;
80003852:	fe 78 3c 00 	mov	r8,-50176
80003856:	30 19       	mov	r9,1
80003858:	91 69       	st.w	r8[0x18],r9
		
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
8000385a:	30 0c       	mov	r12,0
8000385c:	f0 1f 00 10 	mcall	8000389c <com_spi_interrupt_handler+0x1ac>
		
			pdca_enable(PDCA_CHANNEL_SPI_RX);
80003860:	30 0c       	mov	r12,0
80003862:	f0 1f 00 10 	mcall	800038a0 <com_spi_interrupt_handler+0x1b0>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
80003866:	30 1c       	mov	r12,1
80003868:	f0 1f 00 0e 	mcall	800038a0 <com_spi_interrupt_handler+0x1b0>
8000386c:	c0 28       	rjmp	80003870 <com_spi_interrupt_handler+0x180>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
			pdca_enable(PDCA_CHANNEL_SPI_TX);
			break;
		case SPI_CMD_SET_WRITE:
			break;
8000386e:	d7 03       	nop
			break;
		default:
			break;
	}
	
	cpu_irq_restore(flags);
80003870:	ee fc ff f8 	ld.w	r12,r7[-8]
80003874:	f0 1f 00 0e 	mcall	800038ac <com_spi_interrupt_handler+0x1bc>
};
80003878:	2f 7d       	sub	sp,-36
8000387a:	e3 cd 40 80 	ldm	sp++,r7,lr
8000387e:	d6 03       	rete
80003880:	80 00       	ld.sh	r0,r0[0x0]
80003882:	32 38       	mov	r8,35
80003884:	80 00       	ld.sh	r0,r0[0x0]
80003886:	31 08       	mov	r8,16
80003888:	80 00       	ld.sh	r0,r0[0x0]
8000388a:	36 7c       	mov	r12,103
8000388c:	80 00       	ld.sh	r0,r0[0x0]
8000388e:	36 5a       	mov	r10,101
80003890:	00 00       	add	r0,r0
80003892:	07 00       	ld.w	r0,r3++
80003894:	80 00       	ld.sh	r0,r0[0x0]
80003896:	30 38       	mov	r8,3
80003898:	00 00       	add	r0,r0
8000389a:	07 18       	ld.sh	r8,r3++
8000389c:	80 00       	ld.sh	r0,r0[0x0]
8000389e:	31 b8       	mov	r8,27
800038a0:	80 00       	ld.sh	r0,r0[0x0]
800038a2:	31 38       	mov	r8,19
800038a4:	00 00       	add	r0,r0
800038a6:	06 88       	andn	r8,r3
800038a8:	00 00       	add	r0,r0
800038aa:	06 80       	andn	r0,r3
800038ac:	80 00       	ld.sh	r0,r0[0x0]
800038ae:	32 78       	mov	r8,39

800038b0 <com_pdca_interrupt_handler>:

ISR(com_pdca_interrupt_handler, AVR32_PDCA_IRQ_GROUP, PDCA_IRQ_LEVEL)
{
800038b0:	eb cd 40 80 	pushm	r7,lr
800038b4:	1a 97       	mov	r7,sp
	//#ifdef USART_DEBUG
		//usart_write_line(USART,"CMD END\n");
	//#endif
	pdca_disable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
800038b6:	30 0c       	mov	r12,0
800038b8:	f0 1f 00 08 	mcall	800038d8 <com_pdca_interrupt_handler+0x28>
	pdca_disable(PDCA_CHANNEL_SPI_RX);
800038bc:	30 0c       	mov	r12,0
800038be:	f0 1f 00 08 	mcall	800038dc <com_pdca_interrupt_handler+0x2c>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
800038c2:	30 1c       	mov	r12,1
800038c4:	f0 1f 00 06 	mcall	800038dc <com_pdca_interrupt_handler+0x2c>
	//spi_get(SPI_ARDU);
	MACRO_EN_SPI_RX_INTR;
800038c8:	fe 78 3c 00 	mov	r8,-50176
800038cc:	30 19       	mov	r9,1
800038ce:	91 59       	st.w	r8[0x14],r9
};
800038d0:	e3 cd 40 80 	ldm	sp++,r7,lr
800038d4:	d6 03       	rete
800038d6:	00 00       	add	r0,r0
800038d8:	80 00       	ld.sh	r0,r0[0x0]
800038da:	31 68       	mov	r8,22
800038dc:	80 00       	ld.sh	r0,r0[0x0]
800038de:	31 08       	mov	r8,16

800038e0 <com_spi_init>:

spi_status_t com_spi_init(void)
{
800038e0:	eb cd 40 80 	pushm	r7,lr
800038e4:	1a 97       	mov	r7,sp
800038e6:	20 1d       	sub	sp,4
	ioport_set_pin_dir(MISO_REG,IOPORT_DIR_OUTPUT);
800038e8:	30 1b       	mov	r11,1
800038ea:	30 0c       	mov	r12,0
800038ec:	f0 1f 00 26 	mcall	80003984 <com_spi_init+0xa4>
	ioport_set_pin_dir(MOSI_REG,IOPORT_DIR_INPUT);
800038f0:	30 0b       	mov	r11,0
800038f2:	30 1c       	mov	r12,1
800038f4:	f0 1f 00 24 	mcall	80003984 <com_spi_init+0xa4>
	ioport_set_pin_dir(SCK_REG, IOPORT_DIR_INPUT);
800038f8:	30 0b       	mov	r11,0
800038fa:	30 2c       	mov	r12,2
800038fc:	f0 1f 00 22 	mcall	80003984 <com_spi_init+0xa4>
	ioport_set_pin_level(MISO_REG,IOPORT_PIN_LEVEL_LOW);
80003900:	30 0b       	mov	r11,0
80003902:	30 0c       	mov	r12,0
80003904:	f0 1f 00 21 	mcall	80003988 <com_spi_init+0xa8>
	
	static const gpio_map_t SPI_GPIO_MAP =	{{MISO_REG, 0},{MOSI_REG, 0},{SCK_REG,0}};	 //TODO: DEFINE FUNCTION_A 0
	gpio_enable_module(SPI_GPIO_MAP,3);
80003908:	30 3b       	mov	r11,3
8000390a:	4a 1c       	lddpc	r12,8000398c <com_spi_init+0xac>
8000390c:	f0 1f 00 21 	mcall	80003990 <com_spi_init+0xb0>
	
	sysclk_enable_peripheral_clock(SPI_ARDU);
80003910:	fe 7c 3c 00 	mov	r12,-50176
80003914:	f0 1f 00 20 	mcall	80003994 <com_spi_init+0xb4>
	
	spi_initSlave(SPI_ARDU,8,SPI_MODE_0);
80003918:	30 0a       	mov	r10,0
8000391a:	30 8b       	mov	r11,8
8000391c:	fe 7c 3c 00 	mov	r12,-50176
80003920:	f0 1f 00 1e 	mcall	80003998 <com_spi_init+0xb8>
	
	
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80003924:	e1 b8 00 00 	mfsr	r8,0x0
80003928:	10 9c       	mov	r12,r8
8000392a:	f0 1f 00 1d 	mcall	8000399c <com_spi_init+0xbc>
8000392e:	18 98       	mov	r8,r12
80003930:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) cpu_irq_disable();
80003934:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003938:	30 08       	mov	r8,0
8000393a:	f0 09 18 00 	cp.b	r9,r8
8000393e:	c0 20       	breq	80003942 <com_spi_init+0x62>
80003940:	d3 03       	ssrf	0x10
	
	irq_register_handler(com_spi_interrupt_handler, AVR32_SPI_IRQ, SPI_ARDU_IRQ_LEVEL);
80003942:	30 3a       	mov	r10,3
80003944:	e0 6b 01 20 	mov	r11,288
80003948:	49 6c       	lddpc	r12,800039a0 <com_spi_init+0xc0>
8000394a:	f0 1f 00 17 	mcall	800039a4 <com_spi_init+0xc4>
	
	sysclk_enable_peripheral_clock(&AVR32_PDCA);
8000394e:	fe 7c 00 00 	mov	r12,-65536
80003952:	f0 1f 00 11 	mcall	80003994 <com_spi_init+0xb4>
	irq_register_handler(com_pdca_interrupt_handler, PDCA_IRQ_NR, PDCA_IRQ_LEVEL);
80003956:	30 3a       	mov	r10,3
80003958:	36 0b       	mov	r11,96
8000395a:	49 4c       	lddpc	r12,800039a8 <com_spi_init+0xc8>
8000395c:	f0 1f 00 12 	mcall	800039a4 <com_spi_init+0xc4>
	
	MACRO_EN_SPI_RX_INTR;
80003960:	fe 78 3c 00 	mov	r8,-50176
80003964:	30 19       	mov	r9,1
80003966:	91 59       	st.w	r8[0x14],r9
	
	
	spi_enable(SPI_ARDU);
80003968:	fe 7c 3c 00 	mov	r12,-50176
8000396c:	f0 1f 00 10 	mcall	800039ac <com_spi_init+0xcc>
	cpu_irq_enable();
80003970:	d5 03       	csrf	0x10
	
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleepmgr_lock_mode(SLEEPMGR_IDLE);	//PDCA needs HSBClock
80003972:	30 1c       	mov	r12,1
80003974:	f0 1f 00 0f 	mcall	800039b0 <com_spi_init+0xd0>
#endif
	
	return SPI_OK;
80003978:	30 08       	mov	r8,0
}
8000397a:	10 9c       	mov	r12,r8
8000397c:	2f fd       	sub	sp,-4
8000397e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003982:	00 00       	add	r0,r0
80003984:	80 00       	ld.sh	r0,r0[0x0]
80003986:	34 f4       	mov	r4,79
80003988:	80 00       	ld.sh	r0,r0[0x0]
8000398a:	35 a8       	mov	r8,90
8000398c:	80 00       	ld.sh	r0,r0[0x0]
8000398e:	d0 30       	acall	0x3
80003990:	80 00       	ld.sh	r0,r0[0x0]
80003992:	2c a8       	sub	r8,-54
80003994:	80 00       	ld.sh	r0,r0[0x0]
80003996:	33 2c       	mov	r12,50
80003998:	80 00       	ld.sh	r0,r0[0x0]
8000399a:	63 04       	ld.w	r4,r1[0x40]
8000399c:	80 00       	ld.sh	r0,r0[0x0]
8000399e:	32 56       	mov	r6,37
800039a0:	80 00       	ld.sh	r0,r0[0x0]
800039a2:	36 f0       	mov	r0,111
800039a4:	80 00       	ld.sh	r0,r0[0x0]
800039a6:	6f 0c       	ld.w	r12,r7[0x40]
800039a8:	80 00       	ld.sh	r0,r0[0x0]
800039aa:	38 b0       	mov	r0,-117
800039ac:	80 00       	ld.sh	r0,r0[0x0]
800039ae:	63 8e       	ld.w	lr,r1[0x60]
800039b0:	80 00       	ld.sh	r0,r0[0x0]
800039b2:	36 98       	mov	r8,105

800039b4 <usart_init>:

void usart_init(void)
{
800039b4:	eb cd 40 80 	pushm	r7,lr
800039b8:	1a 97       	mov	r7,sp
800039ba:	20 3d       	sub	sp,12
	
	ioport_set_pin_dir(USART_TX,IOPORT_DIR_OUTPUT);
800039bc:	30 1b       	mov	r11,1
800039be:	31 3c       	mov	r12,19
800039c0:	f0 1f 00 17 	mcall	80003a1c <usart_init+0x68>
	ioport_set_pin_dir(USART_RX,IOPORT_DIR_INPUT);
800039c4:	30 0b       	mov	r11,0
800039c6:	31 2c       	mov	r12,18
800039c8:	f0 1f 00 15 	mcall	80003a1c <usart_init+0x68>
	
	static const gpio_map_t USART_GPIO_MAP =	{{USART_RX, USART_RX_PER_FUNC},{USART_TX, USART_TX_PER_FUNC}};
	gpio_enable_module(USART_GPIO_MAP,2);
800039cc:	30 2b       	mov	r11,2
800039ce:	49 5c       	lddpc	r12,80003a20 <usart_init+0x6c>
800039d0:	f0 1f 00 15 	mcall	80003a24 <usart_init+0x70>
		
	sysclk_enable_peripheral_clock(USART);
800039d4:	fe 7c 30 00 	mov	r12,-53248
800039d8:	f0 1f 00 14 	mcall	80003a28 <usart_init+0x74>
	
	usart_options_t opt;
	opt.baudrate = USART_BAUD;
800039dc:	e0 68 96 00 	mov	r8,38400
800039e0:	ef 48 ff f4 	st.w	r7[-12],r8
	opt.charlength = USART_CHARLENGTH;
800039e4:	30 88       	mov	r8,8
800039e6:	ef 68 ff f8 	st.b	r7[-8],r8
	opt.channelmode = USART_CHMODE;
800039ea:	30 08       	mov	r8,0
800039ec:	ef 68 ff fc 	st.b	r7[-4],r8
	opt.paritytype = USART_PARITY;
800039f0:	30 48       	mov	r8,4
800039f2:	ef 68 ff f9 	st.b	r7[-7],r8
	opt.stopbits = USART_STOP;	
800039f6:	30 08       	mov	r8,0
800039f8:	ef 58 ff fa 	st.h	r7[-6],r8
	usart_init_rs232(USART, &opt, sysclk_get_pba_hz());
800039fc:	f0 1f 00 0c 	mcall	80003a2c <usart_init+0x78>
80003a00:	18 98       	mov	r8,r12
80003a02:	10 99       	mov	r9,r8
80003a04:	ee c8 00 0c 	sub	r8,r7,12
80003a08:	12 9a       	mov	r10,r9
80003a0a:	10 9b       	mov	r11,r8
80003a0c:	fe 7c 30 00 	mov	r12,-53248
80003a10:	f0 1f 00 08 	mcall	80003a30 <usart_init+0x7c>
}
80003a14:	2f dd       	sub	sp,-12
80003a16:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a1a:	00 00       	add	r0,r0
80003a1c:	80 00       	ld.sh	r0,r0[0x0]
80003a1e:	34 f4       	mov	r4,79
80003a20:	80 00       	ld.sh	r0,r0[0x0]
80003a22:	d0 20       	acall	0x2
80003a24:	80 00       	ld.sh	r0,r0[0x0]
80003a26:	2c a8       	sub	r8,-54
80003a28:	80 00       	ld.sh	r0,r0[0x0]
80003a2a:	33 2c       	mov	r12,50
80003a2c:	80 00       	ld.sh	r0,r0[0x0]
80003a2e:	32 b4       	mov	r4,43
80003a30:	80 00       	ld.sh	r0,r0[0x0]
80003a32:	6b a0       	ld.w	r0,r5[0x68]

80003a34 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80003a34:	eb cd 40 80 	pushm	r7,lr
80003a38:	1a 97       	mov	r7,sp
80003a3a:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003a3c:	e1 b8 00 00 	mfsr	r8,0x0
80003a40:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80003a44:	d3 03       	ssrf	0x10

	return flags;
80003a46:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80003a4a:	10 9c       	mov	r12,r8
80003a4c:	2f fd       	sub	sp,-4
80003a4e:	e3 cd 80 80 	ldm	sp++,r7,pc

80003a52 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80003a52:	eb cd 40 80 	pushm	r7,lr
80003a56:	1a 97       	mov	r7,sp
80003a58:	20 1d       	sub	sp,4
80003a5a:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80003a5e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003a62:	e6 18 00 01 	andh	r8,0x1,COH
80003a66:	5f 08       	sreq	r8
80003a68:	5c 58       	castu.b	r8
}
80003a6a:	10 9c       	mov	r12,r8
80003a6c:	2f fd       	sub	sp,-4
80003a6e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a72:	d7 03       	nop

80003a74 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80003a74:	eb cd 40 80 	pushm	r7,lr
80003a78:	1a 97       	mov	r7,sp
80003a7a:	20 1d       	sub	sp,4
80003a7c:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003a80:	ee fc ff fc 	ld.w	r12,r7[-4]
80003a84:	f0 1f 00 05 	mcall	80003a98 <cpu_irq_restore+0x24>
80003a88:	18 98       	mov	r8,r12
80003a8a:	58 08       	cp.w	r8,0
80003a8c:	c0 20       	breq	80003a90 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80003a8e:	d5 03       	csrf	0x10
   }

	barrier();
}
80003a90:	2f fd       	sub	sp,-4
80003a92:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a96:	00 00       	add	r0,r0
80003a98:	80 00       	ld.sh	r0,r0[0x0]
80003a9a:	3a 52       	mov	r2,-91

80003a9c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80003a9c:	eb cd 40 80 	pushm	r7,lr
80003aa0:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80003aa2:	e0 68 0e 00 	mov	r8,3584
80003aa6:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80003aaa:	10 9c       	mov	r12,r8
80003aac:	e3 cd 80 80 	ldm	sp++,r7,pc

80003ab0 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
80003ab0:	eb cd 40 80 	pushm	r7,lr
80003ab4:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80003ab6:	f0 1f 00 04 	mcall	80003ac4 <sysclk_get_pba_hz+0x14>
80003aba:	18 98       	mov	r8,r12
80003abc:	a3 88       	lsr	r8,0x2
}
80003abe:	10 9c       	mov	r12,r8
80003ac0:	e3 cd 80 80 	ldm	sp++,r7,pc
80003ac4:	80 00       	ld.sh	r0,r0[0x0]
80003ac6:	3a 9c       	mov	r12,-87

80003ac8 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80003ac8:	eb cd 40 80 	pushm	r7,lr
80003acc:	1a 97       	mov	r7,sp
80003ace:	20 1d       	sub	sp,4
80003ad0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80003ad4:	ee fb ff fc 	ld.w	r11,r7[-4]
80003ad8:	30 1c       	mov	r12,1
80003ada:	f0 1f 00 03 	mcall	80003ae4 <sysclk_enable_hsb_module+0x1c>
}
80003ade:	2f fd       	sub	sp,-4
80003ae0:	e3 cd 80 80 	ldm	sp++,r7,pc
80003ae4:	80 00       	ld.sh	r0,r0[0x0]
80003ae6:	61 28       	ld.w	r8,r0[0x48]

80003ae8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003ae8:	eb cd 40 80 	pushm	r7,lr
80003aec:	1a 97       	mov	r7,sp
80003aee:	20 1d       	sub	sp,4
80003af0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003af4:	ee fb ff fc 	ld.w	r11,r7[-4]
80003af8:	30 2c       	mov	r12,2
80003afa:	f0 1f 00 03 	mcall	80003b04 <sysclk_enable_pba_module+0x1c>
}
80003afe:	2f fd       	sub	sp,-4
80003b00:	e3 cd 80 80 	ldm	sp++,r7,pc
80003b04:	80 00       	ld.sh	r0,r0[0x0]
80003b06:	61 28       	ld.w	r8,r0[0x48]

80003b08 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80003b08:	eb cd 40 80 	pushm	r7,lr
80003b0c:	1a 97       	mov	r7,sp
80003b0e:	20 1d       	sub	sp,4
80003b10:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003b14:	ee fb ff fc 	ld.w	r11,r7[-4]
80003b18:	30 3c       	mov	r12,3
80003b1a:	f0 1f 00 03 	mcall	80003b24 <sysclk_enable_pbb_module+0x1c>
}
80003b1e:	2f fd       	sub	sp,-4
80003b20:	e3 cd 80 80 	ldm	sp++,r7,pc
80003b24:	80 00       	ld.sh	r0,r0[0x0]
80003b26:	61 28       	ld.w	r8,r0[0x48]

80003b28 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80003b28:	eb cd 40 80 	pushm	r7,lr
80003b2c:	1a 97       	mov	r7,sp
80003b2e:	20 1d       	sub	sp,4
80003b30:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80003b34:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003b38:	fe 58 38 00 	cp.w	r8,-51200
80003b3c:	e0 80 00 8a 	breq	80003c50 <sysclk_enable_peripheral_clock+0x128>
80003b40:	e0 8b 00 33 	brhi	80003ba6 <sysclk_enable_peripheral_clock+0x7e>
80003b44:	fe 58 14 00 	cp.w	r8,-60416
80003b48:	c6 80       	breq	80003c18 <sysclk_enable_peripheral_clock+0xf0>
80003b4a:	e0 8b 00 18 	brhi	80003b7a <sysclk_enable_peripheral_clock+0x52>
80003b4e:	fe 48 14 00 	cp.w	r8,-125952
80003b52:	e0 80 00 be 	breq	80003cce <sysclk_enable_peripheral_clock+0x1a6>
80003b56:	e0 8b 00 0b 	brhi	80003b6c <sysclk_enable_peripheral_clock+0x44>
80003b5a:	fe 48 00 00 	cp.w	r8,-131072
80003b5e:	e0 80 00 ad 	breq	80003cb8 <sysclk_enable_peripheral_clock+0x190>
80003b62:	fe 48 10 00 	cp.w	r8,-126976
80003b66:	e0 80 00 b0 	breq	80003cc6 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b6a:	cb 98       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b6c:	fe 58 00 00 	cp.w	r8,-65536
80003b70:	c4 90       	breq	80003c02 <sysclk_enable_peripheral_clock+0xda>
80003b72:	fe 58 10 00 	cp.w	r8,-61440
80003b76:	c4 d0       	breq	80003c10 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b78:	cb 28       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b7a:	fe 58 20 00 	cp.w	r8,-57344
80003b7e:	c5 90       	breq	80003c30 <sysclk_enable_peripheral_clock+0x108>
80003b80:	e0 8b 00 09 	brhi	80003b92 <sysclk_enable_peripheral_clock+0x6a>
80003b84:	fe 58 18 00 	cp.w	r8,-59392
80003b88:	c4 c0       	breq	80003c20 <sysclk_enable_peripheral_clock+0xf8>
80003b8a:	fe 58 1c 00 	cp.w	r8,-58368
80003b8e:	c4 d0       	breq	80003c28 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b90:	ca 68       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b92:	fe 58 30 00 	cp.w	r8,-53248
80003b96:	c5 50       	breq	80003c40 <sysclk_enable_peripheral_clock+0x118>
80003b98:	fe 58 34 00 	cp.w	r8,-52224
80003b9c:	c5 60       	breq	80003c48 <sysclk_enable_peripheral_clock+0x120>
80003b9e:	fe 58 28 00 	cp.w	r8,-55296
80003ba2:	c4 b0       	breq	80003c38 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003ba4:	c9 c8       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003ba6:	fe 58 50 00 	cp.w	r8,-45056
80003baa:	c6 b0       	breq	80003c80 <sysclk_enable_peripheral_clock+0x158>
80003bac:	e0 8b 00 15 	brhi	80003bd6 <sysclk_enable_peripheral_clock+0xae>
80003bb0:	fe 58 44 00 	cp.w	r8,-48128
80003bb4:	c5 a0       	breq	80003c68 <sysclk_enable_peripheral_clock+0x140>
80003bb6:	e0 8b 00 09 	brhi	80003bc8 <sysclk_enable_peripheral_clock+0xa0>
80003bba:	fe 58 3c 00 	cp.w	r8,-50176
80003bbe:	c4 d0       	breq	80003c58 <sysclk_enable_peripheral_clock+0x130>
80003bc0:	fe 58 40 00 	cp.w	r8,-49152
80003bc4:	c4 e0       	breq	80003c60 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003bc6:	c8 b8       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003bc8:	fe 58 48 00 	cp.w	r8,-47104
80003bcc:	c5 20       	breq	80003c70 <sysclk_enable_peripheral_clock+0x148>
80003bce:	fe 58 4c 00 	cp.w	r8,-46080
80003bd2:	c5 30       	breq	80003c78 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003bd4:	c8 48       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003bd6:	fe 58 5c 00 	cp.w	r8,-41984
80003bda:	c5 f0       	breq	80003c98 <sysclk_enable_peripheral_clock+0x170>
80003bdc:	e0 8b 00 09 	brhi	80003bee <sysclk_enable_peripheral_clock+0xc6>
80003be0:	fe 58 54 00 	cp.w	r8,-44032
80003be4:	c5 20       	breq	80003c88 <sysclk_enable_peripheral_clock+0x160>
80003be6:	fe 58 58 00 	cp.w	r8,-43008
80003bea:	c5 30       	breq	80003c90 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003bec:	c7 88       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003bee:	fe 58 64 00 	cp.w	r8,-39936
80003bf2:	c5 b0       	breq	80003ca8 <sysclk_enable_peripheral_clock+0x180>
80003bf4:	fe 58 68 00 	cp.w	r8,-38912
80003bf8:	c5 c0       	breq	80003cb0 <sysclk_enable_peripheral_clock+0x188>
80003bfa:	fe 58 60 00 	cp.w	r8,-40960
80003bfe:	c5 10       	breq	80003ca0 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003c00:	c6 e8       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80003c02:	30 4c       	mov	r12,4
80003c04:	f0 1f 00 38 	mcall	80003ce4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80003c08:	30 0c       	mov	r12,0
80003c0a:	f0 1f 00 38 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c0e:	c6 78       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80003c10:	30 1c       	mov	r12,1
80003c12:	f0 1f 00 36 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c16:	c6 38       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80003c18:	30 2c       	mov	r12,2
80003c1a:	f0 1f 00 34 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c1e:	c5 f8       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80003c20:	30 3c       	mov	r12,3
80003c22:	f0 1f 00 32 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c26:	c5 b8       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80003c28:	30 4c       	mov	r12,4
80003c2a:	f0 1f 00 30 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c2e:	c5 78       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80003c30:	30 5c       	mov	r12,5
80003c32:	f0 1f 00 2e 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c36:	c5 38       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80003c38:	30 6c       	mov	r12,6
80003c3a:	f0 1f 00 2c 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c3e:	c4 f8       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003c40:	30 7c       	mov	r12,7
80003c42:	f0 1f 00 2a 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c46:	c4 b8       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80003c48:	30 8c       	mov	r12,8
80003c4a:	f0 1f 00 28 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c4e:	c4 78       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003c50:	30 9c       	mov	r12,9
80003c52:	f0 1f 00 26 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c56:	c4 38       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80003c58:	30 ac       	mov	r12,10
80003c5a:	f0 1f 00 24 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c5e:	c3 f8       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003c60:	30 bc       	mov	r12,11
80003c62:	f0 1f 00 22 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c66:	c3 b8       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80003c68:	30 cc       	mov	r12,12
80003c6a:	f0 1f 00 20 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c6e:	c3 78       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003c70:	30 dc       	mov	r12,13
80003c72:	f0 1f 00 1e 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c76:	c3 38       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80003c78:	30 ec       	mov	r12,14
80003c7a:	f0 1f 00 1c 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c7e:	c2 f8       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003c80:	30 fc       	mov	r12,15
80003c82:	f0 1f 00 1a 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c86:	c2 b8       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80003c88:	31 0c       	mov	r12,16
80003c8a:	f0 1f 00 18 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c8e:	c2 78       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003c90:	31 1c       	mov	r12,17
80003c92:	f0 1f 00 16 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c96:	c2 38       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80003c98:	31 2c       	mov	r12,18
80003c9a:	f0 1f 00 14 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c9e:	c1 f8       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80003ca0:	31 3c       	mov	r12,19
80003ca2:	f0 1f 00 12 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ca6:	c1 b8       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80003ca8:	31 4c       	mov	r12,20
80003caa:	f0 1f 00 10 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003cae:	c1 78       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80003cb0:	31 5c       	mov	r12,21
80003cb2:	f0 1f 00 0e 	mcall	80003ce8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003cb6:	c1 38       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80003cb8:	30 3c       	mov	r12,3
80003cba:	f0 1f 00 0b 	mcall	80003ce4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80003cbe:	30 0c       	mov	r12,0
80003cc0:	f0 1f 00 0b 	mcall	80003cec <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003cc4:	c0 c8       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80003cc6:	30 1c       	mov	r12,1
80003cc8:	f0 1f 00 09 	mcall	80003cec <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003ccc:	c0 88       	rjmp	80003cdc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80003cce:	30 0c       	mov	r12,0
80003cd0:	f0 1f 00 05 	mcall	80003ce4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80003cd4:	30 2c       	mov	r12,2
80003cd6:	f0 1f 00 06 	mcall	80003cec <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003cda:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80003cdc:	2f fd       	sub	sp,-4
80003cde:	e3 cd 80 80 	ldm	sp++,r7,pc
80003ce2:	00 00       	add	r0,r0
80003ce4:	80 00       	ld.sh	r0,r0[0x0]
80003ce6:	3a c8       	mov	r8,-84
80003ce8:	80 00       	ld.sh	r0,r0[0x0]
80003cea:	3a e8       	mov	r8,-82
80003cec:	80 00       	ld.sh	r0,r0[0x0]
80003cee:	3b 08       	mov	r8,-80

80003cf0 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80003cf0:	eb cd 40 80 	pushm	r7,lr
80003cf4:	1a 97       	mov	r7,sp
80003cf6:	20 cd       	sub	sp,48
80003cf8:	ef 4c ff d4 	st.w	r7[-44],r12
80003cfc:	ef 4b ff d0 	st.w	r7[-48],r11
80003d00:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003d04:	ef 48 ff dc 	st.w	r7[-36],r8
80003d08:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003d0c:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80003d10:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003d14:	58 18       	cp.w	r8,1
80003d16:	c2 11       	brne	80003d58 <ioport_set_pin_dir+0x68>
80003d18:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003d1c:	ef 48 ff e0 	st.w	r7[-32],r8
80003d20:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003d24:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003d28:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003d2c:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003d2e:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003d32:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003d36:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003d38:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003d3c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003d40:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003d44:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003d48:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003d4c:	30 1a       	mov	r10,1
80003d4e:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003d52:	f1 49 00 44 	st.w	r8[68],r9
80003d56:	c2 48       	rjmp	80003d9e <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80003d58:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003d5c:	58 08       	cp.w	r8,0
80003d5e:	c2 01       	brne	80003d9e <ioport_set_pin_dir+0xae>
80003d60:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003d64:	ef 48 ff f0 	st.w	r7[-16],r8
80003d68:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003d6c:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003d70:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003d74:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003d76:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003d7a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d7e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003d80:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003d84:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003d88:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003d8c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003d90:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003d94:	30 1a       	mov	r10,1
80003d96:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003d9a:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80003d9e:	2f 4d       	sub	sp,-48
80003da0:	e3 cd 80 80 	ldm	sp++,r7,pc

80003da4 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
80003da4:	eb cd 40 80 	pushm	r7,lr
80003da8:	1a 97       	mov	r7,sp
80003daa:	20 2d       	sub	sp,8
80003dac:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80003db0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003db4:	48 f9       	lddpc	r9,80003df0 <sleepmgr_lock_mode+0x4c>
80003db6:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003dba:	3f f8       	mov	r8,-1
80003dbc:	f0 09 18 00 	cp.b	r9,r8
80003dc0:	c0 21       	brne	80003dc4 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
80003dc2:	c0 08       	rjmp	80003dc2 <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
80003dc4:	f0 1f 00 0c 	mcall	80003df4 <sleepmgr_lock_mode+0x50>
80003dc8:	18 98       	mov	r8,r12
80003dca:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
80003dce:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003dd2:	48 89       	lddpc	r9,80003df0 <sleepmgr_lock_mode+0x4c>
80003dd4:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003dd8:	2f f9       	sub	r9,-1
80003dda:	5c 59       	castu.b	r9
80003ddc:	48 5a       	lddpc	r10,80003df0 <sleepmgr_lock_mode+0x4c>
80003dde:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
80003de2:	ee fc ff fc 	ld.w	r12,r7[-4]
80003de6:	f0 1f 00 05 	mcall	80003df8 <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
80003dea:	2f ed       	sub	sp,-8
80003dec:	e3 cd 80 80 	ldm	sp++,r7,pc
80003df0:	00 00       	add	r0,r0
80003df2:	07 78       	ld.ub	r8,--r3
80003df4:	80 00       	ld.sh	r0,r0[0x0]
80003df6:	3a 34       	mov	r4,-93
80003df8:	80 00       	ld.sh	r0,r0[0x0]
80003dfa:	3a 74       	mov	r4,-89

80003dfc <motor_init>:



// initializes the motor-functions, setting timer-preferences, etc. ...
void motor_init(void) //TODO: static?
{
80003dfc:	eb cd 40 80 	pushm	r7,lr
80003e00:	1a 97       	mov	r7,sp
80003e02:	20 4d       	sub	sp,16
	//set-up the pins of all ESC
	ioport_set_pin_dir(ESC_BL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003e04:	30 1b       	mov	r11,1
80003e06:	31 bc       	mov	r12,27
80003e08:	f0 1f 00 c1 	mcall	8000410c <motor_init+0x310>
	ioport_set_pin_dir(ESC_BR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003e0c:	30 1b       	mov	r11,1
80003e0e:	31 ac       	mov	r12,26
80003e10:	f0 1f 00 bf 	mcall	8000410c <motor_init+0x310>
	ioport_set_pin_dir(ESC_FL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003e14:	30 1b       	mov	r11,1
80003e16:	31 6c       	mov	r12,22
80003e18:	f0 1f 00 bd 	mcall	8000410c <motor_init+0x310>
	ioport_set_pin_dir(ESC_FR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003e1c:	30 1b       	mov	r11,1
80003e1e:	31 5c       	mov	r12,21
80003e20:	f0 1f 00 bb 	mcall	8000410c <motor_init+0x310>
	
	
	//enable clock for timer
	sysclk_enable_peripheral_clock(TIMER_ESC);
80003e24:	fe 7c 50 00 	mov	r12,-45056
80003e28:	f0 1f 00 ba 	mcall	80004110 <motor_init+0x314>
		{ESC_FL__SIGNAL_PIN, ESC_FL__SIGNAL_PER_FUNC},
		{ESC_FR__SIGNAL_PIN, ESC_FR__SIGNAL_PER_FUNC},
		{ESC_BL__SIGNAL_PIN, ESC_BL__SIGNAL_PER_FUNC},
		{ESC_BR__SIGNAL_PIN, ESC_BR__SIGNAL_PER_FUNC}
												};
	gpio_enable_module(TIMER_GPIO_MAP,4);
80003e2c:	30 4b       	mov	r11,4
80003e2e:	fe fc 02 e6 	ld.w	r12,pc[742]
80003e32:	f0 1f 00 ba 	mcall	80004118 <motor_init+0x31c>

	
	//timer-channel ESC__TIMER_USED_CHANNEL1 (x = channel = [0/1/2])
	tc_waveform_opt_t wf_opt;
	wf_opt.acpa = TC_EVT_EFFECT_CLEAR; //clear TIOAx on RA-Compare [Duty-Cycle]
80003e36:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e3a:	30 29       	mov	r9,2
80003e3c:	f1 d9 d2 02 	bfins	r8,r9,0x10,0x2
80003e40:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.acpc = TC_EVT_EFFECT_SET; //set TIOAx on RC-Compare [Frequency]
80003e44:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e48:	30 19       	mov	r9,1
80003e4a:	f1 d9 d2 42 	bfins	r8,r9,0x12,0x2
80003e4e:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aeevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOAx
80003e52:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e56:	30 09       	mov	r9,0
80003e58:	f1 d9 d2 82 	bfins	r8,r9,0x14,0x2
80003e5c:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOAx
80003e60:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e64:	30 09       	mov	r9,0
80003e66:	f1 d9 d2 c2 	bfins	r8,r9,0x16,0x2
80003e6a:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.bcpb = TC_EVT_EFFECT_CLEAR; //set TIOBx on RB-Compare [Duty-Cycle]
80003e6e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e72:	30 29       	mov	r9,2
80003e74:	f1 d9 d3 02 	bfins	r8,r9,0x18,0x2
80003e78:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bcpc = TC_EVT_EFFECT_SET; //clear TIOBx on RC-Compare [Frequency]
80003e7c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e80:	30 19       	mov	r9,1
80003e82:	f1 d9 d3 42 	bfins	r8,r9,0x1a,0x2
80003e86:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.beevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOBx
80003e8a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e8e:	30 09       	mov	r9,0
80003e90:	f1 d9 d3 82 	bfins	r8,r9,0x1c,0x2
80003e94:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOBx
80003e98:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e9c:	30 09       	mov	r9,0
80003e9e:	f1 d9 d3 c2 	bfins	r8,r9,0x1e,0x2
80003ea2:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.burst = TC_BURST_NOT_GATED; //no burst
80003ea6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003eaa:	30 09       	mov	r9,0
80003eac:	f1 d9 d0 82 	bfins	r8,r9,0x4,0x2
80003eb0:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL1; //timer-channel
80003eb4:	30 08       	mov	r8,0
80003eb6:	ef 48 ff f4 	st.w	r7[-12],r8
	wf_opt.clki = TC_CLOCK_RISING_EDGE; //count on rising-edge
80003eba:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ebe:	30 09       	mov	r9,0
80003ec0:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003ec4:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcdis = false; //counter clock disable on RC-Compare: false
80003ec8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ecc:	30 09       	mov	r9,0
80003ece:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
80003ed2:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcstop = false; //counter clock stop on RC-Compare: false
80003ed6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003eda:	30 09       	mov	r9,0
80003edc:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80003ee0:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevt = TC_EXT_EVENT_SEL_XC0_OUTPUT; //TIOBx not as Input
80003ee4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ee8:	30 19       	mov	r9,1
80003eea:	f1 d9 d1 42 	bfins	r8,r9,0xa,0x2
80003eee:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevtedg = TC_SEL_NO_EDGE; //external event edge selection
80003ef2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ef6:	30 09       	mov	r9,0
80003ef8:	f1 d9 d1 02 	bfins	r8,r9,0x8,0x2
80003efc:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.enetrg = false; //event-trigger enable: false
80003f00:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f04:	30 09       	mov	r9,0
80003f06:	f1 d9 d1 81 	bfins	r8,r9,0xc,0x1
80003f0a:	ef 48 ff f8 	st.w	r7[-8],r8
	//TIMER_CLOCK1 32 KHz oscillator clock (CLK_32K)
	//TIMER_CLOCK2 PBA Clock / 2
	//TIMER_CLOCK3 PBA Clock / 8
	//TIMER_CLOCK4 PBA Clock / 32
	//TIMER_CLOCK5 PBA Clock / 128
	wf_opt.tcclks = TC_CLOCK_SOURCE_TC3; // --> prescaler = 8
80003f0e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f12:	30 29       	mov	r9,2
80003f14:	f1 d9 d0 03 	bfins	r8,r9,0x0,0x3
80003f18:	ef 48 ff f8 	st.w	r7[-8],r8
	
	
	//timer-values are calculated on base of (variable) pba-clock (pba_c)
	esc_timer_values.period =  sysclk_get_pba_hz()/2000; //ticks for one (periode=4ms): pba_c/2000 = pba_c/(8/4*1000) = pba_c/(prescaler/periode)
80003f1c:	f0 1f 00 80 	mcall	8000411c <motor_init+0x320>
80003f20:	18 99       	mov	r9,r12
80003f22:	e0 68 4d d3 	mov	r8,19923
80003f26:	ea 18 10 62 	orh	r8,0x1062
80003f2a:	f2 08 06 48 	mulu.d	r8,r9,r8
80003f2e:	f2 08 16 07 	lsr	r8,r9,0x7
80003f32:	10 99       	mov	r9,r8
80003f34:	4f b8       	lddpc	r8,80004120 <motor_init+0x324>
80003f36:	91 09       	st.w	r8[0x0],r9
	esc_timer_values.max = esc_timer_values.period/2; //ticks for fastest-signal (2ms)
80003f38:	4f a8       	lddpc	r8,80004120 <motor_init+0x324>
80003f3a:	70 08       	ld.w	r8,r8[0x0]
80003f3c:	f0 09 16 1f 	lsr	r9,r8,0x1f
80003f40:	f2 08 00 08 	add	r8,r9,r8
80003f44:	a1 58       	asr	r8,0x1
80003f46:	10 99       	mov	r9,r8
80003f48:	4f 68       	lddpc	r8,80004120 <motor_init+0x324>
80003f4a:	91 29       	st.w	r8[0x8],r9
	esc_timer_values.min = esc_timer_values.period/4; //ticks for slowest-signal (1ms)
80003f4c:	4f 58       	lddpc	r8,80004120 <motor_init+0x324>
80003f4e:	70 08       	ld.w	r8,r8[0x0]
80003f50:	f0 c9 ff fd 	sub	r9,r8,-3
80003f54:	58 08       	cp.w	r8,0
80003f56:	f2 08 17 50 	movlt	r8,r9
80003f5a:	a3 48       	asr	r8,0x2
80003f5c:	10 99       	mov	r9,r8
80003f5e:	4f 18       	lddpc	r8,80004120 <motor_init+0x324>
80003f60:	91 19       	st.w	r8[0x4],r9
	esc_timer_values.max_motorspeed = esc_timer_values.max - esc_timer_values.min; //[0; max_motorspeed] = interval for controller
80003f62:	4f 08       	lddpc	r8,80004120 <motor_init+0x324>
80003f64:	70 29       	ld.w	r9,r8[0x8]
80003f66:	4e f8       	lddpc	r8,80004120 <motor_init+0x324>
80003f68:	70 18       	ld.w	r8,r8[0x4]
80003f6a:	10 19       	sub	r9,r8
80003f6c:	4e d8       	lddpc	r8,80004120 <motor_init+0x324>
80003f6e:	91 39       	st.w	r8[0xc],r9
	
	
	
	
	
	wf_opt.wavsel = TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER;
80003f70:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f74:	30 29       	mov	r9,2
80003f76:	f1 d9 d1 a2 	bfins	r8,r9,0xd,0x2
80003f7a:	ef 48 ff f8 	st.w	r7[-8],r8
	tc_init_waveform(TIMER_ESC, &wf_opt); //init waveform, timer-channel=ESC__TIMER_USED_CHANNEL1
80003f7e:	ee c8 00 0c 	sub	r8,r7,12
80003f82:	10 9b       	mov	r11,r8
80003f84:	fe 7c 50 00 	mov	r12,-45056
80003f88:	f0 1f 00 67 	mcall	80004124 <motor_init+0x328>
	
	
	//edit for channel 1
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
80003f8c:	30 18       	mov	r8,1
80003f8e:	ef 48 ff f4 	st.w	r7[-12],r8
	tc_init_waveform(TIMER_ESC, &wf_opt);
80003f92:	ee c8 00 0c 	sub	r8,r7,12
80003f96:	10 9b       	mov	r11,r8
80003f98:	fe 7c 50 00 	mov	r12,-45056
80003f9c:	f0 1f 00 62 	mcall	80004124 <motor_init+0x328>
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003fa0:	30 08       	mov	r8,0
80003fa2:	ef 48 ff fc 	st.w	r7[-4],r8
80003fa6:	c0 e8       	rjmp	80003fc2 <motor_init+0x1c6>
	{
		esc_timer_compare_values[i] = esc_timer_values.min;
80003fa8:	ee fa ff fc 	ld.w	r10,r7[-4]
80003fac:	4d d8       	lddpc	r8,80004120 <motor_init+0x324>
80003fae:	70 18       	ld.w	r8,r8[0x4]
80003fb0:	5c 88       	casts.h	r8
80003fb2:	4d e9       	lddpc	r9,80004128 <motor_init+0x32c>
80003fb4:	f2 0a 0a 18 	st.h	r9[r10<<0x1],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
	tc_init_waveform(TIMER_ESC, &wf_opt);
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003fb8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003fbc:	2f f8       	sub	r8,-1
80003fbe:	ef 48 ff fc 	st.w	r7[-4],r8
80003fc2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003fc6:	58 38       	cp.w	r8,3
80003fc8:	fe 98 ff f0 	brls	80003fa8 <motor_init+0x1ac>
		esc_timer_compare_values[i] = esc_timer_values.min;
	}
	
	
	//set pwm-frequency
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.period);
80003fcc:	4d 58       	lddpc	r8,80004120 <motor_init+0x324>
80003fce:	70 08       	ld.w	r8,r8[0x0]
80003fd0:	5c 88       	casts.h	r8
80003fd2:	5c 78       	castu.h	r8
80003fd4:	10 9a       	mov	r10,r8
80003fd6:	30 0b       	mov	r11,0
80003fd8:	fe 7c 50 00 	mov	r12,-45056
80003fdc:	f0 1f 00 54 	mcall	8000412c <motor_init+0x330>
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.period);
80003fe0:	4d 08       	lddpc	r8,80004120 <motor_init+0x324>
80003fe2:	70 08       	ld.w	r8,r8[0x0]
80003fe4:	5c 88       	casts.h	r8
80003fe6:	5c 78       	castu.h	r8
80003fe8:	10 9a       	mov	r10,r8
80003fea:	30 1b       	mov	r11,1
80003fec:	fe 7c 50 00 	mov	r12,-45056
80003ff0:	f0 1f 00 4f 	mcall	8000412c <motor_init+0x330>
	
	//pre-fill
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
80003ff4:	4c b8       	lddpc	r8,80004120 <motor_init+0x324>
80003ff6:	70 18       	ld.w	r8,r8[0x4]
80003ff8:	5c 88       	casts.h	r8
80003ffa:	5c 78       	castu.h	r8
80003ffc:	10 9a       	mov	r10,r8
80003ffe:	30 0b       	mov	r11,0
80004000:	fe 7c 50 00 	mov	r12,-45056
80004004:	f0 1f 00 4b 	mcall	80004130 <motor_init+0x334>
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
80004008:	4c 68       	lddpc	r8,80004120 <motor_init+0x324>
8000400a:	70 18       	ld.w	r8,r8[0x4]
8000400c:	5c 88       	casts.h	r8
8000400e:	5c 78       	castu.h	r8
80004010:	10 9a       	mov	r10,r8
80004012:	30 1b       	mov	r11,1
80004014:	fe 7c 50 00 	mov	r12,-45056
80004018:	f0 1f 00 46 	mcall	80004130 <motor_init+0x334>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
8000401c:	4c 18       	lddpc	r8,80004120 <motor_init+0x324>
8000401e:	70 18       	ld.w	r8,r8[0x4]
80004020:	5c 88       	casts.h	r8
80004022:	5c 78       	castu.h	r8
80004024:	10 9a       	mov	r10,r8
80004026:	30 0b       	mov	r11,0
80004028:	fe 7c 50 00 	mov	r12,-45056
8000402c:	f0 1f 00 42 	mcall	80004134 <motor_init+0x338>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
80004030:	4b c8       	lddpc	r8,80004120 <motor_init+0x324>
80004032:	70 18       	ld.w	r8,r8[0x4]
80004034:	5c 88       	casts.h	r8
80004036:	5c 78       	castu.h	r8
80004038:	10 9a       	mov	r10,r8
8000403a:	30 1b       	mov	r11,1
8000403c:	fe 7c 50 00 	mov	r12,-45056
80004040:	f0 1f 00 3d 	mcall	80004134 <motor_init+0x338>

	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL1); //starting timer-channel
80004044:	30 0b       	mov	r11,0
80004046:	fe 7c 50 00 	mov	r12,-45056
8000404a:	f0 1f 00 3c 	mcall	80004138 <motor_init+0x33c>
	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
8000404e:	30 1b       	mov	r11,1
80004050:	fe 7c 50 00 	mov	r12,-45056
80004054:	f0 1f 00 39 	mcall	80004138 <motor_init+0x33c>
	
	
	
	
	tc_interrupt_t ir_conf;
	ir_conf.covfs = 0; // counter-overflow-interrupt
80004058:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000405c:	30 09       	mov	r9,0
8000405e:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
80004062:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpas = 0; // RA-compare-interrupt
80004066:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000406a:	30 09       	mov	r9,0
8000406c:	f1 d9 d0 41 	bfins	r8,r9,0x2,0x1
80004070:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpbs = 0; // RB-compare-interrupt
80004074:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004078:	30 09       	mov	r9,0
8000407a:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
8000407e:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpcs = 1; // RC-compare-interrupt
80004082:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004086:	30 19       	mov	r9,1
80004088:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
8000408c:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.etrgs = 0; // external-trigger-interrupt
80004090:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004094:	30 09       	mov	r9,0
80004096:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
8000409a:	ef 48 ff f0 	st.w	r7[-16],r8
	//ir_conf.int // function?
	ir_conf.ldras = 0; // RA-load-interrupt
8000409e:	ee f8 ff f0 	ld.w	r8,r7[-16]
800040a2:	30 09       	mov	r9,0
800040a4:	f1 d9 d0 a1 	bfins	r8,r9,0x5,0x1
800040a8:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.ldrbs = 0; // RB-load-interrupt
800040ac:	ee f8 ff f0 	ld.w	r8,r7[-16]
800040b0:	30 09       	mov	r9,0
800040b2:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
800040b6:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.lovrs = 0; // load-overrun-interrupt
800040ba:	ee f8 ff f0 	ld.w	r8,r7[-16]
800040be:	30 09       	mov	r9,0
800040c0:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
800040c4:	ef 48 ff f0 	st.w	r7[-16],r8
	
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, &ir_conf);
800040c8:	ee c8 00 10 	sub	r8,r7,16
800040cc:	10 9a       	mov	r10,r8
800040ce:	30 0b       	mov	r11,0
800040d0:	fe 7c 50 00 	mov	r12,-45056
800040d4:	f0 1f 00 1a 	mcall	8000413c <motor_init+0x340>
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, &ir_conf);
800040d8:	ee c8 00 10 	sub	r8,r7,16
800040dc:	10 9a       	mov	r10,r8
800040de:	30 1b       	mov	r11,1
800040e0:	fe 7c 50 00 	mov	r12,-45056
800040e4:	f0 1f 00 16 	mcall	8000413c <motor_init+0x340>
	
	//Disable_global_interrupt(); //was done previously --> in board_init() (init.c)
	//INTC_init_interrupts(); //initializing hardware-interrupt-controller
	
	//Register the RTC interrupt handler to the interrupt controller
	INTC_register_interrupt(&t_c1_rc_isr, AVR32_TC_IRQ0, AVR32_INTC_INT0);
800040e8:	30 0a       	mov	r10,0
800040ea:	e0 6b 01 c0 	mov	r11,448
800040ee:	49 5c       	lddpc	r12,80004140 <motor_init+0x344>
800040f0:	f0 1f 00 15 	mcall	80004144 <motor_init+0x348>
	INTC_register_interrupt(&t_c2_rc_isr, AVR32_TC_IRQ1, AVR32_INTC_INT0);
800040f4:	30 0a       	mov	r10,0
800040f6:	e0 6b 01 c1 	mov	r11,449
800040fa:	49 4c       	lddpc	r12,80004148 <motor_init+0x34c>
800040fc:	f0 1f 00 12 	mcall	80004144 <motor_init+0x348>
	
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleepmgr_lock_mode(SLEEPMGR_STDBY);
80004100:	30 3c       	mov	r12,3
80004102:	f0 1f 00 13 	mcall	8000414c <motor_init+0x350>
#endif
};
80004106:	2f cd       	sub	sp,-16
80004108:	e3 cd 80 80 	ldm	sp++,r7,pc
8000410c:	80 00       	ld.sh	r0,r0[0x0]
8000410e:	3c f0       	mov	r0,-49
80004110:	80 00       	ld.sh	r0,r0[0x0]
80004112:	3b 28       	mov	r8,-78
80004114:	80 00       	ld.sh	r0,r0[0x0]
80004116:	d0 48       	*unknown*
80004118:	80 00       	ld.sh	r0,r0[0x0]
8000411a:	2c a8       	sub	r8,-54
8000411c:	80 00       	ld.sh	r0,r0[0x0]
8000411e:	3a b0       	mov	r0,-85
80004120:	00 00       	add	r0,r0
80004122:	06 70       	tst	r0,r3
80004124:	80 00       	ld.sh	r0,r0[0x0]
80004126:	5c 30       	neg	r0
80004128:	00 00       	add	r0,r0
8000412a:	06 80       	andn	r0,r3
8000412c:	80 00       	ld.sh	r0,r0[0x0]
8000412e:	5e e8       	retqs	r8
80004130:	80 00       	ld.sh	r0,r0[0x0]
80004132:	5d f8       	*unknown*
80004134:	80 00       	ld.sh	r0,r0[0x0]
80004136:	5e 70       	retpl	r0
80004138:	80 00       	ld.sh	r0,r0[0x0]
8000413a:	5d 84       	*unknown*
8000413c:	80 00       	ld.sh	r0,r0[0x0]
8000413e:	5a 48       	cp.w	r8,-28
80004140:	80 00       	ld.sh	r0,r0[0x0]
80004142:	41 50       	lddsp	r0,sp[0x54]
80004144:	80 00       	ld.sh	r0,r0[0x0]
80004146:	6f 0c       	ld.w	r12,r7[0x40]
80004148:	80 00       	ld.sh	r0,r0[0x0]
8000414a:	41 a0       	lddsp	r0,sp[0x68]
8000414c:	80 00       	ld.sh	r0,r0[0x0]
8000414e:	3d a4       	mov	r4,-38

80004150 <t_c1_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c1_rc_isr(void)
{
80004150:	eb cd 40 80 	pushm	r7,lr
80004154:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_A]);
80004156:	48 f8       	lddpc	r8,80004190 <t_c1_rc_isr+0x40>
80004158:	90 38       	ld.sh	r8,r8[0x6]
8000415a:	5c 88       	casts.h	r8
8000415c:	5c 78       	castu.h	r8
8000415e:	10 9a       	mov	r10,r8
80004160:	30 0b       	mov	r11,0
80004162:	fe 7c 50 00 	mov	r12,-45056
80004166:	f0 1f 00 0c 	mcall	80004194 <t_c1_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_B]);
8000416a:	48 a8       	lddpc	r8,80004190 <t_c1_rc_isr+0x40>
8000416c:	90 28       	ld.sh	r8,r8[0x4]
8000416e:	5c 88       	casts.h	r8
80004170:	5c 78       	castu.h	r8
80004172:	10 9a       	mov	r10,r8
80004174:	30 0b       	mov	r11,0
80004176:	fe 7c 50 00 	mov	r12,-45056
8000417a:	f0 1f 00 08 	mcall	80004198 <t_c1_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL1);
8000417e:	30 0b       	mov	r11,0
80004180:	fe 7c 50 00 	mov	r12,-45056
80004184:	f0 1f 00 06 	mcall	8000419c <t_c1_rc_isr+0x4c>
}
80004188:	e3 cd 40 80 	ldm	sp++,r7,lr
8000418c:	d6 03       	rete
8000418e:	00 00       	add	r0,r0
80004190:	00 00       	add	r0,r0
80004192:	06 80       	andn	r0,r3
80004194:	80 00       	ld.sh	r0,r0[0x0]
80004196:	5d f8       	*unknown*
80004198:	80 00       	ld.sh	r0,r0[0x0]
8000419a:	5e 70       	retpl	r0
8000419c:	80 00       	ld.sh	r0,r0[0x0]
8000419e:	5d be       	*unknown*

800041a0 <t_c2_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c2_rc_isr(void)
{
800041a0:	eb cd 40 80 	pushm	r7,lr
800041a4:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_A]);
800041a6:	48 f8       	lddpc	r8,800041e0 <t_c2_rc_isr+0x40>
800041a8:	90 18       	ld.sh	r8,r8[0x2]
800041aa:	5c 88       	casts.h	r8
800041ac:	5c 78       	castu.h	r8
800041ae:	10 9a       	mov	r10,r8
800041b0:	30 1b       	mov	r11,1
800041b2:	fe 7c 50 00 	mov	r12,-45056
800041b6:	f0 1f 00 0c 	mcall	800041e4 <t_c2_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_B]);
800041ba:	48 a8       	lddpc	r8,800041e0 <t_c2_rc_isr+0x40>
800041bc:	90 08       	ld.sh	r8,r8[0x0]
800041be:	5c 88       	casts.h	r8
800041c0:	5c 78       	castu.h	r8
800041c2:	10 9a       	mov	r10,r8
800041c4:	30 1b       	mov	r11,1
800041c6:	fe 7c 50 00 	mov	r12,-45056
800041ca:	f0 1f 00 08 	mcall	800041e8 <t_c2_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
800041ce:	30 1b       	mov	r11,1
800041d0:	fe 7c 50 00 	mov	r12,-45056
800041d4:	f0 1f 00 06 	mcall	800041ec <t_c2_rc_isr+0x4c>
}
800041d8:	e3 cd 40 80 	ldm	sp++,r7,lr
800041dc:	d6 03       	rete
800041de:	00 00       	add	r0,r0
800041e0:	00 00       	add	r0,r0
800041e2:	06 80       	andn	r0,r3
800041e4:	80 00       	ld.sh	r0,r0[0x0]
800041e6:	5d f8       	*unknown*
800041e8:	80 00       	ld.sh	r0,r0[0x0]
800041ea:	5e 70       	retpl	r0
800041ec:	80 00       	ld.sh	r0,r0[0x0]
800041ee:	5d be       	*unknown*

800041f0 <set_motor_speeds>:
// -1 as motor_speed in struct means that the specific speed is not set
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
800041f0:	eb cd 40 80 	pushm	r7,lr
800041f4:	1a 97       	mov	r7,sp
800041f6:	20 1d       	sub	sp,4
800041f8:	ee c8 ff f8 	sub	r8,r7,-8
	for (uint_fast8_t i=0; i<4; ++i)
800041fc:	30 09       	mov	r9,0
800041fe:	ef 49 ff fc 	st.w	r7[-4],r9
80004202:	c4 28       	rjmp	80004286 <set_motor_speeds+0x96>
	{
		if (motor_speeds.position[i] != -1)
80004204:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004208:	f0 09 04 1a 	ld.sh	r10,r8[r9<<0x1]
8000420c:	3f f9       	mov	r9,-1
8000420e:	f2 0a 19 00 	cp.h	r10,r9
80004212:	c3 50       	breq	8000427c <set_motor_speeds+0x8c>
		{
			if (motor_speeds.position[i] < 0) // check underflow
80004214:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004218:	f0 09 04 1a 	ld.sh	r10,r8[r9<<0x1]
8000421c:	30 09       	mov	r9,0
8000421e:	f2 0a 19 00 	cp.h	r10,r9
80004222:	c0 a4       	brge	80004236 <set_motor_speeds+0x46>
			{
				esc_timer_compare_values[i] = esc_timer_values.min;
80004224:	ee fb ff fc 	ld.w	r11,r7[-4]
80004228:	49 c9       	lddpc	r9,80004298 <set_motor_speeds+0xa8>
8000422a:	72 19       	ld.w	r9,r9[0x4]
8000422c:	5c 89       	casts.h	r9
8000422e:	49 ca       	lddpc	r10,8000429c <set_motor_speeds+0xac>
80004230:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
80004234:	c2 48       	rjmp	8000427c <set_motor_speeds+0x8c>
			}
			else if (motor_speeds.position[i] > esc_timer_values.max_motorspeed) // check overflow
80004236:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000423a:	f0 09 04 19 	ld.sh	r9,r8[r9<<0x1]
8000423e:	12 9a       	mov	r10,r9
80004240:	49 69       	lddpc	r9,80004298 <set_motor_speeds+0xa8>
80004242:	72 39       	ld.w	r9,r9[0xc]
80004244:	12 3a       	cp.w	r10,r9
80004246:	e0 8a 00 0b 	brle	8000425c <set_motor_speeds+0x6c>
			{
				esc_timer_compare_values[i] = esc_timer_values.max;
8000424a:	ee fb ff fc 	ld.w	r11,r7[-4]
8000424e:	49 39       	lddpc	r9,80004298 <set_motor_speeds+0xa8>
80004250:	72 29       	ld.w	r9,r9[0x8]
80004252:	5c 89       	casts.h	r9
80004254:	49 2a       	lddpc	r10,8000429c <set_motor_speeds+0xac>
80004256:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
8000425a:	c1 18       	rjmp	8000427c <set_motor_speeds+0x8c>
			}
			else
			{
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
8000425c:	ee fb ff fc 	ld.w	r11,r7[-4]
80004260:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004264:	f0 09 04 19 	ld.sh	r9,r8[r9<<0x1]
80004268:	12 9a       	mov	r10,r9
8000426a:	48 c9       	lddpc	r9,80004298 <set_motor_speeds+0xa8>
8000426c:	72 19       	ld.w	r9,r9[0x4]
8000426e:	5c 89       	casts.h	r9
80004270:	f4 09 00 09 	add	r9,r10,r9
80004274:	5c 89       	casts.h	r9
80004276:	48 aa       	lddpc	r10,8000429c <set_motor_speeds+0xac>
80004278:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
	for (uint_fast8_t i=0; i<4; ++i)
8000427c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004280:	2f f9       	sub	r9,-1
80004282:	ef 49 ff fc 	st.w	r7[-4],r9
80004286:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000428a:	58 39       	cp.w	r9,3
8000428c:	fe 98 ff bc 	brls	80004204 <set_motor_speeds+0x14>
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
			}
		}
	}
}
80004290:	2f fd       	sub	sp,-4
80004292:	e3 cd 80 80 	ldm	sp++,r7,pc
80004296:	00 00       	add	r0,r0
80004298:	00 00       	add	r0,r0
8000429a:	06 70       	tst	r0,r3
8000429c:	00 00       	add	r0,r0
8000429e:	06 80       	andn	r0,r3
800042a0:	45 09       	lddsp	r9,sp[0x140]
800042a2:	25 69       	sub	r9,86
800042a4:	09 25       	ld.uh	r5,r4++
800042a6:	69 09       	ld.w	r9,r4[0x40]
800042a8:	25 69       	sub	r9,86
800042aa:	0a 00       	add	r0,r5
800042ac:	4d 09       	lddpc	r9,800043ec <pid_init+0x24>
800042ae:	25 69       	sub	r9,86
800042b0:	09 25       	ld.uh	r5,r4++
800042b2:	69 09       	ld.w	r9,r4[0x40]
800042b4:	25 69       	sub	r9,86
800042b6:	09 25       	ld.uh	r5,r4++
800042b8:	69 0a       	ld.w	r10,r4[0x40]
	...

800042bc <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
800042bc:	eb cd 40 80 	pushm	r7,lr
800042c0:	1a 97       	mov	r7,sp
800042c2:	20 cd       	sub	sp,48
800042c4:	ef 4c ff d4 	st.w	r7[-44],r12
800042c8:	16 98       	mov	r8,r11
800042ca:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
800042ce:	ef 38 ff d0 	ld.ub	r8,r7[-48]
800042d2:	ee f9 ff d4 	ld.w	r9,r7[-44]
800042d6:	ef 49 ff dc 	st.w	r7[-36],r9
800042da:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
800042de:	ef 39 ff db 	ld.ub	r9,r7[-37]
800042e2:	30 08       	mov	r8,0
800042e4:	f0 09 18 00 	cp.b	r9,r8
800042e8:	c2 10       	breq	8000432a <ioport_set_pin_level+0x6e>
800042ea:	ee f8 ff dc 	ld.w	r8,r7[-36]
800042ee:	ef 48 ff e0 	st.w	r7[-32],r8
800042f2:	ee f8 ff e0 	ld.w	r8,r7[-32]
800042f6:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800042fa:	ee f8 ff e4 	ld.w	r8,r7[-28]
800042fe:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004300:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004304:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004308:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000430a:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
8000430e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004312:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004316:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000431a:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000431e:	30 1a       	mov	r10,1
80004320:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80004324:	f1 49 00 54 	st.w	r8[84],r9
80004328:	c2 08       	rjmp	80004368 <ioport_set_pin_level+0xac>
8000432a:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000432e:	ef 48 ff f0 	st.w	r7[-16],r8
80004332:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004336:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000433a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000433e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004340:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004344:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004348:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000434a:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
8000434e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004352:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004356:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000435a:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000435e:	30 1a       	mov	r10,1
80004360:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80004364:	f1 49 00 58 	st.w	r8[88],r9
}
80004368:	2f 4d       	sub	sp,-48
8000436a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000436e <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
8000436e:	eb cd 40 80 	pushm	r7,lr
80004372:	1a 97       	mov	r7,sp
80004374:	20 6d       	sub	sp,24
80004376:	ef 4c ff e8 	st.w	r7[-24],r12
8000437a:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000437e:	ef 48 ff ec 	st.w	r7[-20],r8
80004382:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004386:	ef 48 ff f0 	st.w	r7[-16],r8
8000438a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000438e:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004392:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004396:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004398:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000439c:	ee f8 ff f8 	ld.w	r8,r7[-8]
800043a0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800043a2:	e0 28 d8 00 	sub	r8,55296
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
800043a6:	ee f9 ff ec 	ld.w	r9,r7[-20]
800043aa:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800043ae:	ee f9 ff fc 	ld.w	r9,r7[-4]
800043b2:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800043b6:	30 1a       	mov	r10,1
800043b8:	f4 09 09 49 	lsl	r9,r10,r9
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
800043bc:	f1 49 00 5c 	st.w	r8[92],r9
	arch_ioport_toggle_pin_level(pin);
}
800043c0:	2f ad       	sub	sp,-24
800043c2:	e3 cd 80 80 	ldm	sp++,r7,pc
800043c6:	d7 03       	nop

800043c8 <pid_init>:
#endif	

int_fast32_t volatile act_time = 0;

void pid_init(void)
{
800043c8:	eb cd 40 80 	pushm	r7,lr
800043cc:	1a 97       	mov	r7,sp
		test_set.p = 1;
		test_set.i = 1000;
		test_set.d = 10;
		ioport_set_pin_mode(GPIO_PB18,IOPORT_MODE_PULLUP);
	#endif
	act_time = (int_fast32_t) ast_get_per_time_ms(AST_PIR_PID_PRESCALSER);
800043ce:	30 dc       	mov	r12,13
800043d0:	f0 1f 00 07 	mcall	800043ec <pid_init+0x24>
800043d4:	18 98       	mov	r8,r12
800043d6:	10 99       	mov	r9,r8
800043d8:	48 68       	lddpc	r8,800043f0 <pid_init+0x28>
800043da:	91 09       	st.w	r8[0x0],r9
	ast_set_periodic_interrupt(AST_RTC,AST_PIR_PID_PRESCALSER,AST_PIR_PID);
800043dc:	30 0a       	mov	r10,0
800043de:	30 db       	mov	r11,13
800043e0:	fe 7c 18 00 	mov	r12,-59392
800043e4:	f0 1f 00 04 	mcall	800043f4 <pid_init+0x2c>
}
800043e8:	e3 cd 80 80 	ldm	sp++,r7,pc
800043ec:	80 00       	ld.sh	r0,r0[0x0]
800043ee:	26 b0       	sub	r0,107
800043f0:	00 00       	add	r0,r0
800043f2:	05 14       	ld.sh	r4,r2++
800043f4:	80 00       	ld.sh	r0,r0[0x0]
800043f6:	27 5c       	sub	r12,117

800043f8 <calculate_actuating_variable>:

//w is set value, x is the actual meassured value	
//w ist Sollwert, x ist Istwert
int_fast32_t calculate_actuating_variable(pid_settings_t _set, int_fast32_t w, int_fast32_t x, pid_tmp *_tmp)
{
800043f8:	eb cd 40 80 	pushm	r7,lr
800043fc:	1a 97       	mov	r7,sp
800043fe:	20 6d       	sub	sp,24
80004400:	ee c8 ff f8 	sub	r8,r7,-8
80004404:	ef 4c ff f0 	st.w	r7[-16],r12
80004408:	ef 4b ff ec 	st.w	r7[-20],r11
8000440c:	ef 4a ff e8 	st.w	r7[-24],r10
	
	int_fast32_t e,y;
	
	e = w - x;			//Calculating the control deviation
80004410:	ee fa ff f0 	ld.w	r10,r7[-16]
80004414:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004418:	f4 09 01 09 	sub	r9,r10,r9
8000441c:	ef 49 ff f4 	st.w	r7[-12],r9
	
	if(abs(e) > 180*16)
80004420:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004424:	ef 49 ff fc 	st.w	r7[-4],r9
80004428:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000442c:	5c 49       	abs	r9
8000442e:	ef 49 ff fc 	st.w	r7[-4],r9
80004432:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004436:	e0 49 0b 40 	cp.w	r9,2880
8000443a:	e0 8a 00 14 	brle	80004462 <calculate_actuating_variable+0x6a>
	{
		e += (w>x)?(-360*16):(360*16);
8000443e:	ee fa ff f0 	ld.w	r10,r7[-16]
80004442:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004446:	12 3a       	cp.w	r10,r9
80004448:	e0 8a 00 05 	brle	80004452 <calculate_actuating_variable+0x5a>
8000444c:	fe 79 e9 80 	mov	r9,-5760
80004450:	c0 38       	rjmp	80004456 <calculate_actuating_variable+0x5e>
80004452:	e0 69 16 80 	mov	r9,5760
80004456:	ee fa ff f4 	ld.w	r10,r7[-12]
8000445a:	f4 09 00 09 	add	r9,r10,r9
8000445e:	ef 49 ff f4 	st.w	r7[-12],r9
	}

	//e = e << PID_SHIFT_AMOUNT;
	
	if(_tmp->wind_up == WIND_UP_OFF) _tmp->e_int += e;
80004462:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004466:	72 29       	ld.w	r9,r9[0x8]
80004468:	58 09       	cp.w	r9,0
8000446a:	c0 b1       	brne	80004480 <calculate_actuating_variable+0x88>
8000446c:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004470:	72 1a       	ld.w	r10,r9[0x4]
80004472:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004476:	12 0a       	add	r10,r9
80004478:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000447c:	93 1a       	st.w	r9[0x4],r10
8000447e:	c2 78       	rjmp	800044cc <calculate_actuating_variable+0xd4>
	else if(_tmp->wind_up == WIND_UP_NEG && e > 0) _tmp->e_int += e;
80004480:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004484:	72 29       	ld.w	r9,r9[0x8]
80004486:	58 29       	cp.w	r9,2
80004488:	c1 01       	brne	800044a8 <calculate_actuating_variable+0xb0>
8000448a:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000448e:	58 09       	cp.w	r9,0
80004490:	e0 8a 00 0c 	brle	800044a8 <calculate_actuating_variable+0xb0>
80004494:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004498:	72 1a       	ld.w	r10,r9[0x4]
8000449a:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000449e:	12 0a       	add	r10,r9
800044a0:	ee f9 ff e8 	ld.w	r9,r7[-24]
800044a4:	93 1a       	st.w	r9[0x4],r10
800044a6:	c1 38       	rjmp	800044cc <calculate_actuating_variable+0xd4>
	else if(_tmp->wind_up == WIND_UP_POS && e < 0) _tmp->e_int += e;
800044a8:	ee f9 ff e8 	ld.w	r9,r7[-24]
800044ac:	72 29       	ld.w	r9,r9[0x8]
800044ae:	58 19       	cp.w	r9,1
800044b0:	c0 e1       	brne	800044cc <calculate_actuating_variable+0xd4>
800044b2:	ee f9 ff f4 	ld.w	r9,r7[-12]
800044b6:	58 09       	cp.w	r9,0
800044b8:	c0 a4       	brge	800044cc <calculate_actuating_variable+0xd4>
800044ba:	ee f9 ff e8 	ld.w	r9,r7[-24]
800044be:	72 1a       	ld.w	r10,r9[0x4]
800044c0:	ee f9 ff f4 	ld.w	r9,r7[-12]
800044c4:	12 0a       	add	r10,r9
800044c6:	ee f9 ff e8 	ld.w	r9,r7[-24]
800044ca:	93 1a       	st.w	r9[0x4],r10
	
		
	//Calculating the actuation variable out of the controlled system include a proportional, integration and a differentation part
	// y = KP * e + KI * INT(e,dt) + KD (de/dt)
	y = _set.p * e;
800044cc:	70 0a       	ld.w	r10,r8[0x0]
800044ce:	ee f9 ff f4 	ld.w	r9,r7[-12]
800044d2:	f4 09 02 49 	mul	r9,r10,r9
800044d6:	ef 49 ff f8 	st.w	r7[-8],r9
	if (_set.i != 0) y += (_tmp->e_int * act_time) / _set.i;
800044da:	70 19       	ld.w	r9,r8[0x4]
800044dc:	58 09       	cp.w	r9,0
800044de:	c1 30       	breq	80004504 <calculate_actuating_variable+0x10c>
800044e0:	ee f9 ff e8 	ld.w	r9,r7[-24]
800044e4:	72 1a       	ld.w	r10,r9[0x4]
800044e6:	4a 29       	lddpc	r9,8000456c <calculate_actuating_variable+0x174>
800044e8:	72 09       	ld.w	r9,r9[0x0]
800044ea:	f4 09 02 49 	mul	r9,r10,r9
800044ee:	70 1a       	ld.w	r10,r8[0x4]
800044f0:	f2 0a 0d 0a 	divu	r10,r9,r10
800044f4:	14 99       	mov	r9,r10
800044f6:	12 9a       	mov	r10,r9
800044f8:	ee f9 ff f8 	ld.w	r9,r7[-8]
800044fc:	f4 09 00 09 	add	r9,r10,r9
80004500:	ef 49 ff f8 	st.w	r7[-8],r9
	y += _set.d *(e - _tmp->e_old)/act_time;
80004504:	70 29       	ld.w	r9,r8[0x8]
80004506:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000450a:	70 08       	ld.w	r8,r8[0x0]
8000450c:	ee fa ff f4 	ld.w	r10,r7[-12]
80004510:	f4 08 01 08 	sub	r8,r10,r8
80004514:	f2 08 02 48 	mul	r8,r9,r8
80004518:	49 59       	lddpc	r9,8000456c <calculate_actuating_variable+0x174>
8000451a:	72 09       	ld.w	r9,r9[0x0]
8000451c:	f0 09 0d 08 	divu	r8,r8,r9
80004520:	10 99       	mov	r9,r8
80004522:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004526:	f2 08 00 08 	add	r8,r9,r8
8000452a:	ef 48 ff f8 	st.w	r7[-8],r8
	
	_tmp->wind_up = (y >= esc_timer_values.max_motorspeed)?WIND_UP_POS:(y <= 0)?WIND_UP_NEG:WIND_UP_OFF;
8000452e:	49 18       	lddpc	r8,80004570 <calculate_actuating_variable+0x178>
80004530:	70 39       	ld.w	r9,r8[0xc]
80004532:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004536:	10 39       	cp.w	r9,r8
80004538:	e0 8a 00 0b 	brle	8000454e <calculate_actuating_variable+0x156>
8000453c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004540:	58 08       	cp.w	r8,0
80004542:	e0 89 00 04 	brgt	8000454a <calculate_actuating_variable+0x152>
80004546:	30 28       	mov	r8,2
80004548:	c0 28       	rjmp	8000454c <calculate_actuating_variable+0x154>
8000454a:	30 08       	mov	r8,0
8000454c:	c0 28       	rjmp	80004550 <calculate_actuating_variable+0x158>
8000454e:	30 18       	mov	r8,1
80004550:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004554:	93 28       	st.w	r9[0x8],r8
	
	//Speichern des Wertes fr die nchste Regelung
	//Save the Control Deviation for the next controlling cycle
	_tmp->e_old = e;
80004556:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000455a:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000455e:	91 09       	st.w	r8[0x0],r9

	return y; // >> PID_SHIFT_AMOUNT;
80004560:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
80004564:	10 9c       	mov	r12,r8
80004566:	2f ad       	sub	sp,-24
80004568:	e3 cd 80 80 	ldm	sp++,r7,pc
8000456c:	00 00       	add	r0,r0
8000456e:	05 14       	ld.sh	r4,r2++
80004570:	00 00       	add	r0,r0
80004572:	06 70       	tst	r0,r3

80004574 <pid_control>:
	
void pid_control()
{
80004574:	eb cd 40 c0 	pushm	r6-r7,lr
80004578:	1a 97       	mov	r7,sp
8000457a:	21 8d       	sub	sp,96
	ioport_toggle_pin_level(LED_B_SENS);
8000457c:	30 ec       	mov	r12,14
8000457e:	f0 1f 00 ce 	mcall	800048b4 <pid_control+0x340>
	ioport_set_pin_level(GPIO_PA25, HIGH);
80004582:	30 1b       	mov	r11,1
80004584:	31 9c       	mov	r12,25
80004586:	f0 1f 00 cd 	mcall	800048b8 <pid_control+0x344>
		speed.position[MOTOR_POS_FL] = test_tmp.wind_up;
		speed.position[MOTOR_POS_FR] = test_w;
		speed.position[MOTOR_POS_BL] = a;
		speed.position[MOTOR_POS_BR] = test_tmp.e_int;
	#else
		communication_frame_out.sensor_euler =  sensor_read_euler();
8000458a:	fe f6 03 32 	ld.w	r6,pc[818]
8000458e:	ee c8 00 60 	sub	r8,r7,96
80004592:	10 9c       	mov	r12,r8
80004594:	f0 1f 00 cb 	mcall	800048c0 <pid_control+0x34c>
80004598:	0c 98       	mov	r8,r6
8000459a:	ee c9 00 60 	sub	r9,r7,96
8000459e:	30 6a       	mov	r10,6
800045a0:	12 9b       	mov	r11,r9
800045a2:	10 9c       	mov	r12,r8
800045a4:	f0 1f 00 c8 	mcall	800048c4 <pid_control+0x350>
		struct bno055_euler_t volatile y = {0,0,0};
800045a8:	30 08       	mov	r8,0
800045aa:	ef 58 ff ea 	st.h	r7[-22],r8
800045ae:	30 08       	mov	r8,0
800045b0:	ef 58 ff ec 	st.h	r7[-20],r8
800045b4:	30 08       	mov	r8,0
800045b6:	ef 58 ff ee 	st.h	r7[-18],r8
		
		//throttle constant for the controller
		uint_fast32_t volatile _thr = 0;
800045ba:	30 08       	mov	r8,0
800045bc:	ef 48 ff e4 	st.w	r7[-28],r8
		static volatile pid_tmp r_tmp = {0,0,false};
	//	static pid_tmp thr_tmp = {0,0};
	
	
		//calculate all actuating variables 
		y.p = calculate_actuating_variable(set.pid_pitch, (communication_frame_in.app_euler.p<0)?communication_frame_in.app_euler.p+360*16:communication_frame_in.app_euler.p, (communication_frame_out.sensor_euler.p<0)?communication_frame_out.sensor_euler.p+360*16:communication_frame_out.sensor_euler.p, &p_tmp);
800045c0:	fe f8 02 fc 	ld.w	r8,pc[764]
800045c4:	11 c9       	ld.ub	r9,r8[0x4]
800045c6:	5c 59       	castu.b	r9
800045c8:	a9 69       	lsl	r9,0x8
800045ca:	11 d8       	ld.ub	r8,r8[0x5]
800045cc:	5c 58       	castu.b	r8
800045ce:	12 48       	or	r8,r9
800045d0:	b1 68       	lsl	r8,0x10
800045d2:	b1 48       	asr	r8,0x10
800045d4:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800045d8:	30 08       	mov	r8,0
800045da:	f0 09 19 00 	cp.h	r9,r8
800045de:	c0 f4       	brge	800045fc <pid_control+0x88>
800045e0:	fe f8 02 dc 	ld.w	r8,pc[732]
800045e4:	11 c9       	ld.ub	r9,r8[0x4]
800045e6:	5c 59       	castu.b	r9
800045e8:	a9 69       	lsl	r9,0x8
800045ea:	11 d8       	ld.ub	r8,r8[0x5]
800045ec:	5c 58       	castu.b	r8
800045ee:	12 48       	or	r8,r9
800045f0:	b1 68       	lsl	r8,0x10
800045f2:	b1 48       	asr	r8,0x10
800045f4:	5c 88       	casts.h	r8
800045f6:	f0 cb e9 80 	sub	r11,r8,-5760
800045fa:	c0 d8       	rjmp	80004614 <pid_control+0xa0>
800045fc:	fe f8 02 c0 	ld.w	r8,pc[704]
80004600:	11 c9       	ld.ub	r9,r8[0x4]
80004602:	5c 59       	castu.b	r9
80004604:	a9 69       	lsl	r9,0x8
80004606:	11 d8       	ld.ub	r8,r8[0x5]
80004608:	5c 58       	castu.b	r8
8000460a:	12 48       	or	r8,r9
8000460c:	b1 68       	lsl	r8,0x10
8000460e:	b1 48       	asr	r8,0x10
80004610:	5c 88       	casts.h	r8
80004612:	10 9b       	mov	r11,r8
80004614:	fe f8 02 b4 	ld.w	r8,pc[692]
80004618:	f1 39 00 0a 	ld.ub	r9,r8[10]
8000461c:	5c 59       	castu.b	r9
8000461e:	a9 69       	lsl	r9,0x8
80004620:	f1 38 00 0b 	ld.ub	r8,r8[11]
80004624:	5c 58       	castu.b	r8
80004626:	12 48       	or	r8,r9
80004628:	b1 68       	lsl	r8,0x10
8000462a:	b1 48       	asr	r8,0x10
8000462c:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80004630:	30 08       	mov	r8,0
80004632:	f0 09 19 00 	cp.h	r9,r8
80004636:	c1 14       	brge	80004658 <pid_control+0xe4>
80004638:	fe f8 02 90 	ld.w	r8,pc[656]
8000463c:	f1 39 00 0a 	ld.ub	r9,r8[10]
80004640:	5c 59       	castu.b	r9
80004642:	a9 69       	lsl	r9,0x8
80004644:	f1 38 00 0b 	ld.ub	r8,r8[11]
80004648:	5c 58       	castu.b	r8
8000464a:	12 48       	or	r8,r9
8000464c:	b1 68       	lsl	r8,0x10
8000464e:	b1 48       	asr	r8,0x10
80004650:	5c 88       	casts.h	r8
80004652:	f0 cc e9 80 	sub	r12,r8,-5760
80004656:	c0 f8       	rjmp	80004674 <pid_control+0x100>
80004658:	fe f8 02 70 	ld.w	r8,pc[624]
8000465c:	f1 39 00 0a 	ld.ub	r9,r8[10]
80004660:	5c 59       	castu.b	r9
80004662:	a9 69       	lsl	r9,0x8
80004664:	f1 38 00 0b 	ld.ub	r8,r8[11]
80004668:	5c 58       	castu.b	r8
8000466a:	12 48       	or	r8,r9
8000466c:	b1 68       	lsl	r8,0x10
8000466e:	b1 48       	asr	r8,0x10
80004670:	5c 88       	casts.h	r8
80004672:	10 9c       	mov	r12,r8
80004674:	fe f8 02 58 	ld.w	r8,pc[600]
80004678:	20 3d       	sub	sp,12
8000467a:	1a 99       	mov	r9,sp
8000467c:	12 9a       	mov	r10,r9
8000467e:	f0 ce ff f0 	sub	lr,r8,-16
80004682:	fc e8 00 00 	ld.d	r8,lr[0]
80004686:	f4 e9 00 00 	st.d	r10[0],r8
8000468a:	7c 28       	ld.w	r8,lr[0x8]
8000468c:	95 28       	st.w	r10[0x8],r8
8000468e:	fe fa 02 42 	ld.w	r10,pc[578]
80004692:	f0 1f 00 91 	mcall	800048d4 <pid_control+0x360>
80004696:	2f dd       	sub	sp,-12
80004698:	18 98       	mov	r8,r12
8000469a:	5c 88       	casts.h	r8
8000469c:	ef 58 ff ee 	st.h	r7[-18],r8
		y.r = calculate_actuating_variable(set.pid_roll, communication_frame_in.app_euler.r, communication_frame_out.sensor_euler.r, &r_tmp);
800046a0:	fe f8 02 1c 	ld.w	r8,pc[540]
800046a4:	11 a9       	ld.ub	r9,r8[0x2]
800046a6:	5c 59       	castu.b	r9
800046a8:	a9 69       	lsl	r9,0x8
800046aa:	11 b8       	ld.ub	r8,r8[0x3]
800046ac:	5c 58       	castu.b	r8
800046ae:	12 48       	or	r8,r9
800046b0:	b1 68       	lsl	r8,0x10
800046b2:	b1 48       	asr	r8,0x10
800046b4:	5c 88       	casts.h	r8
800046b6:	10 9e       	mov	lr,r8
800046b8:	fe f8 02 10 	ld.w	r8,pc[528]
800046bc:	f1 39 00 08 	ld.ub	r9,r8[8]
800046c0:	5c 59       	castu.b	r9
800046c2:	a9 69       	lsl	r9,0x8
800046c4:	f1 38 00 09 	ld.ub	r8,r8[9]
800046c8:	5c 58       	castu.b	r8
800046ca:	12 48       	or	r8,r9
800046cc:	b1 68       	lsl	r8,0x10
800046ce:	b1 48       	asr	r8,0x10
800046d0:	5c 88       	casts.h	r8
800046d2:	10 9c       	mov	r12,r8
800046d4:	4f e8       	lddpc	r8,800048cc <pid_control+0x358>
800046d6:	20 3d       	sub	sp,12
800046d8:	1a 99       	mov	r9,sp
800046da:	12 9a       	mov	r10,r9
800046dc:	f0 cb ff e4 	sub	r11,r8,-28
800046e0:	f6 e8 00 00 	ld.d	r8,r11[0]
800046e4:	f4 e9 00 00 	st.d	r10[0],r8
800046e8:	76 28       	ld.w	r8,r11[0x8]
800046ea:	95 28       	st.w	r10[0x8],r8
800046ec:	4f ba       	lddpc	r10,800048d8 <pid_control+0x364>
800046ee:	1c 9b       	mov	r11,lr
800046f0:	f0 1f 00 79 	mcall	800048d4 <pid_control+0x360>
800046f4:	2f dd       	sub	sp,-12
800046f6:	18 98       	mov	r8,r12
800046f8:	5c 88       	casts.h	r8
800046fa:	ef 58 ff ec 	st.h	r7[-20],r8
		y.h = calculate_actuating_variable(set.pid_yaw, communication_frame_in.app_euler.h, communication_frame_out.sensor_euler.h, &h_tmp);
800046fe:	4f 08       	lddpc	r8,800048bc <pid_control+0x348>
80004700:	11 89       	ld.ub	r9,r8[0x0]
80004702:	5c 59       	castu.b	r9
80004704:	a9 69       	lsl	r9,0x8
80004706:	11 98       	ld.ub	r8,r8[0x1]
80004708:	5c 58       	castu.b	r8
8000470a:	12 48       	or	r8,r9
8000470c:	b1 68       	lsl	r8,0x10
8000470e:	b1 48       	asr	r8,0x10
80004710:	5c 88       	casts.h	r8
80004712:	10 9e       	mov	lr,r8
80004714:	4e d8       	lddpc	r8,800048c8 <pid_control+0x354>
80004716:	11 e9       	ld.ub	r9,r8[0x6]
80004718:	5c 59       	castu.b	r9
8000471a:	a9 69       	lsl	r9,0x8
8000471c:	11 f8       	ld.ub	r8,r8[0x7]
8000471e:	5c 58       	castu.b	r8
80004720:	12 48       	or	r8,r9
80004722:	b1 68       	lsl	r8,0x10
80004724:	b1 48       	asr	r8,0x10
80004726:	5c 88       	casts.h	r8
80004728:	10 9c       	mov	r12,r8
8000472a:	4e 98       	lddpc	r8,800048cc <pid_control+0x358>
8000472c:	20 3d       	sub	sp,12
8000472e:	1a 99       	mov	r9,sp
80004730:	12 9a       	mov	r10,r9
80004732:	f0 cb ff fc 	sub	r11,r8,-4
80004736:	f6 e8 00 00 	ld.d	r8,r11[0]
8000473a:	f4 e9 00 00 	st.d	r10[0],r8
8000473e:	76 28       	ld.w	r8,r11[0x8]
80004740:	95 28       	st.w	r10[0x8],r8
80004742:	4e 7a       	lddpc	r10,800048dc <pid_control+0x368>
80004744:	1c 9b       	mov	r11,lr
80004746:	f0 1f 00 64 	mcall	800048d4 <pid_control+0x360>
8000474a:	2f dd       	sub	sp,-12
8000474c:	18 98       	mov	r8,r12
8000474e:	5c 88       	casts.h	r8
80004750:	ef 58 ff ea 	st.h	r7[-22],r8
		//int_fast32_t throttle = calculate_actuating_variable(set.pid_throttle, throotle, _thr, &thr_tmp);
	

	
		//Add all actuating variables to the motor speeds
		int_fast32_t _esc0 =	 y.r	+	 y.h	+	 y.p	+	throotle;
80004754:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80004758:	5c 88       	casts.h	r8
8000475a:	10 99       	mov	r9,r8
8000475c:	ef 08 ff ea 	ld.sh	r8,r7[-22]
80004760:	5c 88       	casts.h	r8
80004762:	10 09       	add	r9,r8
80004764:	ef 08 ff ee 	ld.sh	r8,r7[-18]
80004768:	5c 88       	casts.h	r8
8000476a:	f2 08 00 08 	add	r8,r9,r8
8000476e:	10 99       	mov	r9,r8
80004770:	4d c8       	lddpc	r8,800048e0 <pid_control+0x36c>
80004772:	70 08       	ld.w	r8,r8[0x0]
80004774:	f2 08 00 08 	add	r8,r9,r8
80004778:	ef 48 ff f0 	st.w	r7[-16],r8
		int_fast32_t _esc1 =	-y.r	+	-y.h	+	 y.p	+	throotle;
8000477c:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80004780:	5c 88       	casts.h	r8
80004782:	f0 09 11 00 	rsub	r9,r8,0
80004786:	ef 08 ff ea 	ld.sh	r8,r7[-22]
8000478a:	5c 88       	casts.h	r8
8000478c:	10 19       	sub	r9,r8
8000478e:	ef 08 ff ee 	ld.sh	r8,r7[-18]
80004792:	5c 88       	casts.h	r8
80004794:	f2 08 00 08 	add	r8,r9,r8
80004798:	10 99       	mov	r9,r8
8000479a:	4d 28       	lddpc	r8,800048e0 <pid_control+0x36c>
8000479c:	70 08       	ld.w	r8,r8[0x0]
8000479e:	f2 08 00 08 	add	r8,r9,r8
800047a2:	ef 48 ff f4 	st.w	r7[-12],r8
		int_fast32_t _esc2 =	 y.r	+	-y.h	+	-y.p	+	throotle;
800047a6:	ef 08 ff ec 	ld.sh	r8,r7[-20]
800047aa:	5c 88       	casts.h	r8
800047ac:	10 99       	mov	r9,r8
800047ae:	ef 08 ff ea 	ld.sh	r8,r7[-22]
800047b2:	5c 88       	casts.h	r8
800047b4:	10 19       	sub	r9,r8
800047b6:	ef 08 ff ee 	ld.sh	r8,r7[-18]
800047ba:	5c 88       	casts.h	r8
800047bc:	f2 08 01 08 	sub	r8,r9,r8
800047c0:	10 99       	mov	r9,r8
800047c2:	4c 88       	lddpc	r8,800048e0 <pid_control+0x36c>
800047c4:	70 08       	ld.w	r8,r8[0x0]
800047c6:	f2 08 00 08 	add	r8,r9,r8
800047ca:	ef 48 ff f8 	st.w	r7[-8],r8
		int_fast32_t _esc3 =	-y.r	+	 y.h	+	-y.p	+	throotle;
800047ce:	ef 08 ff ea 	ld.sh	r8,r7[-22]
800047d2:	5c 88       	casts.h	r8
800047d4:	10 99       	mov	r9,r8
800047d6:	ef 08 ff ec 	ld.sh	r8,r7[-20]
800047da:	5c 88       	casts.h	r8
800047dc:	10 19       	sub	r9,r8
800047de:	ef 08 ff ee 	ld.sh	r8,r7[-18]
800047e2:	5c 88       	casts.h	r8
800047e4:	f2 08 01 08 	sub	r8,r9,r8
800047e8:	10 99       	mov	r9,r8
800047ea:	4b e8       	lddpc	r8,800048e0 <pid_control+0x36c>
800047ec:	70 08       	ld.w	r8,r8[0x0]
800047ee:	f2 08 00 08 	add	r8,r9,r8
800047f2:	ef 48 ff fc 	st.w	r7[-4],r8
	
		//TODO: check
	
		speed.position[MOTOR_POS_FL] = _esc0;
800047f6:	ee f8 ff f0 	ld.w	r8,r7[-16]
800047fa:	5c 88       	casts.h	r8
800047fc:	4b a9       	lddpc	r9,800048e4 <pid_control+0x370>
800047fe:	b2 08       	st.h	r9[0x0],r8
		speed.position[MOTOR_POS_FR] = _esc1;
80004800:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004804:	5c 88       	casts.h	r8
80004806:	4b 89       	lddpc	r9,800048e4 <pid_control+0x370>
80004808:	b2 18       	st.h	r9[0x2],r8
		speed.position[MOTOR_POS_BL] = _esc2;
8000480a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000480e:	5c 88       	casts.h	r8
80004810:	4b 59       	lddpc	r9,800048e4 <pid_control+0x370>
80004812:	b2 28       	st.h	r9[0x4],r8
		speed.position[MOTOR_POS_BR] = _esc3;
80004814:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004818:	5c 88       	casts.h	r8
8000481a:	4b 39       	lddpc	r9,800048e4 <pid_control+0x370>
8000481c:	b2 38       	st.h	r9[0x6],r8
		
		#ifdef USART_DEBUG
			char str[60];
			sprintf(&str,"E\t%i\t%i\t%i\n", p_tmp.e_old, r_tmp.e_old, h_tmp.e_old);
8000481e:	4b 08       	lddpc	r8,800048dc <pid_control+0x368>
80004820:	70 0b       	ld.w	r11,r8[0x0]
80004822:	4a e8       	lddpc	r8,800048d8 <pid_control+0x364>
80004824:	70 0a       	ld.w	r10,r8[0x0]
80004826:	4a b8       	lddpc	r8,800048d0 <pid_control+0x35c>
80004828:	70 09       	ld.w	r9,r8[0x0]
8000482a:	ee c8 00 58 	sub	r8,r7,88
8000482e:	1a db       	st.w	--sp,r11
80004830:	1a da       	st.w	--sp,r10
80004832:	1a d9       	st.w	--sp,r9
80004834:	4a db       	lddpc	r11,800048e8 <pid_control+0x374>
80004836:	10 9c       	mov	r12,r8
80004838:	f0 1f 00 2d 	mcall	800048ec <pid_control+0x378>
8000483c:	2f dd       	sub	sp,-12
			usart_write_line(USART,str);
8000483e:	ee c8 00 58 	sub	r8,r7,88
80004842:	10 9b       	mov	r11,r8
80004844:	fe 7c 30 00 	mov	r12,-53248
80004848:	f0 1f 00 2a 	mcall	800048f0 <pid_control+0x37c>
			sprintf(&str,"M\t%i\t%i\t%i\t%i\n", speed.position[MOTOR_POS_FL], speed.position[MOTOR_POS_FR], speed.position[MOTOR_POS_BL],speed.position[MOTOR_POS_BR]);
8000484c:	4a 68       	lddpc	r8,800048e4 <pid_control+0x370>
8000484e:	90 38       	ld.sh	r8,r8[0x6]
80004850:	5c 88       	casts.h	r8
80004852:	10 9c       	mov	r12,r8
80004854:	4a 48       	lddpc	r8,800048e4 <pid_control+0x370>
80004856:	90 28       	ld.sh	r8,r8[0x4]
80004858:	5c 88       	casts.h	r8
8000485a:	10 9b       	mov	r11,r8
8000485c:	4a 28       	lddpc	r8,800048e4 <pid_control+0x370>
8000485e:	90 18       	ld.sh	r8,r8[0x2]
80004860:	5c 88       	casts.h	r8
80004862:	10 9a       	mov	r10,r8
80004864:	4a 08       	lddpc	r8,800048e4 <pid_control+0x370>
80004866:	90 08       	ld.sh	r8,r8[0x0]
80004868:	5c 88       	casts.h	r8
8000486a:	10 99       	mov	r9,r8
8000486c:	ee c8 00 58 	sub	r8,r7,88
80004870:	1a dc       	st.w	--sp,r12
80004872:	1a db       	st.w	--sp,r11
80004874:	1a da       	st.w	--sp,r10
80004876:	1a d9       	st.w	--sp,r9
80004878:	49 fb       	lddpc	r11,800048f4 <pid_control+0x380>
8000487a:	10 9c       	mov	r12,r8
8000487c:	f0 1f 00 1c 	mcall	800048ec <pid_control+0x378>
80004880:	2f cd       	sub	sp,-16
			usart_write_line(USART,str);
80004882:	ee c8 00 58 	sub	r8,r7,88
80004886:	10 9b       	mov	r11,r8
80004888:	fe 7c 30 00 	mov	r12,-53248
8000488c:	f0 1f 00 19 	mcall	800048f0 <pid_control+0x37c>
		#endif
		
	#endif
	set_motor_speeds(speed);
80004890:	49 59       	lddpc	r9,800048e4 <pid_control+0x370>
80004892:	20 2d       	sub	sp,8
80004894:	1a 98       	mov	r8,sp
80004896:	30 8a       	mov	r10,8
80004898:	12 9b       	mov	r11,r9
8000489a:	10 9c       	mov	r12,r8
8000489c:	f0 1f 00 0a 	mcall	800048c4 <pid_control+0x350>
800048a0:	f0 1f 00 16 	mcall	800048f8 <pid_control+0x384>
800048a4:	2f ed       	sub	sp,-8
	ioport_set_pin_level(GPIO_PA25, LOW);
800048a6:	30 0b       	mov	r11,0
800048a8:	31 9c       	mov	r12,25
800048aa:	f0 1f 00 04 	mcall	800048b8 <pid_control+0x344>
}
800048ae:	2e 8d       	sub	sp,-96
800048b0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800048b4:	80 00       	ld.sh	r0,r0[0x0]
800048b6:	43 6e       	lddsp	lr,sp[0xd8]
800048b8:	80 00       	ld.sh	r0,r0[0x0]
800048ba:	42 bc       	lddsp	r12,sp[0xac]
800048bc:	00 00       	add	r0,r0
800048be:	07 18       	ld.sh	r8,r3++
800048c0:	80 00       	ld.sh	r0,r0[0x0]
800048c2:	55 94       	stdsp	sp[0x164],r4
800048c4:	80 00       	ld.sh	r0,r0[0x0]
800048c6:	75 e4       	ld.w	r4,r10[0x78]
800048c8:	00 00       	add	r0,r0
800048ca:	07 00       	ld.w	r0,r3++
800048cc:	00 00       	add	r0,r0
800048ce:	07 2c       	ld.uh	r12,r3++
800048d0:	00 00       	add	r0,r0
800048d2:	05 18       	ld.sh	r8,r2++
800048d4:	80 00       	ld.sh	r0,r0[0x0]
800048d6:	43 f8       	lddsp	r8,sp[0xfc]
800048d8:	00 00       	add	r0,r0
800048da:	05 24       	ld.uh	r4,r2++
800048dc:	00 00       	add	r0,r0
800048de:	05 30       	ld.ub	r0,r2++
800048e0:	00 00       	add	r0,r0
800048e2:	06 64       	and	r4,r3
800048e4:	00 00       	add	r0,r0
800048e6:	06 68       	and	r8,r3
800048e8:	80 00       	ld.sh	r0,r0[0x0]
800048ea:	42 a0       	lddsp	r0,sp[0xa8]
800048ec:	80 00       	ld.sh	r0,r0[0x0]
800048ee:	77 2c       	ld.w	r12,r11[0x48]
800048f0:	80 00       	ld.sh	r0,r0[0x0]
800048f2:	6d a8       	ld.w	r8,r6[0x68]
800048f4:	80 00       	ld.sh	r0,r0[0x0]
800048f6:	42 ac       	lddsp	r12,sp[0xa8]
800048f8:	80 00       	ld.sh	r0,r0[0x0]
800048fa:	41 f0       	lddsp	r0,sp[0x7c]

800048fc <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800048fc:	eb cd 40 80 	pushm	r7,lr
80004900:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80004902:	e0 68 0e 00 	mov	r8,3584
80004906:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
8000490a:	10 9c       	mov	r12,r8
8000490c:	e3 cd 80 80 	ldm	sp++,r7,pc

80004910 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80004910:	eb cd 40 80 	pushm	r7,lr
80004914:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80004916:	f0 1f 00 04 	mcall	80004924 <sysclk_get_cpu_hz+0x14>
8000491a:	18 98       	mov	r8,r12
8000491c:	a3 88       	lsr	r8,0x2
}
8000491e:	10 9c       	mov	r12,r8
80004920:	e3 cd 80 80 	ldm	sp++,r7,pc
80004924:	80 00       	ld.sh	r0,r0[0x0]
80004926:	48 fc       	lddpc	r12,80004960 <sysclk_enable_pba_module>

80004928 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
80004928:	eb cd 40 80 	pushm	r7,lr
8000492c:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
8000492e:	f0 1f 00 04 	mcall	8000493c <sysclk_get_pba_hz+0x14>
80004932:	18 98       	mov	r8,r12
80004934:	a3 88       	lsr	r8,0x2
}
80004936:	10 9c       	mov	r12,r8
80004938:	e3 cd 80 80 	ldm	sp++,r7,pc
8000493c:	80 00       	ld.sh	r0,r0[0x0]
8000493e:	48 fc       	lddpc	r12,80004978 <sysclk_enable_pba_module+0x18>

80004940 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80004940:	eb cd 40 80 	pushm	r7,lr
80004944:	1a 97       	mov	r7,sp
80004946:	20 1d       	sub	sp,4
80004948:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
8000494c:	ee fb ff fc 	ld.w	r11,r7[-4]
80004950:	30 1c       	mov	r12,1
80004952:	f0 1f 00 03 	mcall	8000495c <sysclk_enable_hsb_module+0x1c>
}
80004956:	2f fd       	sub	sp,-4
80004958:	e3 cd 80 80 	ldm	sp++,r7,pc
8000495c:	80 00       	ld.sh	r0,r0[0x0]
8000495e:	61 28       	ld.w	r8,r0[0x48]

80004960 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80004960:	eb cd 40 80 	pushm	r7,lr
80004964:	1a 97       	mov	r7,sp
80004966:	20 1d       	sub	sp,4
80004968:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
8000496c:	ee fb ff fc 	ld.w	r11,r7[-4]
80004970:	30 2c       	mov	r12,2
80004972:	f0 1f 00 03 	mcall	8000497c <sysclk_enable_pba_module+0x1c>
}
80004976:	2f fd       	sub	sp,-4
80004978:	e3 cd 80 80 	ldm	sp++,r7,pc
8000497c:	80 00       	ld.sh	r0,r0[0x0]
8000497e:	61 28       	ld.w	r8,r0[0x48]

80004980 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80004980:	eb cd 40 80 	pushm	r7,lr
80004984:	1a 97       	mov	r7,sp
80004986:	20 1d       	sub	sp,4
80004988:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
8000498c:	ee fb ff fc 	ld.w	r11,r7[-4]
80004990:	30 3c       	mov	r12,3
80004992:	f0 1f 00 03 	mcall	8000499c <sysclk_enable_pbb_module+0x1c>
}
80004996:	2f fd       	sub	sp,-4
80004998:	e3 cd 80 80 	ldm	sp++,r7,pc
8000499c:	80 00       	ld.sh	r0,r0[0x0]
8000499e:	61 28       	ld.w	r8,r0[0x48]

800049a0 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
800049a0:	eb cd 40 80 	pushm	r7,lr
800049a4:	1a 97       	mov	r7,sp
800049a6:	20 1d       	sub	sp,4
800049a8:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
800049ac:	ee f8 ff fc 	ld.w	r8,r7[-4]
800049b0:	fe 58 38 00 	cp.w	r8,-51200
800049b4:	e0 80 00 8a 	breq	80004ac8 <sysclk_enable_peripheral_clock+0x128>
800049b8:	e0 8b 00 33 	brhi	80004a1e <sysclk_enable_peripheral_clock+0x7e>
800049bc:	fe 58 14 00 	cp.w	r8,-60416
800049c0:	c6 80       	breq	80004a90 <sysclk_enable_peripheral_clock+0xf0>
800049c2:	e0 8b 00 18 	brhi	800049f2 <sysclk_enable_peripheral_clock+0x52>
800049c6:	fe 48 14 00 	cp.w	r8,-125952
800049ca:	e0 80 00 be 	breq	80004b46 <sysclk_enable_peripheral_clock+0x1a6>
800049ce:	e0 8b 00 0b 	brhi	800049e4 <sysclk_enable_peripheral_clock+0x44>
800049d2:	fe 48 00 00 	cp.w	r8,-131072
800049d6:	e0 80 00 ad 	breq	80004b30 <sysclk_enable_peripheral_clock+0x190>
800049da:	fe 48 10 00 	cp.w	r8,-126976
800049de:	e0 80 00 b0 	breq	80004b3e <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800049e2:	cb 98       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800049e4:	fe 58 00 00 	cp.w	r8,-65536
800049e8:	c4 90       	breq	80004a7a <sysclk_enable_peripheral_clock+0xda>
800049ea:	fe 58 10 00 	cp.w	r8,-61440
800049ee:	c4 d0       	breq	80004a88 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800049f0:	cb 28       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800049f2:	fe 58 20 00 	cp.w	r8,-57344
800049f6:	c5 90       	breq	80004aa8 <sysclk_enable_peripheral_clock+0x108>
800049f8:	e0 8b 00 09 	brhi	80004a0a <sysclk_enable_peripheral_clock+0x6a>
800049fc:	fe 58 18 00 	cp.w	r8,-59392
80004a00:	c4 c0       	breq	80004a98 <sysclk_enable_peripheral_clock+0xf8>
80004a02:	fe 58 1c 00 	cp.w	r8,-58368
80004a06:	c4 d0       	breq	80004aa0 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004a08:	ca 68       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004a0a:	fe 58 30 00 	cp.w	r8,-53248
80004a0e:	c5 50       	breq	80004ab8 <sysclk_enable_peripheral_clock+0x118>
80004a10:	fe 58 34 00 	cp.w	r8,-52224
80004a14:	c5 60       	breq	80004ac0 <sysclk_enable_peripheral_clock+0x120>
80004a16:	fe 58 28 00 	cp.w	r8,-55296
80004a1a:	c4 b0       	breq	80004ab0 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004a1c:	c9 c8       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004a1e:	fe 58 50 00 	cp.w	r8,-45056
80004a22:	c6 b0       	breq	80004af8 <sysclk_enable_peripheral_clock+0x158>
80004a24:	e0 8b 00 15 	brhi	80004a4e <sysclk_enable_peripheral_clock+0xae>
80004a28:	fe 58 44 00 	cp.w	r8,-48128
80004a2c:	c5 a0       	breq	80004ae0 <sysclk_enable_peripheral_clock+0x140>
80004a2e:	e0 8b 00 09 	brhi	80004a40 <sysclk_enable_peripheral_clock+0xa0>
80004a32:	fe 58 3c 00 	cp.w	r8,-50176
80004a36:	c4 d0       	breq	80004ad0 <sysclk_enable_peripheral_clock+0x130>
80004a38:	fe 58 40 00 	cp.w	r8,-49152
80004a3c:	c4 e0       	breq	80004ad8 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004a3e:	c8 b8       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004a40:	fe 58 48 00 	cp.w	r8,-47104
80004a44:	c5 20       	breq	80004ae8 <sysclk_enable_peripheral_clock+0x148>
80004a46:	fe 58 4c 00 	cp.w	r8,-46080
80004a4a:	c5 30       	breq	80004af0 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004a4c:	c8 48       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004a4e:	fe 58 5c 00 	cp.w	r8,-41984
80004a52:	c5 f0       	breq	80004b10 <sysclk_enable_peripheral_clock+0x170>
80004a54:	e0 8b 00 09 	brhi	80004a66 <sysclk_enable_peripheral_clock+0xc6>
80004a58:	fe 58 54 00 	cp.w	r8,-44032
80004a5c:	c5 20       	breq	80004b00 <sysclk_enable_peripheral_clock+0x160>
80004a5e:	fe 58 58 00 	cp.w	r8,-43008
80004a62:	c5 30       	breq	80004b08 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004a64:	c7 88       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004a66:	fe 58 64 00 	cp.w	r8,-39936
80004a6a:	c5 b0       	breq	80004b20 <sysclk_enable_peripheral_clock+0x180>
80004a6c:	fe 58 68 00 	cp.w	r8,-38912
80004a70:	c5 c0       	breq	80004b28 <sysclk_enable_peripheral_clock+0x188>
80004a72:	fe 58 60 00 	cp.w	r8,-40960
80004a76:	c5 10       	breq	80004b18 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004a78:	c6 e8       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80004a7a:	30 4c       	mov	r12,4
80004a7c:	f0 1f 00 38 	mcall	80004b5c <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80004a80:	30 0c       	mov	r12,0
80004a82:	f0 1f 00 38 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004a86:	c6 78       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80004a88:	30 1c       	mov	r12,1
80004a8a:	f0 1f 00 36 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004a8e:	c6 38       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80004a90:	30 2c       	mov	r12,2
80004a92:	f0 1f 00 34 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004a96:	c5 f8       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80004a98:	30 3c       	mov	r12,3
80004a9a:	f0 1f 00 32 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004a9e:	c5 b8       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80004aa0:	30 4c       	mov	r12,4
80004aa2:	f0 1f 00 30 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004aa6:	c5 78       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80004aa8:	30 5c       	mov	r12,5
80004aaa:	f0 1f 00 2e 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004aae:	c5 38       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80004ab0:	30 6c       	mov	r12,6
80004ab2:	f0 1f 00 2c 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004ab6:	c4 f8       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80004ab8:	30 7c       	mov	r12,7
80004aba:	f0 1f 00 2a 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004abe:	c4 b8       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80004ac0:	30 8c       	mov	r12,8
80004ac2:	f0 1f 00 28 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004ac6:	c4 78       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80004ac8:	30 9c       	mov	r12,9
80004aca:	f0 1f 00 26 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004ace:	c4 38       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80004ad0:	30 ac       	mov	r12,10
80004ad2:	f0 1f 00 24 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004ad6:	c3 f8       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80004ad8:	30 bc       	mov	r12,11
80004ada:	f0 1f 00 22 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004ade:	c3 b8       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80004ae0:	30 cc       	mov	r12,12
80004ae2:	f0 1f 00 20 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004ae6:	c3 78       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80004ae8:	30 dc       	mov	r12,13
80004aea:	f0 1f 00 1e 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004aee:	c3 38       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80004af0:	30 ec       	mov	r12,14
80004af2:	f0 1f 00 1c 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004af6:	c2 f8       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80004af8:	30 fc       	mov	r12,15
80004afa:	f0 1f 00 1a 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004afe:	c2 b8       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80004b00:	31 0c       	mov	r12,16
80004b02:	f0 1f 00 18 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b06:	c2 78       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80004b08:	31 1c       	mov	r12,17
80004b0a:	f0 1f 00 16 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b0e:	c2 38       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80004b10:	31 2c       	mov	r12,18
80004b12:	f0 1f 00 14 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b16:	c1 f8       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80004b18:	31 3c       	mov	r12,19
80004b1a:	f0 1f 00 12 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b1e:	c1 b8       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80004b20:	31 4c       	mov	r12,20
80004b22:	f0 1f 00 10 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b26:	c1 78       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80004b28:	31 5c       	mov	r12,21
80004b2a:	f0 1f 00 0e 	mcall	80004b60 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b2e:	c1 38       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80004b30:	30 3c       	mov	r12,3
80004b32:	f0 1f 00 0b 	mcall	80004b5c <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80004b36:	30 0c       	mov	r12,0
80004b38:	f0 1f 00 0b 	mcall	80004b64 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80004b3c:	c0 c8       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80004b3e:	30 1c       	mov	r12,1
80004b40:	f0 1f 00 09 	mcall	80004b64 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80004b44:	c0 88       	rjmp	80004b54 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80004b46:	30 0c       	mov	r12,0
80004b48:	f0 1f 00 05 	mcall	80004b5c <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80004b4c:	30 2c       	mov	r12,2
80004b4e:	f0 1f 00 06 	mcall	80004b64 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80004b52:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80004b54:	2f fd       	sub	sp,-4
80004b56:	e3 cd 80 80 	ldm	sp++,r7,pc
80004b5a:	00 00       	add	r0,r0
80004b5c:	80 00       	ld.sh	r0,r0[0x0]
80004b5e:	49 40       	lddpc	r0,80004bac <ioport_set_pin_dir+0x44>
80004b60:	80 00       	ld.sh	r0,r0[0x0]
80004b62:	49 60       	lddpc	r0,80004bb8 <ioport_set_pin_dir+0x50>
80004b64:	80 00       	ld.sh	r0,r0[0x0]
80004b66:	49 80       	lddpc	r0,80004bc4 <ioport_set_pin_dir+0x5c>

80004b68 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80004b68:	eb cd 40 80 	pushm	r7,lr
80004b6c:	1a 97       	mov	r7,sp
80004b6e:	20 cd       	sub	sp,48
80004b70:	ef 4c ff d4 	st.w	r7[-44],r12
80004b74:	ef 4b ff d0 	st.w	r7[-48],r11
80004b78:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004b7c:	ef 48 ff dc 	st.w	r7[-36],r8
80004b80:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004b84:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80004b88:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004b8c:	58 18       	cp.w	r8,1
80004b8e:	c2 11       	brne	80004bd0 <ioport_set_pin_dir+0x68>
80004b90:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004b94:	ef 48 ff e0 	st.w	r7[-32],r8
80004b98:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004b9c:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004ba0:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004ba4:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004ba6:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004baa:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004bae:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004bb0:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80004bb4:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004bb8:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004bbc:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004bc0:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004bc4:	30 1a       	mov	r10,1
80004bc6:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80004bca:	f1 49 00 44 	st.w	r8[68],r9
80004bce:	c2 48       	rjmp	80004c16 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80004bd0:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004bd4:	58 08       	cp.w	r8,0
80004bd6:	c2 01       	brne	80004c16 <ioport_set_pin_dir+0xae>
80004bd8:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004bdc:	ef 48 ff f0 	st.w	r7[-16],r8
80004be0:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004be4:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004be8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004bec:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004bee:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004bf2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004bf6:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004bf8:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80004bfc:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004c00:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004c04:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004c08:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004c0c:	30 1a       	mov	r10,1
80004c0e:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80004c12:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80004c16:	2f 4d       	sub	sp,-48
80004c18:	e3 cd 80 80 	ldm	sp++,r7,pc

80004c1c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80004c1c:	eb cd 40 80 	pushm	r7,lr
80004c20:	1a 97       	mov	r7,sp
80004c22:	20 cd       	sub	sp,48
80004c24:	ef 4c ff d4 	st.w	r7[-44],r12
80004c28:	16 98       	mov	r8,r11
80004c2a:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80004c2e:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80004c32:	ee f9 ff d4 	ld.w	r9,r7[-44]
80004c36:	ef 49 ff dc 	st.w	r7[-36],r9
80004c3a:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80004c3e:	ef 39 ff db 	ld.ub	r9,r7[-37]
80004c42:	30 08       	mov	r8,0
80004c44:	f0 09 18 00 	cp.b	r9,r8
80004c48:	c2 10       	breq	80004c8a <ioport_set_pin_level+0x6e>
80004c4a:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004c4e:	ef 48 ff e0 	st.w	r7[-32],r8
80004c52:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004c56:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004c5a:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004c5e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004c60:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004c64:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004c68:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004c6a:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80004c6e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004c72:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004c76:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004c7a:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004c7e:	30 1a       	mov	r10,1
80004c80:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80004c84:	f1 49 00 54 	st.w	r8[84],r9
80004c88:	c2 08       	rjmp	80004cc8 <ioport_set_pin_level+0xac>
80004c8a:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004c8e:	ef 48 ff f0 	st.w	r7[-16],r8
80004c92:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c96:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004c9a:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004c9e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004ca0:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004ca4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004ca8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004caa:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80004cae:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004cb2:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004cb6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004cba:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004cbe:	30 1a       	mov	r10,1
80004cc0:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80004cc4:	f1 49 00 58 	st.w	r8[88],r9
}
80004cc8:	2f 4d       	sub	sp,-48
80004cca:	e3 cd 80 80 	ldm	sp++,r7,pc
80004cce:	d7 03       	nop

80004cd0 <sensor_init>:
#include "settings_t.h"

volatile bno055_reg_page0_t sensor_reg_page0;
volatile bno055_reg_page1_t sensor_reg_page1;

void sensor_init(void){
80004cd0:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80004cd4:	1a 97       	mov	r7,sp
80004cd6:	fa cd 00 b8 	sub	sp,sp,184
	//ioport_set_pin_dir(BOOT_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(ADDR0_SENS, IOPORT_DIR_OUTPUT);
80004cda:	30 1b       	mov	r11,1
80004cdc:	31 0c       	mov	r12,16
80004cde:	f0 1f 01 41 	mcall	800051e0 <sensor_init+0x510>
	ioport_set_pin_dir(RST_SENS, IOPORT_DIR_OUTPUT);
80004ce2:	30 1b       	mov	r11,1
80004ce4:	30 8c       	mov	r12,8
80004ce6:	f0 1f 01 3f 	mcall	800051e0 <sensor_init+0x510>
	ioport_set_pin_dir(INT_SENS, IOPORT_DIR_INPUT);
80004cea:	30 0b       	mov	r11,0
80004cec:	30 dc       	mov	r12,13
80004cee:	f0 1f 01 3d 	mcall	800051e0 <sensor_init+0x510>
	
	sensor_led_init();
80004cf2:	f0 1f 01 3d 	mcall	800051e4 <sensor_init+0x514>
	
	//TODO: CHECK BOOT_SENS PIN LEVEL (NOT HIGH??)
	
	//ioport_set_pin_level(BOOT_SENS, HIGH);
	ioport_set_pin_level(ADDR0_SENS, ADDR0_SENS_LEVEL);
80004cf6:	30 0b       	mov	r11,0
80004cf8:	31 0c       	mov	r12,16
80004cfa:	f0 1f 01 3c 	mcall	800051e8 <sensor_init+0x518>
	ioport_set_pin_level(RST_SENS, LOW);
80004cfe:	30 0b       	mov	r11,0
80004d00:	30 8c       	mov	r12,8
80004d02:	f0 1f 01 3a 	mcall	800051e8 <sensor_init+0x518>
	
	sysclk_enable_peripheral_clock(TWI_SENS);
80004d06:	fe 7c 40 00 	mov	r12,-49152
80004d0a:	f0 1f 01 39 	mcall	800051ec <sensor_init+0x51c>
	
	static const gpio_map_t TWI_GPIO_MAP =	{{SDA_SENS, SDA_SENS_PER_FUNC},{SCL_SENS, SCL_SENS_PER_FUNC}};
	gpio_enable_module(TWI_GPIO_MAP,2);
80004d0e:	30 2b       	mov	r11,2
80004d10:	fe fc 04 e0 	ld.w	r12,pc[1248]
80004d14:	f0 1f 01 38 	mcall	800051f4 <sensor_init+0x524>
	
	twim_options_t _twi_opt;
	_twi_opt.chip = BNO055_TWI_ADDR_SENSOR;
80004d18:	32 88       	mov	r8,40
80004d1a:	ef 48 ff 98 	st.w	r7[-104],r8
	_twi_opt.pba_hz = sysclk_get_pba_hz();
80004d1e:	f0 1f 01 37 	mcall	800051f8 <sensor_init+0x528>
80004d22:	18 98       	mov	r8,r12
80004d24:	ef 48 ff 90 	st.w	r7[-112],r8
	_twi_opt.smbus = false;
80004d28:	30 08       	mov	r8,0
80004d2a:	ef 68 ff 9c 	st.b	r7[-100],r8
	_twi_opt.speed = TWI_SENS_SPEED;
80004d2e:	e6 68 1a 80 	mov	r8,400000
80004d32:	ef 48 ff 94 	st.w	r7[-108],r8
	
	cpu_delay_ms(5,sysclk_get_cpu_hz());
80004d36:	f0 1f 01 32 	mcall	800051fc <sensor_init+0x52c>
80004d3a:	18 98       	mov	r8,r12
80004d3c:	30 59       	mov	r9,5
80004d3e:	ef 49 ff a4 	st.w	r7[-92],r9
80004d42:	ef 48 ff a0 	st.w	r7[-96],r8
80004d46:	ee f8 ff a4 	ld.w	r8,r7[-92]
80004d4a:	ef 48 ff ac 	st.w	r7[-84],r8
80004d4e:	ee f8 ff a0 	ld.w	r8,r7[-96]
80004d52:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004d56:	ee fc ff ac 	ld.w	r12,r7[-84]
80004d5a:	ef 4c ff 54 	st.w	r7[-172],r12
80004d5e:	30 0b       	mov	r11,0
80004d60:	ef 4b ff 50 	st.w	r7[-176],r11
80004d64:	ee f9 ff a8 	ld.w	r9,r7[-88]
80004d68:	ef 49 ff 4c 	st.w	r7[-180],r9
80004d6c:	30 08       	mov	r8,0
80004d6e:	ef 48 ff 48 	st.w	r7[-184],r8
80004d72:	ee fa ff 50 	ld.w	r10,r7[-176]
80004d76:	ee fc ff 4c 	ld.w	r12,r7[-180]
80004d7a:	b9 3a       	mul	r10,r12
80004d7c:	ee f8 ff 48 	ld.w	r8,r7[-184]
80004d80:	ee fb ff 54 	ld.w	r11,r7[-172]
80004d84:	b7 38       	mul	r8,r11
80004d86:	10 0a       	add	r10,r8
80004d88:	ee fc ff 54 	ld.w	r12,r7[-172]
80004d8c:	ee fb ff 4c 	ld.w	r11,r7[-180]
80004d90:	f8 0b 06 48 	mulu.d	r8,r12,r11
80004d94:	12 0a       	add	r10,r9
80004d96:	14 99       	mov	r9,r10
80004d98:	e0 6a 03 e7 	mov	r10,999
80004d9c:	30 0b       	mov	r11,0
80004d9e:	f0 0a 00 0a 	add	r10,r8,r10
80004da2:	f2 0b 00 4b 	adc	r11,r9,r11
80004da6:	e0 68 03 e8 	mov	r8,1000
80004daa:	30 09       	mov	r9,0
80004dac:	f0 1f 01 15 	mcall	80005200 <sensor_init+0x530>
80004db0:	14 98       	mov	r8,r10
80004db2:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004db4:	ef 48 ff b4 	st.w	r7[-76],r8
80004db8:	ee c8 00 98 	sub	r8,r7,152
80004dbc:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004dc0:	e1 b8 00 42 	mfsr	r8,0x108
80004dc4:	10 99       	mov	r9,r8
80004dc6:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004dca:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004dcc:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004dd0:	70 09       	ld.w	r9,r8[0x0]
80004dd2:	ee f8 ff b4 	ld.w	r8,r7[-76]
80004dd6:	10 09       	add	r9,r8
80004dd8:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004ddc:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80004dde:	ee f9 ff b0 	ld.w	r9,r7[-80]
80004de2:	30 08       	mov	r8,0
80004de4:	f3 68 00 08 	st.b	r9[8],r8
80004de8:	ee c8 00 98 	sub	r8,r7,152
80004dec:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004df0:	e1 b8 00 42 	mfsr	r8,0x108
80004df4:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004df8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004dfc:	f1 39 00 08 	ld.ub	r9,r8[8]
80004e00:	30 28       	mov	r8,2
80004e02:	f0 09 18 00 	cp.b	r9,r8
80004e06:	c0 31       	brne	80004e0c <sensor_init+0x13c>
    return false;
80004e08:	30 08       	mov	r8,0
80004e0a:	c4 38       	rjmp	80004e90 <sensor_init+0x1c0>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80004e0c:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004e10:	f1 39 00 08 	ld.ub	r9,r8[8]
80004e14:	30 18       	mov	r8,1
80004e16:	f0 09 18 00 	cp.b	r9,r8
80004e1a:	c0 31       	brne	80004e20 <sensor_init+0x150>
    return true;
80004e1c:	30 18       	mov	r8,1
80004e1e:	c3 98       	rjmp	80004e90 <sensor_init+0x1c0>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004e20:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004e24:	70 09       	ld.w	r9,r8[0x0]
80004e26:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004e2a:	70 18       	ld.w	r8,r8[0x4]
80004e2c:	10 39       	cp.w	r9,r8
80004e2e:	e0 88 00 1a 	brls	80004e62 <sensor_init+0x192>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004e32:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004e36:	70 08       	ld.w	r8,r8[0x0]
80004e38:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004e3c:	10 39       	cp.w	r9,r8
80004e3e:	c1 02       	brcc	80004e5e <sensor_init+0x18e>
80004e40:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004e44:	70 18       	ld.w	r8,r8[0x4]
80004e46:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004e4a:	10 39       	cp.w	r9,r8
80004e4c:	e0 88 00 09 	brls	80004e5e <sensor_init+0x18e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004e50:	ee f9 ff b8 	ld.w	r9,r7[-72]
80004e54:	30 18       	mov	r8,1
80004e56:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004e5a:	30 18       	mov	r8,1
80004e5c:	c1 a8       	rjmp	80004e90 <sensor_init+0x1c0>
    }
    return false;
80004e5e:	30 08       	mov	r8,0
80004e60:	c1 88       	rjmp	80004e90 <sensor_init+0x1c0>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004e62:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004e66:	70 08       	ld.w	r8,r8[0x0]
80004e68:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004e6c:	10 39       	cp.w	r9,r8
80004e6e:	c0 93       	brcs	80004e80 <sensor_init+0x1b0>
80004e70:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004e74:	70 18       	ld.w	r8,r8[0x4]
80004e76:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004e7a:	10 39       	cp.w	r9,r8
80004e7c:	e0 88 00 09 	brls	80004e8e <sensor_init+0x1be>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004e80:	ee f9 ff b8 	ld.w	r9,r7[-72]
80004e84:	30 18       	mov	r8,1
80004e86:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004e8a:	30 18       	mov	r8,1
80004e8c:	c0 28       	rjmp	80004e90 <sensor_init+0x1c0>
    }
    return false;
80004e8e:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004e90:	58 08       	cp.w	r8,0
80004e92:	ca b0       	breq	80004de8 <sensor_init+0x118>
	
	ioport_set_pin_level(RST_SENS, HIGH);
80004e94:	30 1b       	mov	r11,1
80004e96:	30 8c       	mov	r12,8
80004e98:	f0 1f 00 d4 	mcall	800051e8 <sensor_init+0x518>
	cpu_delay_ms(BNO055_STARTUP_TIME_MS,sysclk_get_cpu_hz());							//SENSOR STARTUP TIME
80004e9c:	f0 1f 00 d8 	mcall	800051fc <sensor_init+0x52c>
80004ea0:	18 98       	mov	r8,r12
80004ea2:	e0 69 02 bc 	mov	r9,700
80004ea6:	ef 49 ff c4 	st.w	r7[-60],r9
80004eaa:	ef 48 ff c0 	st.w	r7[-64],r8
80004eae:	ee f8 ff c4 	ld.w	r8,r7[-60]
80004eb2:	ef 48 ff cc 	st.w	r7[-52],r8
80004eb6:	ee f8 ff c0 	ld.w	r8,r7[-64]
80004eba:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004ebe:	ee f9 ff cc 	ld.w	r9,r7[-52]
80004ec2:	ef 49 ff 64 	st.w	r7[-156],r9
80004ec6:	30 08       	mov	r8,0
80004ec8:	ef 48 ff 60 	st.w	r7[-160],r8
80004ecc:	ee fc ff c8 	ld.w	r12,r7[-56]
80004ed0:	ef 4c ff 5c 	st.w	r7[-164],r12
80004ed4:	30 0b       	mov	r11,0
80004ed6:	ef 4b ff 58 	st.w	r7[-168],r11
80004eda:	ee fa ff 60 	ld.w	r10,r7[-160]
80004ede:	ee f9 ff 5c 	ld.w	r9,r7[-164]
80004ee2:	b3 3a       	mul	r10,r9
80004ee4:	ee f8 ff 58 	ld.w	r8,r7[-168]
80004ee8:	ee fc ff 64 	ld.w	r12,r7[-156]
80004eec:	b9 38       	mul	r8,r12
80004eee:	10 0a       	add	r10,r8
80004ef0:	ee fb ff 64 	ld.w	r11,r7[-156]
80004ef4:	ee fc ff 5c 	ld.w	r12,r7[-164]
80004ef8:	f6 0c 06 48 	mulu.d	r8,r11,r12
80004efc:	12 0a       	add	r10,r9
80004efe:	14 99       	mov	r9,r10
80004f00:	e0 6a 03 e7 	mov	r10,999
80004f04:	30 0b       	mov	r11,0
80004f06:	f0 0a 00 0a 	add	r10,r8,r10
80004f0a:	f2 0b 00 4b 	adc	r11,r9,r11
80004f0e:	e0 68 03 e8 	mov	r8,1000
80004f12:	30 09       	mov	r9,0
80004f14:	f0 1f 00 bb 	mcall	80005200 <sensor_init+0x530>
80004f18:	14 98       	mov	r8,r10
80004f1a:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004f1c:	ef 48 ff d4 	st.w	r7[-44],r8
80004f20:	ee c8 00 8c 	sub	r8,r7,140
80004f24:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004f28:	e1 b8 00 42 	mfsr	r8,0x108
80004f2c:	10 99       	mov	r9,r8
80004f2e:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004f32:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004f34:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004f38:	70 09       	ld.w	r9,r8[0x0]
80004f3a:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004f3e:	10 09       	add	r9,r8
80004f40:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004f44:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80004f46:	ee f9 ff d0 	ld.w	r9,r7[-48]
80004f4a:	30 08       	mov	r8,0
80004f4c:	f3 68 00 08 	st.b	r9[8],r8
80004f50:	ee c8 00 8c 	sub	r8,r7,140
80004f54:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004f58:	e1 b8 00 42 	mfsr	r8,0x108
80004f5c:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004f60:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004f64:	f1 39 00 08 	ld.ub	r9,r8[8]
80004f68:	30 28       	mov	r8,2
80004f6a:	f0 09 18 00 	cp.b	r9,r8
80004f6e:	c0 31       	brne	80004f74 <sensor_init+0x2a4>
    return false;
80004f70:	30 08       	mov	r8,0
80004f72:	c4 38       	rjmp	80004ff8 <sensor_init+0x328>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80004f74:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004f78:	f1 39 00 08 	ld.ub	r9,r8[8]
80004f7c:	30 18       	mov	r8,1
80004f7e:	f0 09 18 00 	cp.b	r9,r8
80004f82:	c0 31       	brne	80004f88 <sensor_init+0x2b8>
    return true;
80004f84:	30 18       	mov	r8,1
80004f86:	c3 98       	rjmp	80004ff8 <sensor_init+0x328>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004f88:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004f8c:	70 09       	ld.w	r9,r8[0x0]
80004f8e:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004f92:	70 18       	ld.w	r8,r8[0x4]
80004f94:	10 39       	cp.w	r9,r8
80004f96:	e0 88 00 1a 	brls	80004fca <sensor_init+0x2fa>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004f9a:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004f9e:	70 08       	ld.w	r8,r8[0x0]
80004fa0:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004fa4:	10 39       	cp.w	r9,r8
80004fa6:	c1 02       	brcc	80004fc6 <sensor_init+0x2f6>
80004fa8:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004fac:	70 18       	ld.w	r8,r8[0x4]
80004fae:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004fb2:	10 39       	cp.w	r9,r8
80004fb4:	e0 88 00 09 	brls	80004fc6 <sensor_init+0x2f6>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004fb8:	ee f9 ff d8 	ld.w	r9,r7[-40]
80004fbc:	30 18       	mov	r8,1
80004fbe:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004fc2:	30 18       	mov	r8,1
80004fc4:	c1 a8       	rjmp	80004ff8 <sensor_init+0x328>
    }
    return false;
80004fc6:	30 08       	mov	r8,0
80004fc8:	c1 88       	rjmp	80004ff8 <sensor_init+0x328>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004fca:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004fce:	70 08       	ld.w	r8,r8[0x0]
80004fd0:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004fd4:	10 39       	cp.w	r9,r8
80004fd6:	c0 93       	brcs	80004fe8 <sensor_init+0x318>
80004fd8:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004fdc:	70 18       	ld.w	r8,r8[0x4]
80004fde:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004fe2:	10 39       	cp.w	r9,r8
80004fe4:	e0 88 00 09 	brls	80004ff6 <sensor_init+0x326>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004fe8:	ee f9 ff d8 	ld.w	r9,r7[-40]
80004fec:	30 18       	mov	r8,1
80004fee:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004ff2:	30 18       	mov	r8,1
80004ff4:	c0 28       	rjmp	80004ff8 <sensor_init+0x328>
    }
    return false;
80004ff6:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004ff8:	58 08       	cp.w	r8,0
80004ffa:	ca b0       	breq	80004f50 <sensor_init+0x280>
	twim_master_init(TWI_SENS, &_twi_opt);
80004ffc:	ee c8 00 70 	sub	r8,r7,112
80005000:	10 9b       	mov	r11,r8
80005002:	fe 7c 40 00 	mov	r12,-49152
80005006:	f0 1f 00 80 	mcall	80005204 <sensor_init+0x534>
	
	//Konfigurieren des Sensores
	
	uint8_t val;
	
	sensor_reg_page0.page_id = BNO055_PAGE_ZERO;
8000500a:	fe f9 01 fe 	ld.w	r9,pc[510]
8000500e:	30 08       	mov	r8,0
80005010:	b2 f8       	st.b	r9[0x7],r8
		
	sensor_read_page0();
80005012:	f0 1f 00 7f 	mcall	8000520c <sensor_init+0x53c>
	
	//Set normal power mode
	val = BNO055_POWER_MODE_NORMAL_MODE;
80005016:	30 08       	mov	r8,0
80005018:	ef 68 ff 8f 	st.b	r7[-113],r8
	sensor_write_data(BNO055_POWER_MODE_REG, &val, 1);
8000501c:	ee c8 00 71 	sub	r8,r7,113
80005020:	30 1a       	mov	r10,1
80005022:	10 9b       	mov	r11,r8
80005024:	33 ec       	mov	r12,62
80005026:	f0 1f 00 7b 	mcall	80005210 <sensor_init+0x540>
	
	val = BNO055_CLK_SRC_EXTERNAL << BNO055_CLK_SRC_POS;
8000502a:	38 08       	mov	r8,-128
8000502c:	ef 68 ff 8f 	st.b	r7[-113],r8
 	sensor_write_data(BNO055_CLK_SRC_REG, &val,1);
80005030:	ee c8 00 71 	sub	r8,r7,113
80005034:	30 1a       	mov	r10,1
80005036:	10 9b       	mov	r11,r8
80005038:	33 fc       	mov	r12,63
8000503a:	f0 1f 00 76 	mcall	80005210 <sensor_init+0x540>
	 
	cpu_delay_ms(20,sysclk_get_cpu_hz());
8000503e:	f0 1f 00 70 	mcall	800051fc <sensor_init+0x52c>
80005042:	18 98       	mov	r8,r12
80005044:	31 49       	mov	r9,20
80005046:	ef 49 ff e4 	st.w	r7[-28],r9
8000504a:	ef 48 ff e0 	st.w	r7[-32],r8
8000504e:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005052:	ef 48 ff ec 	st.w	r7[-20],r8
80005056:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000505a:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000505e:	ee f0 ff ec 	ld.w	r0,r7[-20]
80005062:	30 01       	mov	r1,0
80005064:	ee f2 ff e8 	ld.w	r2,r7[-24]
80005068:	30 03       	mov	r3,0
8000506a:	e2 02 02 4a 	mul	r10,r1,r2
8000506e:	e6 00 02 48 	mul	r8,r3,r0
80005072:	10 0a       	add	r10,r8
80005074:	e0 02 06 48 	mulu.d	r8,r0,r2
80005078:	12 0a       	add	r10,r9
8000507a:	14 99       	mov	r9,r10
8000507c:	e0 6a 03 e7 	mov	r10,999
80005080:	30 0b       	mov	r11,0
80005082:	f0 0a 00 0a 	add	r10,r8,r10
80005086:	f2 0b 00 4b 	adc	r11,r9,r11
8000508a:	e0 68 03 e8 	mov	r8,1000
8000508e:	30 09       	mov	r9,0
80005090:	f0 1f 00 5c 	mcall	80005200 <sensor_init+0x530>
80005094:	14 98       	mov	r8,r10
80005096:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80005098:	ef 48 ff f4 	st.w	r7[-12],r8
8000509c:	ee c8 00 80 	sub	r8,r7,128
800050a0:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800050a4:	e1 b8 00 42 	mfsr	r8,0x108
800050a8:	10 99       	mov	r9,r8
800050aa:	ee f8 ff f0 	ld.w	r8,r7[-16]
800050ae:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800050b0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800050b4:	70 09       	ld.w	r9,r8[0x0]
800050b6:	ee f8 ff f4 	ld.w	r8,r7[-12]
800050ba:	10 09       	add	r9,r8
800050bc:	ee f8 ff f0 	ld.w	r8,r7[-16]
800050c0:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
800050c2:	ee f9 ff f0 	ld.w	r9,r7[-16]
800050c6:	30 08       	mov	r8,0
800050c8:	f3 68 00 08 	st.b	r9[8],r8
800050cc:	ee c8 00 80 	sub	r8,r7,128
800050d0:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800050d4:	e1 b8 00 42 	mfsr	r8,0x108
800050d8:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800050dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050e0:	f1 39 00 08 	ld.ub	r9,r8[8]
800050e4:	30 28       	mov	r8,2
800050e6:	f0 09 18 00 	cp.b	r9,r8
800050ea:	c0 31       	brne	800050f0 <sensor_init+0x420>
    return false;
800050ec:	30 08       	mov	r8,0
800050ee:	c4 38       	rjmp	80005174 <sensor_init+0x4a4>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800050f0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050f4:	f1 39 00 08 	ld.ub	r9,r8[8]
800050f8:	30 18       	mov	r8,1
800050fa:	f0 09 18 00 	cp.b	r9,r8
800050fe:	c0 31       	brne	80005104 <sensor_init+0x434>
    return true;
80005100:	30 18       	mov	r8,1
80005102:	c3 98       	rjmp	80005174 <sensor_init+0x4a4>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005104:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005108:	70 09       	ld.w	r9,r8[0x0]
8000510a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000510e:	70 18       	ld.w	r8,r8[0x4]
80005110:	10 39       	cp.w	r9,r8
80005112:	e0 88 00 1a 	brls	80005146 <sensor_init+0x476>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005116:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000511a:	70 08       	ld.w	r8,r8[0x0]
8000511c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005120:	10 39       	cp.w	r9,r8
80005122:	c1 02       	brcc	80005142 <sensor_init+0x472>
80005124:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005128:	70 18       	ld.w	r8,r8[0x4]
8000512a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000512e:	10 39       	cp.w	r9,r8
80005130:	e0 88 00 09 	brls	80005142 <sensor_init+0x472>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80005134:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005138:	30 18       	mov	r8,1
8000513a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000513e:	30 18       	mov	r8,1
80005140:	c1 a8       	rjmp	80005174 <sensor_init+0x4a4>
    }
    return false;
80005142:	30 08       	mov	r8,0
80005144:	c1 88       	rjmp	80005174 <sensor_init+0x4a4>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005146:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000514a:	70 08       	ld.w	r8,r8[0x0]
8000514c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005150:	10 39       	cp.w	r9,r8
80005152:	c0 93       	brcs	80005164 <sensor_init+0x494>
80005154:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005158:	70 18       	ld.w	r8,r8[0x4]
8000515a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000515e:	10 39       	cp.w	r9,r8
80005160:	e0 88 00 09 	brls	80005172 <sensor_init+0x4a2>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80005164:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005168:	30 18       	mov	r8,1
8000516a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000516e:	30 18       	mov	r8,1
80005170:	c0 28       	rjmp	80005174 <sensor_init+0x4a4>
    }
    return false;
80005172:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80005174:	58 08       	cp.w	r8,0
80005176:	ca b0       	breq	800050cc <sensor_init+0x3fc>
	 
	//Remap Axes
 	val = BNO055_REMAP_X_Y_Z_TYPE0;
80005178:	31 28       	mov	r8,18
8000517a:	ef 68 ff 8f 	st.b	r7[-113],r8
	sensor_write_data(BNO055_AXIS_MAP_CONFIG_ADDR, &val,1);											//AXIS REMAPPING
8000517e:	ee c8 00 71 	sub	r8,r7,113
80005182:	30 1a       	mov	r10,1
80005184:	10 9b       	mov	r11,r8
80005186:	34 1c       	mov	r12,65
80005188:	f0 1f 00 22 	mcall	80005210 <sensor_init+0x540>
	
	val =	(BNO055_REMAP_AXIS_POSITIVE << BNO055_REMAP_Z_SIGN_POS)| \
8000518c:	30 28       	mov	r8,2
8000518e:	ef 68 ff 8f 	st.b	r7[-113],r8
			(BNO055_REMAP_AXIS_NEGATIVE << BNO055_REMAP_Y_SIGN_POS )| \
			(BNO055_REMAP_AXIS_POSITIVE << BNO055_REMAP_X_SIGN_POS);
	sensor_write_data(BNO055_AXIS_MAP_SIGN_ADDR, &val, 1);											//AXIS REMAPPING SIGN
80005192:	ee c8 00 71 	sub	r8,r7,113
80005196:	30 1a       	mov	r10,1
80005198:	10 9b       	mov	r11,r8
8000519a:	34 2c       	mov	r12,66
8000519c:	f0 1f 00 1d 	mcall	80005210 <sensor_init+0x540>
	
	//Output Data Format
	val =	(BNO055_ACCEL_UNIT_MSQ << BNO055_ACCEL_UNIT_POS) | \
800051a0:	30 28       	mov	r8,2
800051a2:	ef 68 ff 8f 	st.b	r7[-113],r8
			(BNO055_GYRO_UNIT_RPS << BNO055_GYRO_UNIT_POS) | \
			(BNO055_EULER_UNIT_DEG << BNO055_EULER_UNIT_POS) | \
			(BNO055_TEMP_UNIT_CELSIUS << BNO055_TEMP_UNIT_POS); 
	sensor_write_data(BNO055_UNIT_SEL_ADDR, &val, 1);
800051a6:	ee c8 00 71 	sub	r8,r7,113
800051aa:	30 1a       	mov	r10,1
800051ac:	10 9b       	mov	r11,r8
800051ae:	33 bc       	mov	r12,59
800051b0:	f0 1f 00 18 	mcall	80005210 <sensor_init+0x540>
		//if (sensor_reg_page0.sys_stat != BNO055_SYS_STAT_EXECUTING_SELFTEST) break;
	//}
	//
	//sensor_read_page0();
	
	sensor_switch_mode(BNO055_OPERATION_MODE_NDOF);
800051b4:	30 cc       	mov	r12,12
800051b6:	f0 1f 00 18 	mcall	80005214 <sensor_init+0x544>
	
	sensor_read_status();
800051ba:	f0 1f 00 18 	mcall	80005218 <sensor_init+0x548>
	ioport_set_pin_level(LED_G_SENS,sensor_reg_page0.sys_stat == BNO055_SYS_STAT_SENSOR_FUSION_ALGORITHM_RUNNING?LED_SENS_ON:LED_SENS_OFF);
800051be:	49 38       	lddpc	r8,80005208 <sensor_init+0x538>
800051c0:	f1 38 00 39 	ld.ub	r8,r8[57]
800051c4:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800051c8:	30 58       	mov	r8,5
800051ca:	f0 09 18 00 	cp.b	r9,r8
800051ce:	5f 18       	srne	r8
800051d0:	10 9b       	mov	r11,r8
800051d2:	31 1c       	mov	r12,17
800051d4:	f0 1f 00 05 	mcall	800051e8 <sensor_init+0x518>
}
800051d8:	2d 2d       	sub	sp,-184
800051da:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
800051de:	00 00       	add	r0,r0
800051e0:	80 00       	ld.sh	r0,r0[0x0]
800051e2:	4b 68       	lddpc	r8,800052b8 <sensor_switch_mode+0x9c>
800051e4:	80 00       	ld.sh	r0,r0[0x0]
800051e6:	53 9c       	stdsp	sp[0xe4],r12
800051e8:	80 00       	ld.sh	r0,r0[0x0]
800051ea:	4c 1c       	lddpc	r12,800052ec <sensor_switch_mode+0xd0>
800051ec:	80 00       	ld.sh	r0,r0[0x0]
800051ee:	49 a0       	lddpc	r0,80005254 <sensor_switch_mode+0x38>
800051f0:	80 00       	ld.sh	r0,r0[0x0]
800051f2:	d0 68       	*unknown*
800051f4:	80 00       	ld.sh	r0,r0[0x0]
800051f6:	2c a8       	sub	r8,-54
800051f8:	80 00       	ld.sh	r0,r0[0x0]
800051fa:	49 28       	lddpc	r8,80005240 <sensor_switch_mode+0x24>
800051fc:	80 00       	ld.sh	r0,r0[0x0]
800051fe:	49 10       	lddpc	r0,80005240 <sensor_switch_mode+0x24>
80005200:	80 00       	ld.sh	r0,r0[0x0]
80005202:	73 80       	ld.w	r0,r9[0x60]
80005204:	80 00       	ld.sh	r0,r0[0x0]
80005206:	65 fc       	ld.w	r12,r2[0x7c]
80005208:	00 00       	add	r0,r0
8000520a:	06 90       	mov	r0,r3
8000520c:	80 00       	ld.sh	r0,r0[0x0]
8000520e:	56 40       	stdsp	sp[0x190],r0
80005210:	80 00       	ld.sh	r0,r0[0x0]
80005212:	54 58       	stdsp	sp[0x114],r8
80005214:	80 00       	ld.sh	r0,r0[0x0]
80005216:	52 1c       	stdsp	sp[0x84],r12
80005218:	80 00       	ld.sh	r0,r0[0x0]
8000521a:	56 84       	stdsp	sp[0x1a0],r4

8000521c <sensor_switch_mode>:

void sensor_switch_mode(bno055_opr_mode_t mode)
{
8000521c:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80005220:	1a 97       	mov	r7,sp
80005222:	20 cd       	sub	sp,48
80005224:	18 98       	mov	r8,r12
80005226:	ef 68 ff d0 	st.b	r7[-48],r8
	if (sensor_write_data(BNO055_OPR_MODE_ADDR, &mode,1) == TWI_SUCCESS)
8000522a:	ee c8 00 30 	sub	r8,r7,48
8000522e:	30 1a       	mov	r10,1
80005230:	10 9b       	mov	r11,r8
80005232:	33 dc       	mov	r12,61
80005234:	f0 1f 00 56 	mcall	8000538c <sensor_switch_mode+0x170>
80005238:	18 98       	mov	r8,r12
8000523a:	58 08       	cp.w	r8,0
8000523c:	c0 61       	brne	80005248 <sensor_switch_mode+0x2c>
		sensor_reg_page0.opr_mode = mode;
8000523e:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80005242:	4d 49       	lddpc	r9,80005390 <sensor_switch_mode+0x174>
80005244:	f3 68 00 3c 	st.b	r9[60],r8
		
	cpu_delay_ms(BNO055_MODE_SWITCHING_DELAY,sysclk_get_cpu_hz());					//SENSOR SWITCHING OPERATION MODE TIME
80005248:	f0 1f 00 53 	mcall	80005394 <sensor_switch_mode+0x178>
8000524c:	18 98       	mov	r8,r12
8000524e:	e0 69 02 58 	mov	r9,600
80005252:	ef 49 ff e4 	st.w	r7[-28],r9
80005256:	ef 48 ff e0 	st.w	r7[-32],r8
8000525a:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000525e:	ef 48 ff ec 	st.w	r7[-20],r8
80005262:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005266:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000526a:	ee f0 ff ec 	ld.w	r0,r7[-20]
8000526e:	30 01       	mov	r1,0
80005270:	ee f2 ff e8 	ld.w	r2,r7[-24]
80005274:	30 03       	mov	r3,0
80005276:	e2 02 02 4a 	mul	r10,r1,r2
8000527a:	e6 00 02 48 	mul	r8,r3,r0
8000527e:	10 0a       	add	r10,r8
80005280:	e0 02 06 48 	mulu.d	r8,r0,r2
80005284:	12 0a       	add	r10,r9
80005286:	14 99       	mov	r9,r10
80005288:	e0 6a 03 e7 	mov	r10,999
8000528c:	30 0b       	mov	r11,0
8000528e:	f0 0a 00 0a 	add	r10,r8,r10
80005292:	f2 0b 00 4b 	adc	r11,r9,r11
80005296:	e0 68 03 e8 	mov	r8,1000
8000529a:	30 09       	mov	r9,0
8000529c:	f0 1f 00 3f 	mcall	80005398 <sensor_switch_mode+0x17c>
800052a0:	14 98       	mov	r8,r10
800052a2:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
800052a4:	ef 48 ff f4 	st.w	r7[-12],r8
800052a8:	ee c8 00 2c 	sub	r8,r7,44
800052ac:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800052b0:	e1 b8 00 42 	mfsr	r8,0x108
800052b4:	10 99       	mov	r9,r8
800052b6:	ee f8 ff f0 	ld.w	r8,r7[-16]
800052ba:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800052bc:	ee f8 ff f0 	ld.w	r8,r7[-16]
800052c0:	70 09       	ld.w	r9,r8[0x0]
800052c2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800052c6:	10 09       	add	r9,r8
800052c8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800052cc:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
800052ce:	ee f9 ff f0 	ld.w	r9,r7[-16]
800052d2:	30 08       	mov	r8,0
800052d4:	f3 68 00 08 	st.b	r9[8],r8
800052d8:	ee c8 00 2c 	sub	r8,r7,44
800052dc:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800052e0:	e1 b8 00 42 	mfsr	r8,0x108
800052e4:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800052e8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800052ec:	f1 39 00 08 	ld.ub	r9,r8[8]
800052f0:	30 28       	mov	r8,2
800052f2:	f0 09 18 00 	cp.b	r9,r8
800052f6:	c0 31       	brne	800052fc <sensor_switch_mode+0xe0>
    return false;
800052f8:	30 08       	mov	r8,0
800052fa:	c4 38       	rjmp	80005380 <sensor_switch_mode+0x164>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800052fc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005300:	f1 39 00 08 	ld.ub	r9,r8[8]
80005304:	30 18       	mov	r8,1
80005306:	f0 09 18 00 	cp.b	r9,r8
8000530a:	c0 31       	brne	80005310 <sensor_switch_mode+0xf4>
    return true;
8000530c:	30 18       	mov	r8,1
8000530e:	c3 98       	rjmp	80005380 <sensor_switch_mode+0x164>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005310:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005314:	70 09       	ld.w	r9,r8[0x0]
80005316:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000531a:	70 18       	ld.w	r8,r8[0x4]
8000531c:	10 39       	cp.w	r9,r8
8000531e:	e0 88 00 1a 	brls	80005352 <sensor_switch_mode+0x136>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005322:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005326:	70 08       	ld.w	r8,r8[0x0]
80005328:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000532c:	10 39       	cp.w	r9,r8
8000532e:	c1 02       	brcc	8000534e <sensor_switch_mode+0x132>
80005330:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005334:	70 18       	ld.w	r8,r8[0x4]
80005336:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000533a:	10 39       	cp.w	r9,r8
8000533c:	e0 88 00 09 	brls	8000534e <sensor_switch_mode+0x132>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80005340:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005344:	30 18       	mov	r8,1
80005346:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000534a:	30 18       	mov	r8,1
8000534c:	c1 a8       	rjmp	80005380 <sensor_switch_mode+0x164>
    }
    return false;
8000534e:	30 08       	mov	r8,0
80005350:	c1 88       	rjmp	80005380 <sensor_switch_mode+0x164>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005352:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005356:	70 08       	ld.w	r8,r8[0x0]
80005358:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000535c:	10 39       	cp.w	r9,r8
8000535e:	c0 93       	brcs	80005370 <sensor_switch_mode+0x154>
80005360:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005364:	70 18       	ld.w	r8,r8[0x4]
80005366:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000536a:	10 39       	cp.w	r9,r8
8000536c:	e0 88 00 09 	brls	8000537e <sensor_switch_mode+0x162>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80005370:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005374:	30 18       	mov	r8,1
80005376:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000537a:	30 18       	mov	r8,1
8000537c:	c0 28       	rjmp	80005380 <sensor_switch_mode+0x164>
    }
    return false;
8000537e:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80005380:	58 08       	cp.w	r8,0
80005382:	ca b0       	breq	800052d8 <sensor_switch_mode+0xbc>
}
80005384:	2f 4d       	sub	sp,-48
80005386:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
8000538a:	00 00       	add	r0,r0
8000538c:	80 00       	ld.sh	r0,r0[0x0]
8000538e:	54 58       	stdsp	sp[0x114],r8
80005390:	00 00       	add	r0,r0
80005392:	06 90       	mov	r0,r3
80005394:	80 00       	ld.sh	r0,r0[0x0]
80005396:	49 10       	lddpc	r0,800053d8 <sensor_led_init+0x3c>
80005398:	80 00       	ld.sh	r0,r0[0x0]
8000539a:	73 80       	ld.w	r0,r9[0x60]

8000539c <sensor_led_init>:
	sensor_switch_mode(old_mode);
	return true;
}

void sensor_led_init(void)
{
8000539c:	eb cd 40 80 	pushm	r7,lr
800053a0:	1a 97       	mov	r7,sp
	ioport_set_pin_level(LED_B_SENS, LED_SENS_OFF);
800053a2:	30 1b       	mov	r11,1
800053a4:	30 ec       	mov	r12,14
800053a6:	f0 1f 00 0d 	mcall	800053d8 <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_G_SENS, LED_SENS_OFF);
800053aa:	30 1b       	mov	r11,1
800053ac:	31 1c       	mov	r12,17
800053ae:	f0 1f 00 0b 	mcall	800053d8 <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_R_SENS, LED_SENS_OFF);
800053b2:	30 1b       	mov	r11,1
800053b4:	30 fc       	mov	r12,15
800053b6:	f0 1f 00 09 	mcall	800053d8 <sensor_led_init+0x3c>
	ioport_set_pin_dir(LED_R_SENS, IOPORT_DIR_OUTPUT);
800053ba:	30 1b       	mov	r11,1
800053bc:	30 fc       	mov	r12,15
800053be:	f0 1f 00 08 	mcall	800053dc <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_G_SENS, IOPORT_DIR_OUTPUT);
800053c2:	30 1b       	mov	r11,1
800053c4:	31 1c       	mov	r12,17
800053c6:	f0 1f 00 06 	mcall	800053dc <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_B_SENS, IOPORT_DIR_OUTPUT);
800053ca:	30 1b       	mov	r11,1
800053cc:	30 ec       	mov	r12,14
800053ce:	f0 1f 00 04 	mcall	800053dc <sensor_led_init+0x40>
}
800053d2:	e3 cd 80 80 	ldm	sp++,r7,pc
800053d6:	00 00       	add	r0,r0
800053d8:	80 00       	ld.sh	r0,r0[0x0]
800053da:	4c 1c       	lddpc	r12,800054dc <sensor_write_data+0x84>
800053dc:	80 00       	ld.sh	r0,r0[0x0]
800053de:	4b 68       	lddpc	r8,800054b4 <sensor_write_data+0x5c>

800053e0 <sensor_read_data>:

status_code_t sensor_read_data(bno055_register_addr_t _addr, void* values, uint32_t count){
800053e0:	eb cd 40 80 	pushm	r7,lr
800053e4:	1a 97       	mov	r7,sp
800053e6:	20 9d       	sub	sp,36
800053e8:	ef 4c ff e4 	st.w	r7[-28],r12
800053ec:	ef 4b ff e0 	st.w	r7[-32],r11
800053f0:	ef 4a ff dc 	st.w	r7[-36],r10
	
	ioport_set_pin_level(LED_TRANS,HIGH);
800053f4:	30 1b       	mov	r11,1
800053f6:	31 7c       	mov	r12,23
800053f8:	f0 1f 00 16 	mcall	80005450 <sensor_read_data+0x70>
	twim_package_t pack;
	pack.addr[0] = _addr;
800053fc:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005400:	5c 58       	castu.b	r8
80005402:	ef 68 ff ec 	st.b	r7[-20],r8
	pack.addr_length = 1;
80005406:	30 18       	mov	r8,1
80005408:	ef 68 ff ef 	st.b	r7[-17],r8
	pack.buffer = values;
8000540c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005410:	ef 48 ff f0 	st.w	r7[-16],r8
	pack.chip = BNO055_TWI_ADDR_SENSOR;
80005414:	32 88       	mov	r8,40
80005416:	ef 48 ff e8 	st.w	r7[-24],r8
	pack.length = count;
8000541a:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000541e:	ef 48 ff f4 	st.w	r7[-12],r8
	pack.no_wait = false;
80005422:	30 08       	mov	r8,0
80005424:	ef 68 ff f8 	st.b	r7[-8],r8
	
	status_code_t rt = twim_read_packet(TWI_SENS, &pack);
80005428:	ee c8 00 18 	sub	r8,r7,24
8000542c:	10 9b       	mov	r11,r8
8000542e:	fe 7c 40 00 	mov	r12,-49152
80005432:	f0 1f 00 09 	mcall	80005454 <sensor_read_data+0x74>
80005436:	18 98       	mov	r8,r12
80005438:	ef 48 ff fc 	st.w	r7[-4],r8
	ioport_set_pin_level(LED_TRANS,LOW);
8000543c:	30 0b       	mov	r11,0
8000543e:	31 7c       	mov	r12,23
80005440:	f0 1f 00 04 	mcall	80005450 <sensor_read_data+0x70>
	return rt;
80005444:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005448:	10 9c       	mov	r12,r8
8000544a:	2f 7d       	sub	sp,-36
8000544c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005450:	80 00       	ld.sh	r0,r0[0x0]
80005452:	4c 1c       	lddpc	r12,80005554 <sensor_write_data+0xfc>
80005454:	80 00       	ld.sh	r0,r0[0x0]
80005456:	67 88       	ld.w	r8,r3[0x60]

80005458 <sensor_write_data>:

status_code_t sensor_write_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
80005458:	eb cd 40 ef 	pushm	r0-r3,r5-r7,lr
8000545c:	1a 97       	mov	r7,sp
8000545e:	20 bd       	sub	sp,44
80005460:	ef 4c ff ec 	st.w	r7[-20],r12
80005464:	ef 4b ff e8 	st.w	r7[-24],r11
80005468:	ef 4a ff e4 	st.w	r7[-28],r10
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
	
	status_code_t rt = twim_write(TWI_SENS, (void*) &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
	ioport_set_pin_level(LED_TRANS,LOW);
	return rt;
};
8000546c:	1a 96       	mov	r6,sp
	ioport_set_pin_level(LED_TRANS,LOW);
	return rt;
}

status_code_t sensor_write_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
8000546e:	1a 98       	mov	r8,sp
80005470:	10 95       	mov	r5,r8
	ioport_set_pin_level(LED_TRANS,HIGH);
80005472:	30 1b       	mov	r11,1
80005474:	31 7c       	mov	r12,23
80005476:	f0 1f 00 46 	mcall	8000558c <sensor_write_data+0x134>
	uint8_t volatile _values[count + 1];
8000547a:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000547e:	2f f8       	sub	r8,-1
80005480:	10 99       	mov	r9,r8
80005482:	20 19       	sub	r9,1
80005484:	ef 49 ff f0 	st.w	r7[-16],r9
80005488:	10 90       	mov	r0,r8
8000548a:	30 01       	mov	r1,0
8000548c:	3f fa       	mov	r10,-1
8000548e:	30 fb       	mov	r11,15
80005490:	14 60       	and	r0,r10
80005492:	16 61       	and	r1,r11
80005494:	e0 09 16 1d 	lsr	r9,r0,0x1d
80005498:	e2 0a 15 03 	lsl	r10,r1,0x3
8000549c:	ef 4a ff d4 	st.w	r7[-44],r10
800054a0:	ee f3 ff d4 	ld.w	r3,r7[-44]
800054a4:	f3 e3 10 03 	or	r3,r9,r3
800054a8:	ef 43 ff d4 	st.w	r7[-44],r3
800054ac:	e0 02 15 03 	lsl	r2,r0,0x3
800054b0:	ef 42 ff d8 	st.w	r7[-40],r2
800054b4:	3f fa       	mov	r10,-1
800054b6:	30 fb       	mov	r11,15
800054b8:	ee e2 ff d4 	ld.d	r2,r7[-44]
800054bc:	14 62       	and	r2,r10
800054be:	16 63       	and	r3,r11
800054c0:	10 92       	mov	r2,r8
800054c2:	30 03       	mov	r3,0
800054c4:	3f fa       	mov	r10,-1
800054c6:	30 fb       	mov	r11,15
800054c8:	14 62       	and	r2,r10
800054ca:	16 63       	and	r3,r11
800054cc:	e4 09 16 1d 	lsr	r9,r2,0x1d
800054d0:	e6 0a 15 03 	lsl	r10,r3,0x3
800054d4:	ef 4a ff dc 	st.w	r7[-36],r10
800054d8:	ee fa ff dc 	ld.w	r10,r7[-36]
800054dc:	f3 ea 10 0a 	or	r10,r9,r10
800054e0:	ef 4a ff dc 	st.w	r7[-36],r10
800054e4:	e4 09 15 03 	lsl	r9,r2,0x3
800054e8:	ef 49 ff e0 	st.w	r7[-32],r9
800054ec:	3f fa       	mov	r10,-1
800054ee:	30 fb       	mov	r11,15
800054f0:	ee e2 ff dc 	ld.d	r2,r7[-36]
800054f4:	14 62       	and	r2,r10
800054f6:	16 63       	and	r3,r11
800054f8:	2f d8       	sub	r8,-3
800054fa:	2f d8       	sub	r8,-3
800054fc:	a3 88       	lsr	r8,0x2
800054fe:	a3 68       	lsl	r8,0x2
80005500:	10 1d       	sub	sp,r8
80005502:	1a 98       	mov	r8,sp
80005504:	2f d8       	sub	r8,-3
80005506:	a3 88       	lsr	r8,0x2
80005508:	a3 68       	lsl	r8,0x2
8000550a:	ef 48 ff f4 	st.w	r7[-12],r8
	_values[0] = _addr;
8000550e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005512:	5c 58       	castu.b	r8
80005514:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005518:	b2 88       	st.b	r9[0x0],r8
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
8000551a:	30 08       	mov	r8,0
8000551c:	ef 48 ff fc 	st.w	r7[-4],r8
80005520:	c1 58       	rjmp	8000554a <sensor_write_data+0xf2>
80005522:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005526:	f0 c9 ff ff 	sub	r9,r8,-1
8000552a:	ee fa ff e8 	ld.w	r10,r7[-24]
8000552e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005532:	f4 08 00 08 	add	r8,r10,r8
80005536:	11 88       	ld.ub	r8,r8[0x0]
80005538:	ee fa ff f4 	ld.w	r10,r7[-12]
8000553c:	f4 09 0b 08 	st.b	r10[r9],r8
80005540:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005544:	2f f8       	sub	r8,-1
80005546:	ef 48 ff fc 	st.w	r7[-4],r8
8000554a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000554e:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005552:	10 39       	cp.w	r9,r8
80005554:	ce 73       	brcs	80005522 <sensor_write_data+0xca>
	
	status_code_t rt = twim_write(TWI_SENS, (void*) &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
80005556:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000555a:	f0 ca ff ff 	sub	r10,r8,-1
8000555e:	ee fb ff f4 	ld.w	r11,r7[-12]
80005562:	30 08       	mov	r8,0
80005564:	32 89       	mov	r9,40
80005566:	fe 7c 40 00 	mov	r12,-49152
8000556a:	f0 1f 00 0a 	mcall	80005590 <sensor_write_data+0x138>
8000556e:	18 98       	mov	r8,r12
80005570:	ef 48 ff f8 	st.w	r7[-8],r8
	ioport_set_pin_level(LED_TRANS,LOW);
80005574:	30 0b       	mov	r11,0
80005576:	31 7c       	mov	r12,23
80005578:	f0 1f 00 05 	mcall	8000558c <sensor_write_data+0x134>
	return rt;
8000557c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005580:	0a 9d       	mov	sp,r5
};
80005582:	10 9c       	mov	r12,r8
80005584:	0c 9d       	mov	sp,r6
80005586:	2f 5d       	sub	sp,-44
80005588:	e3 cd 80 ef 	ldm	sp++,r0-r3,r5-r7,pc
8000558c:	80 00       	ld.sh	r0,r0[0x0]
8000558e:	4c 1c       	lddpc	r12,80005690 <sensor_read_status+0xc>
80005590:	80 00       	ld.sh	r0,r0[0x0]
80005592:	69 04       	ld.w	r4,r4[0x40]

80005594 <sensor_read_euler>:
	_mag.z = (((int16_t) sensor_reg_page0.mag_data_z_msb) << 8) + ((int16_t) sensor_reg_page0.mag_data_z_lsb);
	return _mag;
};

struct bno055_euler_t sensor_read_euler(void)
{
80005594:	eb cd 40 c0 	pushm	r6-r7,lr
80005598:	1a 97       	mov	r7,sp
8000559a:	20 2d       	sub	sp,8
8000559c:	18 96       	mov	r6,r12
	sensor_switch_page(BNO055_PAGE_ZERO);
8000559e:	30 0c       	mov	r12,0
800055a0:	f0 1f 00 24 	mcall	80005630 <sensor_read_euler+0x9c>
	struct bno055_euler_t _eul;
	sensor_read_data(BNO055_EULER_H_LSB_ADDR, &sensor_reg_page0.euler_h_lsb,6);
800055a4:	4a 48       	lddpc	r8,80005634 <sensor_read_euler+0xa0>
800055a6:	2e 68       	sub	r8,-26
800055a8:	30 6a       	mov	r10,6
800055aa:	10 9b       	mov	r11,r8
800055ac:	31 ac       	mov	r12,26
800055ae:	f0 1f 00 23 	mcall	80005638 <sensor_read_euler+0xa4>
	_eul.h = (((int16_t) sensor_reg_page0.euler_h_msb) << 8) + ((int16_t) sensor_reg_page0.euler_h_lsb);
800055b2:	4a 18       	lddpc	r8,80005634 <sensor_read_euler+0xa0>
800055b4:	f1 38 00 1b 	ld.ub	r8,r8[27]
800055b8:	5c 58       	castu.b	r8
800055ba:	a9 68       	lsl	r8,0x8
800055bc:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800055c0:	49 d8       	lddpc	r8,80005634 <sensor_read_euler+0xa0>
800055c2:	f1 38 00 1a 	ld.ub	r8,r8[26]
800055c6:	5c 58       	castu.b	r8
800055c8:	f2 08 00 08 	add	r8,r9,r8
800055cc:	5c 88       	casts.h	r8
800055ce:	5c 88       	casts.h	r8
800055d0:	ef 58 ff fa 	st.h	r7[-6],r8
	_eul.r = (((int16_t) sensor_reg_page0.euler_r_msb) << 8) + ((int16_t) sensor_reg_page0.euler_r_lsb);
800055d4:	49 88       	lddpc	r8,80005634 <sensor_read_euler+0xa0>
800055d6:	f1 38 00 1d 	ld.ub	r8,r8[29]
800055da:	5c 58       	castu.b	r8
800055dc:	a9 68       	lsl	r8,0x8
800055de:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800055e2:	49 58       	lddpc	r8,80005634 <sensor_read_euler+0xa0>
800055e4:	f1 38 00 1c 	ld.ub	r8,r8[28]
800055e8:	5c 58       	castu.b	r8
800055ea:	f2 08 00 08 	add	r8,r9,r8
800055ee:	5c 88       	casts.h	r8
800055f0:	5c 88       	casts.h	r8
800055f2:	ef 58 ff fc 	st.h	r7[-4],r8
	_eul.p = (((int16_t) sensor_reg_page0.euler_p_msb) << 8) + ((int16_t) sensor_reg_page0.euler_p_lsb);
800055f6:	49 08       	lddpc	r8,80005634 <sensor_read_euler+0xa0>
800055f8:	f1 38 00 1f 	ld.ub	r8,r8[31]
800055fc:	5c 58       	castu.b	r8
800055fe:	a9 68       	lsl	r8,0x8
80005600:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80005604:	48 c8       	lddpc	r8,80005634 <sensor_read_euler+0xa0>
80005606:	f1 38 00 1e 	ld.ub	r8,r8[30]
8000560a:	5c 58       	castu.b	r8
8000560c:	f2 08 00 08 	add	r8,r9,r8
80005610:	5c 88       	casts.h	r8
80005612:	5c 88       	casts.h	r8
80005614:	ef 58 ff fe 	st.h	r7[-2],r8
	//#ifdef USART_DEBUG
		//usart_write_line(USART,"EULER:");
		//usart_serial_write_packet(USART, &sensor_reg_page0.euler_h_lsb, 6);
	//#endif
	
	return _eul;
80005618:	0c 98       	mov	r8,r6
8000561a:	ee c9 00 06 	sub	r9,r7,6
8000561e:	30 6a       	mov	r10,6
80005620:	12 9b       	mov	r11,r9
80005622:	10 9c       	mov	r12,r8
80005624:	f0 1f 00 06 	mcall	8000563c <sensor_read_euler+0xa8>
};
80005628:	0c 9c       	mov	r12,r6
8000562a:	2f ed       	sub	sp,-8
8000562c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005630:	80 00       	ld.sh	r0,r0[0x0]
80005632:	56 b0       	stdsp	sp[0x1ac],r0
80005634:	00 00       	add	r0,r0
80005636:	06 90       	mov	r0,r3
80005638:	80 00       	ld.sh	r0,r0[0x0]
8000563a:	53 e0       	stdsp	sp[0xf8],r0
8000563c:	80 00       	ld.sh	r0,r0[0x0]
8000563e:	75 e4       	ld.w	r4,r10[0x78]

80005640 <sensor_read_page0>:

void sensor_read_page0(void)
{
80005640:	eb cd 40 80 	pushm	r7,lr
80005644:	1a 97       	mov	r7,sp
	sensor_switch_page(BNO055_PAGE_ZERO);
80005646:	30 0c       	mov	r12,0
80005648:	f0 1f 00 0c 	mcall	80005678 <sensor_read_page0+0x38>
	sensor_read_data(BNO055_CHIP_ID_ADDR,&sensor_reg_page0.chip_id,BNO055_REGISTER_PAGE0_COUNT_BYTES_0);	//TODO: ERR_ADRESS_OUT_OF_RANGE
8000564c:	33 ca       	mov	r10,60
8000564e:	48 cb       	lddpc	r11,8000567c <sensor_read_page0+0x3c>
80005650:	30 0c       	mov	r12,0
80005652:	f0 1f 00 0c 	mcall	80005680 <sensor_read_page0+0x40>
	sensor_read_data(BNO055_OPR_MODE_ADDR,&sensor_reg_page0.opr_mode,BNO055_REGISTER_PAGE0_COUNT_BYTES_1);
80005656:	48 a8       	lddpc	r8,8000567c <sensor_read_page0+0x3c>
80005658:	2c 48       	sub	r8,-60
8000565a:	30 6a       	mov	r10,6
8000565c:	10 9b       	mov	r11,r8
8000565e:	33 dc       	mov	r12,61
80005660:	f0 1f 00 08 	mcall	80005680 <sensor_read_page0+0x40>
	sensor_read_data(BNO055_ACCEL_OFFSET_X_LSB_ADDR,&sensor_reg_page0.accel_offset_x_lsb,BNO055_REGISTER_PAGE0_COUNT_BYTES_2);
80005664:	48 68       	lddpc	r8,8000567c <sensor_read_page0+0x3c>
80005666:	2b e8       	sub	r8,-66
80005668:	31 6a       	mov	r10,22
8000566a:	10 9b       	mov	r11,r8
8000566c:	35 5c       	mov	r12,85
8000566e:	f0 1f 00 05 	mcall	80005680 <sensor_read_page0+0x40>
}
80005672:	e3 cd 80 80 	ldm	sp++,r7,pc
80005676:	00 00       	add	r0,r0
80005678:	80 00       	ld.sh	r0,r0[0x0]
8000567a:	56 b0       	stdsp	sp[0x1ac],r0
8000567c:	00 00       	add	r0,r0
8000567e:	06 90       	mov	r0,r3
80005680:	80 00       	ld.sh	r0,r0[0x0]
80005682:	53 e0       	stdsp	sp[0xf8],r0

80005684 <sensor_read_status>:
	sensor_read_data(BNO055_ACCEL_CONFIG_ADDR,&sensor_reg_page1.accel_config,BNO055_REGISTER_PAGE1_COUNT_BYTES_0);
	sensor_read_data(BNO055_INT_MASK_ADDR,&sensor_reg_page1.int_mask,BNO055_REGISTER_PAGE1_COUNT_BYTES_1);
}

void sensor_read_status(void)
{
80005684:	eb cd 40 80 	pushm	r7,lr
80005688:	1a 97       	mov	r7,sp
	sensor_switch_page(BNO055_PAGE_ZERO);
8000568a:	30 0c       	mov	r12,0
8000568c:	f0 1f 00 06 	mcall	800056a4 <sensor_read_status+0x20>
	sensor_read_data(BNO055_SYS_STAT_ADDR, &sensor_reg_page0.sys_stat,2);
80005690:	48 68       	lddpc	r8,800056a8 <sensor_read_status+0x24>
80005692:	2c 78       	sub	r8,-57
80005694:	30 2a       	mov	r10,2
80005696:	10 9b       	mov	r11,r8
80005698:	33 9c       	mov	r12,57
8000569a:	f0 1f 00 05 	mcall	800056ac <sensor_read_status+0x28>
}
8000569e:	e3 cd 80 80 	ldm	sp++,r7,pc
800056a2:	00 00       	add	r0,r0
800056a4:	80 00       	ld.sh	r0,r0[0x0]
800056a6:	56 b0       	stdsp	sp[0x1ac],r0
800056a8:	00 00       	add	r0,r0
800056aa:	06 90       	mov	r0,r3
800056ac:	80 00       	ld.sh	r0,r0[0x0]
800056ae:	53 e0       	stdsp	sp[0xf8],r0

800056b0 <sensor_switch_page>:
	sensor_read_page0();
	sensor_read_page1();
};

void sensor_switch_page(uint8_t page)
{
800056b0:	eb cd 40 80 	pushm	r7,lr
800056b4:	1a 97       	mov	r7,sp
800056b6:	20 1d       	sub	sp,4
800056b8:	18 98       	mov	r8,r12
800056ba:	ef 68 ff fc 	st.b	r7[-4],r8
	if (page == sensor_reg_page0.page_id) return;
800056be:	48 f8       	lddpc	r8,800056f8 <sensor_switch_page+0x48>
800056c0:	11 f8       	ld.ub	r8,r8[0x7]
800056c2:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800056c6:	ef 38 ff fc 	ld.ub	r8,r7[-4]
800056ca:	f0 09 18 00 	cp.b	r9,r8
800056ce:	c1 00       	breq	800056ee <sensor_switch_page+0x3e>
	if (sensor_write_data(BNO055_PAGE_ID_ADDR,&page,1) == TWI_SUCCESS) sensor_reg_page0.page_id = page;
800056d0:	ee c8 00 04 	sub	r8,r7,4
800056d4:	30 1a       	mov	r10,1
800056d6:	10 9b       	mov	r11,r8
800056d8:	30 7c       	mov	r12,7
800056da:	f0 1f 00 09 	mcall	800056fc <sensor_switch_page+0x4c>
800056de:	18 98       	mov	r8,r12
800056e0:	58 08       	cp.w	r8,0
800056e2:	c0 71       	brne	800056f0 <sensor_switch_page+0x40>
800056e4:	ef 38 ff fc 	ld.ub	r8,r7[-4]
800056e8:	48 49       	lddpc	r9,800056f8 <sensor_switch_page+0x48>
800056ea:	b2 f8       	st.b	r9[0x7],r8
800056ec:	c0 28       	rjmp	800056f0 <sensor_switch_page+0x40>
	sensor_read_page1();
};

void sensor_switch_page(uint8_t page)
{
	if (page == sensor_reg_page0.page_id) return;
800056ee:	d7 03       	nop
	if (sensor_write_data(BNO055_PAGE_ID_ADDR,&page,1) == TWI_SUCCESS) sensor_reg_page0.page_id = page;
	//TODO: If TWI_ERROR -> do something
};
800056f0:	2f fd       	sub	sp,-4
800056f2:	e3 cd 80 80 	ldm	sp++,r7,pc
800056f6:	00 00       	add	r0,r0
800056f8:	00 00       	add	r0,r0
800056fa:	06 90       	mov	r0,r3
800056fc:	80 00       	ld.sh	r0,r0[0x0]
800056fe:	54 58       	stdsp	sp[0x114],r8

80005700 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
80005700:	eb cd 40 80 	pushm	r7,lr
80005704:	1a 97       	mov	r7,sp
80005706:	20 bd       	sub	sp,44
80005708:	ef 4c ff d8 	st.w	r7[-40],r12
8000570c:	ef 4b ff d4 	st.w	r7[-44],r11
80005710:	ee f8 ff d8 	ld.w	r8,r7[-40]
80005714:	ef 48 ff e0 	st.w	r7[-32],r8
80005718:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000571c:	ef 48 ff dc 	st.w	r7[-36],r8
80005720:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005724:	ef 48 ff e4 	st.w	r7[-28],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005728:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000572c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80005730:	30 19       	mov	r9,1
80005732:	f2 08 09 48 	lsl	r8,r9,r8
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
80005736:	ee f9 ff e0 	ld.w	r9,r7[-32]
8000573a:	ef 49 ff e8 	st.w	r7[-24],r9
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000573e:	ee f9 ff e8 	ld.w	r9,r7[-24]
80005742:	a5 99       	lsr	r9,0x5
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
80005744:	ef 49 ff f4 	st.w	r7[-12],r9
80005748:	ef 48 ff f0 	st.w	r7[-16],r8
8000574c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005750:	ef 48 ff ec 	st.w	r7[-20],r8
80005754:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005758:	ef 48 ff fc 	st.w	r7[-4],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000575c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005760:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005762:	e0 28 d8 00 	sub	r8,55296
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile avr32_gpio_port_t *base = arch_ioport_port_to_base(port);
80005766:	ef 48 ff f8 	st.w	r7[-8],r8

	if (mode & IOPORT_MODE_PULLUP) {
8000576a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000576e:	e2 18 00 08 	andl	r8,0x8,COH
80005772:	c0 80       	breq	80005782 <ioport_set_pin_mode+0x82>
		base->puers = mask;
80005774:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005778:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000577c:	f1 49 00 74 	st.w	r8[116],r9
80005780:	c0 78       	rjmp	8000578e <ioport_set_pin_mode+0x8e>
	} else {
		base->puerc = mask;
80005782:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005786:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000578a:	f1 49 00 78 	st.w	r8[120],r9
		base->odmerc = mask;
	}

#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
8000578e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005792:	e2 18 00 40 	andl	r8,0x40,COH
80005796:	c0 80       	breq	800057a6 <ioport_set_pin_mode+0xa6>
		base->gfers = mask;
80005798:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000579c:	ee f9 ff f0 	ld.w	r9,r7[-16]
800057a0:	f1 49 00 c4 	st.w	r8[196],r9
800057a4:	c0 78       	rjmp	800057b2 <ioport_set_pin_mode+0xb2>
	} else {
		base->gferc = mask;
800057a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057aa:	ee f9 ff f0 	ld.w	r9,r7[-16]
800057ae:	f1 49 00 c8 	st.w	r8[200],r9
		base->odcr0c = mask;
	}

#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
800057b2:	ee f8 ff ec 	ld.w	r8,r7[-20]
800057b6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800057ba:	5c 58       	castu.b	r8
800057bc:	c0 70       	breq	800057ca <ioport_set_pin_mode+0xca>
		base->pmr0s = mask;
800057be:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057c2:	ee f9 ff f0 	ld.w	r9,r7[-16]
800057c6:	91 59       	st.w	r8[0x14],r9
800057c8:	c0 68       	rjmp	800057d4 <ioport_set_pin_mode+0xd4>
	} else {
		base->pmr0c = mask;
800057ca:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057ce:	ee f9 ff f0 	ld.w	r9,r7[-16]
800057d2:	91 69       	st.w	r8[0x18],r9
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
800057d4:	ee f8 ff ec 	ld.w	r8,r7[-20]
800057d8:	e2 18 00 02 	andl	r8,0x2,COH
800057dc:	c0 70       	breq	800057ea <ioport_set_pin_mode+0xea>
		base->pmr1s = mask;
800057de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057e2:	ee f9 ff f0 	ld.w	r9,r7[-16]
800057e6:	91 99       	st.w	r8[0x24],r9
800057e8:	c0 68       	rjmp	800057f4 <ioport_set_pin_mode+0xf4>
	} else {
		base->pmr1c = mask;
800057ea:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057ee:	ee f9 ff f0 	ld.w	r9,r7[-16]
800057f2:	91 a9       	st.w	r8[0x28],r9
	}

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
800057f4:	ee f8 ff ec 	ld.w	r8,r7[-20]
800057f8:	e2 18 00 04 	andl	r8,0x4,COH
800057fc:	c0 70       	breq	8000580a <ioport_set_pin_mode+0x10a>
		base->pmr2s = mask;
800057fe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005802:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005806:	91 d9       	st.w	r8[0x34],r9
80005808:	c0 68       	rjmp	80005814 <ioport_set_pin_mode+0x114>
	} else {
		base->pmr2c = mask;
8000580a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000580e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005812:	91 e9       	st.w	r8[0x38],r9
	arch_ioport_set_pin_mode(pin, mode);
}
80005814:	2f 5d       	sub	sp,-44
80005816:	e3 cd 80 80 	ldm	sp++,r7,pc

8000581a <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
8000581a:	eb cd 40 80 	pushm	r7,lr
8000581e:	1a 97       	mov	r7,sp
80005820:	20 cd       	sub	sp,48
80005822:	ef 4c ff d4 	st.w	r7[-44],r12
80005826:	ef 4b ff d0 	st.w	r7[-48],r11
8000582a:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000582e:	ef 48 ff dc 	st.w	r7[-36],r8
80005832:	ee f8 ff d0 	ld.w	r8,r7[-48]
80005836:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
8000583a:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000583e:	58 18       	cp.w	r8,1
80005840:	c2 11       	brne	80005882 <ioport_set_pin_dir+0x68>
80005842:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005846:	ef 48 ff e0 	st.w	r7[-32],r8
8000584a:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000584e:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005852:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005856:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005858:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000585c:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005860:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005862:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80005866:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000586a:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000586e:	ee f9 ff ec 	ld.w	r9,r7[-20]
80005872:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005876:	30 1a       	mov	r10,1
80005878:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
8000587c:	f1 49 00 44 	st.w	r8[68],r9
80005880:	c2 48       	rjmp	800058c8 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80005882:	ee f8 ff d8 	ld.w	r8,r7[-40]
80005886:	58 08       	cp.w	r8,0
80005888:	c2 01       	brne	800058c8 <ioport_set_pin_dir+0xae>
8000588a:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000588e:	ef 48 ff f0 	st.w	r7[-16],r8
80005892:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005896:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000589a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000589e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800058a0:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800058a4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058a8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800058aa:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800058ae:	ee f9 ff dc 	ld.w	r9,r7[-36]
800058b2:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800058b6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800058ba:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800058be:	30 1a       	mov	r10,1
800058c0:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800058c4:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
800058c8:	2f 4d       	sub	sp,-48
800058ca:	e3 cd 80 80 	ldm	sp++,r7,pc
800058ce:	d7 03       	nop

800058d0 <settings_init>:
volatile communication_frame_in_t communication_frame_in;

//Read settings set of UserPage on Controller
//If no data -> Default-values
void settings_init(bool iopin_save)
{
800058d0:	eb cd 40 80 	pushm	r7,lr
800058d4:	1a 97       	mov	r7,sp
800058d6:	20 1d       	sub	sp,4
800058d8:	18 98       	mov	r8,r12
800058da:	ef 68 ff fc 	st.b	r7[-4],r8
	if (flashcdw_quick_user_page_read())
800058de:	f0 1f 00 18 	mcall	8000593c <settings_init+0x6c>
800058e2:	18 98       	mov	r8,r12
800058e4:	58 08       	cp.w	r8,0
800058e6:	c0 40       	breq	800058ee <settings_init+0x1e>
	{
		//User page empty -> default values
		set_default_values();
800058e8:	f0 1f 00 16 	mcall	80005940 <settings_init+0x70>
800058ec:	c1 68       	rjmp	80005918 <settings_init+0x48>
	}	
	else
	{
		flashcdw_memcpy(&set, (uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET, sizeof(set), false);
800058ee:	30 09       	mov	r9,0
800058f0:	34 ca       	mov	r10,76
800058f2:	e0 6b 00 80 	mov	r11,128
800058f6:	ea 1b 80 80 	orh	r11,0x8080
800058fa:	49 3c       	lddpc	r12,80005944 <settings_init+0x74>
800058fc:	f0 1f 00 13 	mcall	80005948 <settings_init+0x78>
		if(set.version != SETTINGS_VERSION)
80005900:	49 18       	lddpc	r8,80005944 <settings_init+0x74>
80005902:	90 08       	ld.sh	r8,r8[0x0]
80005904:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80005908:	30 b8       	mov	r8,11
8000590a:	f0 09 19 00 	cp.h	r9,r8
8000590e:	c0 50       	breq	80005918 <settings_init+0x48>
		{
			set_default_values();
80005910:	f0 1f 00 0c 	mcall	80005940 <settings_init+0x70>
			settings_save();
80005914:	f0 1f 00 0e 	mcall	8000594c <settings_init+0x7c>
		}
	}
	
	if (iopin_save)
80005918:	ef 39 ff fc 	ld.ub	r9,r7[-4]
8000591c:	30 08       	mov	r8,0
8000591e:	f0 09 18 00 	cp.b	r9,r8
80005922:	c0 90       	breq	80005934 <settings_init+0x64>
	{
		ioport_set_pin_dir(PIN_SAVE, IOPORT_DIR_INPUT);
80005924:	30 0b       	mov	r11,0
80005926:	33 1c       	mov	r12,49
80005928:	f0 1f 00 0a 	mcall	80005950 <settings_init+0x80>
		ioport_set_pin_mode(PIN_SAVE, IOPORT_MODE_PULLUP);
8000592c:	30 8b       	mov	r11,8
8000592e:	33 1c       	mov	r12,49
80005930:	f0 1f 00 09 	mcall	80005954 <settings_init+0x84>
	}
};
80005934:	2f fd       	sub	sp,-4
80005936:	e3 cd 80 80 	ldm	sp++,r7,pc
8000593a:	00 00       	add	r0,r0
8000593c:	80 00       	ld.sh	r0,r0[0x0]
8000593e:	2a 80       	sub	r0,-88
80005940:	80 00       	ld.sh	r0,r0[0x0]
80005942:	59 7c       	cp.w	r12,23
80005944:	00 00       	add	r0,r0
80005946:	07 2c       	ld.uh	r12,r3++
80005948:	80 00       	ld.sh	r0,r0[0x0]
8000594a:	2a f8       	sub	r8,-81
8000594c:	80 00       	ld.sh	r0,r0[0x0]
8000594e:	59 58       	cp.w	r8,21
80005950:	80 00       	ld.sh	r0,r0[0x0]
80005952:	58 1a       	cp.w	r10,1
80005954:	80 00       	ld.sh	r0,r0[0x0]
80005956:	57 00       	stdsp	sp[0x1c0],r0

80005958 <settings_save>:

//Save settings set to UserPage on Controller
void settings_save(void)
{
80005958:	eb cd 40 80 	pushm	r7,lr
8000595c:	1a 97       	mov	r7,sp
	flashcdw_memcpy((uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET,&set, sizeof(set), true);
8000595e:	30 19       	mov	r9,1
80005960:	34 ca       	mov	r10,76
80005962:	48 5b       	lddpc	r11,80005974 <settings_save+0x1c>
80005964:	e0 6c 00 80 	mov	r12,128
80005968:	ea 1c 80 80 	orh	r12,0x8080
8000596c:	f0 1f 00 03 	mcall	80005978 <settings_save+0x20>
};
80005970:	e3 cd 80 80 	ldm	sp++,r7,pc
80005974:	00 00       	add	r0,r0
80005976:	07 2c       	ld.uh	r12,r3++
80005978:	80 00       	ld.sh	r0,r0[0x0]
8000597a:	2a f8       	sub	r8,-81

8000597c <set_default_values>:
	}
	pin_old = pin;
};

void set_default_values(void)
{
8000597c:	eb cd 40 80 	pushm	r7,lr
80005980:	1a 97       	mov	r7,sp
	set.version = SETTINGS_VERSION;
80005982:	4a 99       	lddpc	r9,80005a24 <set_default_values+0xa8>
80005984:	30 b8       	mov	r8,11
80005986:	b2 08       	st.h	r9[0x0],r8
	set.pid_pitch.p = 2;
80005988:	4a 78       	lddpc	r8,80005a24 <set_default_values+0xa8>
8000598a:	30 29       	mov	r9,2
8000598c:	91 49       	st.w	r8[0x10],r9
	set.pid_pitch.i = 0;
8000598e:	4a 68       	lddpc	r8,80005a24 <set_default_values+0xa8>
80005990:	30 09       	mov	r9,0
80005992:	91 59       	st.w	r8[0x14],r9
	set.pid_pitch.d = 0;
80005994:	4a 48       	lddpc	r8,80005a24 <set_default_values+0xa8>
80005996:	30 09       	mov	r9,0
80005998:	91 69       	st.w	r8[0x18],r9
	set.pid_roll.p = 2;
8000599a:	4a 38       	lddpc	r8,80005a24 <set_default_values+0xa8>
8000599c:	30 29       	mov	r9,2
8000599e:	91 79       	st.w	r8[0x1c],r9
	set.pid_roll.i = 0;
800059a0:	4a 18       	lddpc	r8,80005a24 <set_default_values+0xa8>
800059a2:	30 09       	mov	r9,0
800059a4:	91 89       	st.w	r8[0x20],r9
	set.pid_roll.d = 0;
800059a6:	4a 08       	lddpc	r8,80005a24 <set_default_values+0xa8>
800059a8:	30 09       	mov	r9,0
800059aa:	91 99       	st.w	r8[0x24],r9
	set.pid_yaw.p = 2;
800059ac:	49 e8       	lddpc	r8,80005a24 <set_default_values+0xa8>
800059ae:	30 29       	mov	r9,2
800059b0:	91 19       	st.w	r8[0x4],r9
	set.pid_yaw.i = 0;
800059b2:	49 d8       	lddpc	r8,80005a24 <set_default_values+0xa8>
800059b4:	30 09       	mov	r9,0
800059b6:	91 29       	st.w	r8[0x8],r9
	set.pid_yaw.d = 0;
800059b8:	49 b8       	lddpc	r8,80005a24 <set_default_values+0xa8>
800059ba:	30 09       	mov	r9,0
800059bc:	91 39       	st.w	r8[0xc],r9
	set.sensor_calibration = 0;
800059be:	49 a9       	lddpc	r9,80005a24 <set_default_values+0xa8>
800059c0:	30 08       	mov	r8,0
800059c2:	f3 68 00 34 	st.b	r9[52],r8
	set.accel_offset.r = 0;
800059c6:	49 89       	lddpc	r9,80005a24 <set_default_values+0xa8>
800059c8:	30 08       	mov	r8,0
800059ca:	f3 58 00 3c 	st.h	r9[60],r8
	set.accel_offset.x = 0;
800059ce:	49 69       	lddpc	r9,80005a24 <set_default_values+0xa8>
800059d0:	30 08       	mov	r8,0
800059d2:	f3 58 00 36 	st.h	r9[54],r8
	set.accel_offset.y = 0;
800059d6:	49 49       	lddpc	r9,80005a24 <set_default_values+0xa8>
800059d8:	30 08       	mov	r8,0
800059da:	f3 58 00 38 	st.h	r9[56],r8
	set.accel_offset.z = 0;
800059de:	49 29       	lddpc	r9,80005a24 <set_default_values+0xa8>
800059e0:	30 08       	mov	r8,0
800059e2:	f3 58 00 3a 	st.h	r9[58],r8
	set.gyro_offset.x = 0;
800059e6:	49 09       	lddpc	r9,80005a24 <set_default_values+0xa8>
800059e8:	30 08       	mov	r8,0
800059ea:	f3 58 00 3e 	st.h	r9[62],r8
	set.gyro_offset.y = 0;
800059ee:	48 e9       	lddpc	r9,80005a24 <set_default_values+0xa8>
800059f0:	30 08       	mov	r8,0
800059f2:	f3 58 00 40 	st.h	r9[64],r8
	set.gyro_offset.z = 0;
800059f6:	48 c9       	lddpc	r9,80005a24 <set_default_values+0xa8>
800059f8:	30 08       	mov	r8,0
800059fa:	f3 58 00 42 	st.h	r9[66],r8
	set.mag_offset.r = 0;
800059fe:	48 a9       	lddpc	r9,80005a24 <set_default_values+0xa8>
80005a00:	30 08       	mov	r8,0
80005a02:	f3 58 00 4a 	st.h	r9[74],r8
	set.mag_offset.x = 0;
80005a06:	48 89       	lddpc	r9,80005a24 <set_default_values+0xa8>
80005a08:	30 08       	mov	r8,0
80005a0a:	f3 58 00 44 	st.h	r9[68],r8
	set.mag_offset.y = 0;
80005a0e:	48 69       	lddpc	r9,80005a24 <set_default_values+0xa8>
80005a10:	30 08       	mov	r8,0
80005a12:	f3 58 00 46 	st.h	r9[70],r8
	set.mag_offset.z = 0;
80005a16:	48 49       	lddpc	r9,80005a24 <set_default_values+0xa8>
80005a18:	30 08       	mov	r8,0
80005a1a:	f3 58 00 48 	st.h	r9[72],r8
80005a1e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005a22:	00 00       	add	r0,r0
80005a24:	00 00       	add	r0,r0
80005a26:	07 2c       	ld.uh	r12,r3++

80005a28 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005a28:	eb cd 40 80 	pushm	r7,lr
80005a2c:	1a 97       	mov	r7,sp
80005a2e:	20 1d       	sub	sp,4
80005a30:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005a34:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005a38:	e6 18 00 01 	andh	r8,0x1,COH
80005a3c:	5f 08       	sreq	r8
80005a3e:	5c 58       	castu.b	r8
}
80005a40:	10 9c       	mov	r12,r8
80005a42:	2f fd       	sub	sp,-4
80005a44:	e3 cd 80 80 	ldm	sp++,r7,pc

80005a48 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80005a48:	eb cd 40 80 	pushm	r7,lr
80005a4c:	1a 97       	mov	r7,sp
80005a4e:	20 4d       	sub	sp,16
80005a50:	ef 4c ff f8 	st.w	r7[-8],r12
80005a54:	ef 4b ff f4 	st.w	r7[-12],r11
80005a58:	ef 4a ff f0 	st.w	r7[-16],r10
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80005a5c:	e1 b8 00 00 	mfsr	r8,0x0
80005a60:	10 9c       	mov	r12,r8
80005a62:	f0 1f 00 73 	mcall	80005c2c <tc_configure_interrupts+0x1e4>
80005a66:	18 98       	mov	r8,r12
80005a68:	ef 68 ff ff 	st.b	r7[-1],r8

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005a6c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005a70:	58 28       	cp.w	r8,2
80005a72:	e0 88 00 04 	brls	80005a7a <tc_configure_interrupts+0x32>
    return TC_INVALID_ARGUMENT;
80005a76:	3f f8       	mov	r8,-1
80005a78:	cd 68       	rjmp	80005c24 <tc_configure_interrupts+0x1dc>

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80005a7a:	ee fb ff f4 	ld.w	r11,r7[-12]
80005a7e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005a82:	70 08       	ld.w	r8,r8[0x0]
80005a84:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005a88:	5c 58       	castu.b	r8
80005a8a:	f0 09 15 07 	lsl	r9,r8,0x7
                             bitfield->ldrbs << AVR32_TC_LDRBS_OFFSET |
80005a8e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005a92:	70 08       	ld.w	r8,r8[0x0]
80005a94:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005a98:	5c 58       	castu.b	r8
80005a9a:	a7 68       	lsl	r8,0x6
80005a9c:	10 49       	or	r9,r8
                             bitfield->ldras << AVR32_TC_LDRAS_OFFSET |
80005a9e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005aa2:	70 08       	ld.w	r8,r8[0x0]
80005aa4:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80005aa8:	5c 58       	castu.b	r8
80005aaa:	a5 78       	lsl	r8,0x5
80005aac:	10 49       	or	r9,r8
                             bitfield->cpcs << AVR32_TC_CPCS_OFFSET |
80005aae:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005ab2:	70 08       	ld.w	r8,r8[0x0]
80005ab4:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80005ab8:	5c 58       	castu.b	r8
80005aba:	a5 68       	lsl	r8,0x4
80005abc:	10 49       	or	r9,r8
                             bitfield->cpbs << AVR32_TC_CPBS_OFFSET |
80005abe:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005ac2:	70 08       	ld.w	r8,r8[0x0]
80005ac4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005ac8:	5c 58       	castu.b	r8
80005aca:	a3 78       	lsl	r8,0x3
80005acc:	10 49       	or	r9,r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
80005ace:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005ad2:	70 08       	ld.w	r8,r8[0x0]
80005ad4:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80005ad8:	5c 58       	castu.b	r8
80005ada:	a3 68       	lsl	r8,0x2
80005adc:	10 49       	or	r9,r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
80005ade:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005ae2:	70 08       	ld.w	r8,r8[0x0]
80005ae4:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80005ae8:	5c 58       	castu.b	r8
80005aea:	a1 78       	lsl	r8,0x1
80005aec:	10 49       	or	r9,r8
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;
80005aee:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005af2:	70 08       	ld.w	r8,r8[0x0]
80005af4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005af8:	5c 58       	castu.b	r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80005afa:	f3 e8 10 08 	or	r8,r9,r8
80005afe:	10 99       	mov	r9,r8
80005b00:	ee fa ff f8 	ld.w	r10,r7[-8]
80005b04:	f6 08 15 06 	lsl	r8,r11,0x6
80005b08:	f4 08 00 08 	add	r8,r10,r8
80005b0c:	2d c8       	sub	r8,-36
80005b0e:	91 09       	st.w	r8[0x0],r9
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80005b10:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80005b14:	30 08       	mov	r8,0
80005b16:	f0 09 18 00 	cp.b	r9,r8
80005b1a:	c0 20       	breq	80005b1e <tc_configure_interrupts+0xd6>
80005b1c:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80005b1e:	ee fb ff f4 	ld.w	r11,r7[-12]
80005b22:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005b26:	70 08       	ld.w	r8,r8[0x0]
80005b28:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005b2c:	5c 58       	castu.b	r8
80005b2e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005b32:	c0 41       	brne	80005b3a <tc_configure_interrupts+0xf2>
80005b34:	e0 69 00 80 	mov	r9,128
80005b38:	c0 28       	rjmp	80005b3c <tc_configure_interrupts+0xf4>
80005b3a:	30 09       	mov	r9,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80005b3c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005b40:	70 08       	ld.w	r8,r8[0x0]
80005b42:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005b46:	5c 58       	castu.b	r8
80005b48:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005b4c:	c0 31       	brne	80005b52 <tc_configure_interrupts+0x10a>
80005b4e:	34 08       	mov	r8,64
80005b50:	c0 28       	rjmp	80005b54 <tc_configure_interrupts+0x10c>
80005b52:	30 08       	mov	r8,0
80005b54:	10 49       	or	r9,r8
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80005b56:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005b5a:	70 08       	ld.w	r8,r8[0x0]
80005b5c:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80005b60:	5c 58       	castu.b	r8
80005b62:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005b66:	c0 31       	brne	80005b6c <tc_configure_interrupts+0x124>
80005b68:	32 08       	mov	r8,32
80005b6a:	c0 28       	rjmp	80005b6e <tc_configure_interrupts+0x126>
80005b6c:	30 08       	mov	r8,0
80005b6e:	10 49       	or	r9,r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80005b70:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005b74:	70 08       	ld.w	r8,r8[0x0]
80005b76:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80005b7a:	5c 58       	castu.b	r8
80005b7c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005b80:	c0 31       	brne	80005b86 <tc_configure_interrupts+0x13e>
80005b82:	31 08       	mov	r8,16
80005b84:	c0 28       	rjmp	80005b88 <tc_configure_interrupts+0x140>
80005b86:	30 08       	mov	r8,0
80005b88:	10 49       	or	r9,r8
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80005b8a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005b8e:	70 08       	ld.w	r8,r8[0x0]
80005b90:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005b94:	5c 58       	castu.b	r8
80005b96:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005b9a:	c0 31       	brne	80005ba0 <tc_configure_interrupts+0x158>
80005b9c:	30 88       	mov	r8,8
80005b9e:	c0 28       	rjmp	80005ba2 <tc_configure_interrupts+0x15a>
80005ba0:	30 08       	mov	r8,0
80005ba2:	10 49       	or	r9,r8
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80005ba4:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005ba8:	70 08       	ld.w	r8,r8[0x0]
80005baa:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80005bae:	5c 58       	castu.b	r8
80005bb0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005bb4:	c0 31       	brne	80005bba <tc_configure_interrupts+0x172>
80005bb6:	30 48       	mov	r8,4
80005bb8:	c0 28       	rjmp	80005bbc <tc_configure_interrupts+0x174>
80005bba:	30 08       	mov	r8,0
80005bbc:	10 49       	or	r9,r8
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80005bbe:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005bc2:	70 08       	ld.w	r8,r8[0x0]
80005bc4:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80005bc8:	5c 58       	castu.b	r8
80005bca:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005bce:	c0 31       	brne	80005bd4 <tc_configure_interrupts+0x18c>
80005bd0:	30 28       	mov	r8,2
80005bd2:	c0 28       	rjmp	80005bd6 <tc_configure_interrupts+0x18e>
80005bd4:	30 08       	mov	r8,0
80005bd6:	10 49       	or	r9,r8
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
80005bd8:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005bdc:	70 08       	ld.w	r8,r8[0x0]
80005bde:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005be2:	5c 58       	castu.b	r8
80005be4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005be8:	5f 08       	sreq	r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80005bea:	f3 e8 10 08 	or	r8,r9,r8
80005bee:	10 99       	mov	r9,r8
80005bf0:	ee fa ff f8 	ld.w	r10,r7[-8]
80005bf4:	f6 08 15 06 	lsl	r8,r11,0x6
80005bf8:	f4 08 00 08 	add	r8,r10,r8
80005bfc:	2d 88       	sub	r8,-40
80005bfe:	91 09       	st.w	r8[0x0],r9
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80005c00:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005c04:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c08:	a1 78       	lsl	r8,0x1
80005c0a:	2f f8       	sub	r8,-1
80005c0c:	a5 78       	lsl	r8,0x5
80005c0e:	f2 08 00 08 	add	r8,r9,r8
80005c12:	70 08       	ld.w	r8,r8[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80005c14:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80005c18:	30 08       	mov	r8,0
80005c1a:	f0 09 18 00 	cp.b	r9,r8
80005c1e:	c0 20       	breq	80005c22 <tc_configure_interrupts+0x1da>
80005c20:	d5 03       	csrf	0x10

  return 0;
80005c22:	30 08       	mov	r8,0
}
80005c24:	10 9c       	mov	r12,r8
80005c26:	2f cd       	sub	sp,-16
80005c28:	e3 cd 80 80 	ldm	sp++,r7,pc
80005c2c:	80 00       	ld.sh	r0,r0[0x0]
80005c2e:	5a 28       	cp.w	r8,-30

80005c30 <tc_init_waveform>:
  return 0;
}


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
80005c30:	eb cd 40 80 	pushm	r7,lr
80005c34:	1a 97       	mov	r7,sp
80005c36:	20 2d       	sub	sp,8
80005c38:	ef 4c ff fc 	st.w	r7[-4],r12
80005c3c:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80005c40:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c44:	70 08       	ld.w	r8,r8[0x0]
80005c46:	58 28       	cp.w	r8,2
80005c48:	e0 88 00 04 	brls	80005c50 <tc_init_waveform+0x20>
    return TC_INVALID_ARGUMENT;
80005c4c:	3f f8       	mov	r8,-1
80005c4e:	c9 78       	rjmp	80005d7c <tc_init_waveform+0x14c>

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80005c50:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c54:	70 09       	ld.w	r9,r8[0x0]
80005c56:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c5a:	70 18       	ld.w	r8,r8[0x4]
80005c5c:	f1 d8 c3 c2 	bfextu	r8,r8,0x1e,0x2
80005c60:	5c 58       	castu.b	r8
80005c62:	f0 0a 15 1e 	lsl	r10,r8,0x1e
                                  opt->beevt << AVR32_TC_BEEVT_OFFSET |
80005c66:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c6a:	70 18       	ld.w	r8,r8[0x4]
80005c6c:	f1 d8 c3 82 	bfextu	r8,r8,0x1c,0x2
80005c70:	5c 58       	castu.b	r8
80005c72:	bd 68       	lsl	r8,0x1c
80005c74:	10 4a       	or	r10,r8
                                  opt->bcpc << AVR32_TC_BCPC_OFFSET |
80005c76:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c7a:	70 18       	ld.w	r8,r8[0x4]
80005c7c:	f1 d8 c3 42 	bfextu	r8,r8,0x1a,0x2
80005c80:	5c 58       	castu.b	r8
80005c82:	bb 68       	lsl	r8,0x1a
80005c84:	10 4a       	or	r10,r8
                                  opt->bcpb << AVR32_TC_BCPB_OFFSET |
80005c86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c8a:	70 18       	ld.w	r8,r8[0x4]
80005c8c:	f1 d8 c3 02 	bfextu	r8,r8,0x18,0x2
80005c90:	5c 58       	castu.b	r8
80005c92:	b9 68       	lsl	r8,0x18
80005c94:	10 4a       	or	r10,r8
                                  opt->aswtrg << AVR32_TC_ASWTRG_OFFSET |
80005c96:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c9a:	70 18       	ld.w	r8,r8[0x4]
80005c9c:	f1 d8 c2 c2 	bfextu	r8,r8,0x16,0x2
80005ca0:	5c 58       	castu.b	r8
80005ca2:	b7 68       	lsl	r8,0x16
80005ca4:	10 4a       	or	r10,r8
                                  opt->aeevt << AVR32_TC_AEEVT_OFFSET |
80005ca6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005caa:	70 18       	ld.w	r8,r8[0x4]
80005cac:	f1 d8 c2 82 	bfextu	r8,r8,0x14,0x2
80005cb0:	5c 58       	castu.b	r8
80005cb2:	b5 68       	lsl	r8,0x14
80005cb4:	10 4a       	or	r10,r8
                                  opt->acpc << AVR32_TC_ACPC_OFFSET |
80005cb6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005cba:	70 18       	ld.w	r8,r8[0x4]
80005cbc:	f1 d8 c2 42 	bfextu	r8,r8,0x12,0x2
80005cc0:	5c 58       	castu.b	r8
80005cc2:	b3 68       	lsl	r8,0x12
80005cc4:	10 4a       	or	r10,r8
                                  opt->acpa << AVR32_TC_ACPA_OFFSET |
80005cc6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005cca:	70 18       	ld.w	r8,r8[0x4]
80005ccc:	f1 d8 c2 02 	bfextu	r8,r8,0x10,0x2
80005cd0:	5c 58       	castu.b	r8
80005cd2:	b1 68       	lsl	r8,0x10
80005cd4:	f5 e8 10 08 	or	r8,r10,r8
                                  1 << AVR32_TC_WAVE_OFFSET |
80005cd8:	10 9a       	mov	r10,r8
80005cda:	af ba       	sbr	r10,0xf
                                  opt->wavsel << AVR32_TC_WAVSEL_OFFSET |
80005cdc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ce0:	70 18       	ld.w	r8,r8[0x4]
80005ce2:	f1 d8 c1 a2 	bfextu	r8,r8,0xd,0x2
80005ce6:	5c 58       	castu.b	r8
80005ce8:	ad 78       	lsl	r8,0xd
80005cea:	10 4a       	or	r10,r8
                                  opt->enetrg << AVR32_TC_ENETRG_OFFSET |
80005cec:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005cf0:	70 18       	ld.w	r8,r8[0x4]
80005cf2:	f1 d8 c1 81 	bfextu	r8,r8,0xc,0x1
80005cf6:	5c 58       	castu.b	r8
80005cf8:	ad 68       	lsl	r8,0xc
80005cfa:	10 4a       	or	r10,r8
                                  opt->eevt << AVR32_TC_EEVT_OFFSET |
80005cfc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d00:	70 18       	ld.w	r8,r8[0x4]
80005d02:	f1 d8 c1 42 	bfextu	r8,r8,0xa,0x2
80005d06:	5c 58       	castu.b	r8
80005d08:	ab 68       	lsl	r8,0xa
80005d0a:	10 4a       	or	r10,r8
                                  opt->eevtedg << AVR32_TC_EEVTEDG_OFFSET |
80005d0c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d10:	70 18       	ld.w	r8,r8[0x4]
80005d12:	f1 d8 c1 02 	bfextu	r8,r8,0x8,0x2
80005d16:	5c 58       	castu.b	r8
80005d18:	a9 68       	lsl	r8,0x8
80005d1a:	10 4a       	or	r10,r8
                                  opt->cpcdis << AVR32_TC_CPCDIS_OFFSET |
80005d1c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d20:	70 18       	ld.w	r8,r8[0x4]
80005d22:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005d26:	5c 58       	castu.b	r8
80005d28:	a7 78       	lsl	r8,0x7
80005d2a:	10 4a       	or	r10,r8
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
80005d2c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d30:	70 18       	ld.w	r8,r8[0x4]
80005d32:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005d36:	5c 58       	castu.b	r8
80005d38:	a7 68       	lsl	r8,0x6
80005d3a:	10 4a       	or	r10,r8
                                  opt->burst << AVR32_TC_BURST_OFFSET |
80005d3c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d40:	70 18       	ld.w	r8,r8[0x4]
80005d42:	f1 d8 c0 82 	bfextu	r8,r8,0x4,0x2
80005d46:	5c 58       	castu.b	r8
80005d48:	a5 68       	lsl	r8,0x4
80005d4a:	10 4a       	or	r10,r8
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
80005d4c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d50:	70 18       	ld.w	r8,r8[0x4]
80005d52:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005d56:	5c 58       	castu.b	r8
80005d58:	a3 78       	lsl	r8,0x3
80005d5a:	10 4a       	or	r10,r8
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;
80005d5c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d60:	70 18       	ld.w	r8,r8[0x4]
80005d62:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80005d66:	5c 58       	castu.b	r8
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80005d68:	f5 e8 10 08 	or	r8,r10,r8
80005d6c:	10 9a       	mov	r10,r8
80005d6e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005d72:	a5 69       	lsl	r9,0x4
80005d74:	2f f9       	sub	r9,-1
80005d76:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
                                  opt->burst << AVR32_TC_BURST_OFFSET |
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;

  return 0;
80005d7a:	30 08       	mov	r8,0
}
80005d7c:	10 9c       	mov	r12,r8
80005d7e:	2f ed       	sub	sp,-8
80005d80:	e3 cd 80 80 	ldm	sp++,r7,pc

80005d84 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
80005d84:	eb cd 40 80 	pushm	r7,lr
80005d88:	1a 97       	mov	r7,sp
80005d8a:	20 2d       	sub	sp,8
80005d8c:	ef 4c ff fc 	st.w	r7[-4],r12
80005d90:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005d94:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d98:	58 28       	cp.w	r8,2
80005d9a:	e0 88 00 04 	brls	80005da2 <tc_start+0x1e>
    return TC_INVALID_ARGUMENT;
80005d9e:	3f f8       	mov	r8,-1
80005da0:	c0 b8       	rjmp	80005db6 <tc_start+0x32>

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80005da2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005da6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005daa:	a7 68       	lsl	r8,0x6
80005dac:	f2 08 00 08 	add	r8,r9,r8
80005db0:	30 59       	mov	r9,5
80005db2:	91 09       	st.w	r8[0x0],r9

  return 0;
80005db4:	30 08       	mov	r8,0
}
80005db6:	10 9c       	mov	r12,r8
80005db8:	2f ed       	sub	sp,-8
80005dba:	e3 cd 80 80 	ldm	sp++,r7,pc

80005dbe <tc_read_sr>:
  tc->bcr = AVR32_TC_BCR_SYNC_MASK;
}


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
80005dbe:	eb cd 40 80 	pushm	r7,lr
80005dc2:	1a 97       	mov	r7,sp
80005dc4:	20 2d       	sub	sp,8
80005dc6:	ef 4c ff fc 	st.w	r7[-4],r12
80005dca:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005dce:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005dd2:	58 28       	cp.w	r8,2
80005dd4:	e0 88 00 04 	brls	80005ddc <tc_read_sr+0x1e>
    return TC_INVALID_ARGUMENT;
80005dd8:	3f f8       	mov	r8,-1
80005dda:	c0 b8       	rjmp	80005df0 <tc_read_sr+0x32>

  return tc->channel[channel].sr;
80005ddc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005de0:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005de4:	a1 78       	lsl	r8,0x1
80005de6:	2f f8       	sub	r8,-1
80005de8:	a5 78       	lsl	r8,0x5
80005dea:	f2 08 00 08 	add	r8,r9,r8
80005dee:	70 08       	ld.w	r8,r8[0x0]
}
80005df0:	10 9c       	mov	r12,r8
80005df2:	2f ed       	sub	sp,-8
80005df4:	e3 cd 80 80 	ldm	sp++,r7,pc

80005df8 <tc_write_ra>:
  return Rd_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK);
}


int tc_write_ra(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005df8:	eb cd 40 80 	pushm	r7,lr
80005dfc:	1a 97       	mov	r7,sp
80005dfe:	20 3d       	sub	sp,12
80005e00:	ef 4c ff fc 	st.w	r7[-4],r12
80005e04:	ef 4b ff f8 	st.w	r7[-8],r11
80005e08:	14 98       	mov	r8,r10
80005e0a:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005e0e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e12:	58 28       	cp.w	r8,2
80005e14:	e0 88 00 04 	brls	80005e1c <tc_write_ra+0x24>
    return TC_INVALID_ARGUMENT;
80005e18:	3f f8       	mov	r8,-1
80005e1a:	c2 78       	rjmp	80005e68 <tc_write_ra+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005e1c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005e20:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005e24:	a5 69       	lsl	r9,0x4
80005e26:	2f f9       	sub	r9,-1
80005e28:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005e2c:	e2 18 80 00 	andl	r8,0x8000,COH
80005e30:	c1 a0       	breq	80005e64 <tc_write_ra+0x6c>
    Wr_bitfield(tc->channel[channel].ra, AVR32_TC_RA_MASK, value);
80005e32:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e36:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005e3a:	ee fa ff fc 	ld.w	r10,r7[-4]
80005e3e:	a7 69       	lsl	r9,0x6
80005e40:	f4 09 00 09 	add	r9,r10,r9
80005e44:	2e c9       	sub	r9,-20
80005e46:	72 09       	ld.w	r9,r9[0x0]
80005e48:	12 9a       	mov	r10,r9
80005e4a:	e0 1a 00 00 	andl	r10,0x0
80005e4e:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005e52:	f5 e9 10 09 	or	r9,r10,r9
80005e56:	ee fa ff fc 	ld.w	r10,r7[-4]
80005e5a:	a7 68       	lsl	r8,0x6
80005e5c:	f4 08 00 08 	add	r8,r10,r8
80005e60:	2e c8       	sub	r8,-20
80005e62:	91 09       	st.w	r8[0x0],r9

  return value;
80005e64:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005e68:	10 9c       	mov	r12,r8
80005e6a:	2f dd       	sub	sp,-12
80005e6c:	e3 cd 80 80 	ldm	sp++,r7,pc

80005e70 <tc_write_rb>:


int tc_write_rb(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005e70:	eb cd 40 80 	pushm	r7,lr
80005e74:	1a 97       	mov	r7,sp
80005e76:	20 3d       	sub	sp,12
80005e78:	ef 4c ff fc 	st.w	r7[-4],r12
80005e7c:	ef 4b ff f8 	st.w	r7[-8],r11
80005e80:	14 98       	mov	r8,r10
80005e82:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005e86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e8a:	58 28       	cp.w	r8,2
80005e8c:	e0 88 00 04 	brls	80005e94 <tc_write_rb+0x24>
    return TC_INVALID_ARGUMENT;
80005e90:	3f f8       	mov	r8,-1
80005e92:	c2 78       	rjmp	80005ee0 <tc_write_rb+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005e94:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005e98:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005e9c:	a5 69       	lsl	r9,0x4
80005e9e:	2f f9       	sub	r9,-1
80005ea0:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005ea4:	e2 18 80 00 	andl	r8,0x8000,COH
80005ea8:	c1 a0       	breq	80005edc <tc_write_rb+0x6c>
    Wr_bitfield(tc->channel[channel].rb, AVR32_TC_RB_MASK, value);
80005eaa:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005eae:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005eb2:	ee fa ff fc 	ld.w	r10,r7[-4]
80005eb6:	a7 69       	lsl	r9,0x6
80005eb8:	f4 09 00 09 	add	r9,r10,r9
80005ebc:	2e 89       	sub	r9,-24
80005ebe:	72 09       	ld.w	r9,r9[0x0]
80005ec0:	12 9a       	mov	r10,r9
80005ec2:	e0 1a 00 00 	andl	r10,0x0
80005ec6:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005eca:	f5 e9 10 09 	or	r9,r10,r9
80005ece:	ee fa ff fc 	ld.w	r10,r7[-4]
80005ed2:	a7 68       	lsl	r8,0x6
80005ed4:	f4 08 00 08 	add	r8,r10,r8
80005ed8:	2e 88       	sub	r8,-24
80005eda:	91 09       	st.w	r8[0x0],r9

  return value;
80005edc:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005ee0:	10 9c       	mov	r12,r8
80005ee2:	2f dd       	sub	sp,-12
80005ee4:	e3 cd 80 80 	ldm	sp++,r7,pc

80005ee8 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005ee8:	eb cd 40 80 	pushm	r7,lr
80005eec:	1a 97       	mov	r7,sp
80005eee:	20 3d       	sub	sp,12
80005ef0:	ef 4c ff fc 	st.w	r7[-4],r12
80005ef4:	ef 4b ff f8 	st.w	r7[-8],r11
80005ef8:	14 98       	mov	r8,r10
80005efa:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005efe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005f02:	58 28       	cp.w	r8,2
80005f04:	e0 88 00 04 	brls	80005f0c <tc_write_rc+0x24>
    return TC_INVALID_ARGUMENT;
80005f08:	3f f8       	mov	r8,-1
80005f0a:	c2 78       	rjmp	80005f58 <tc_write_rc+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005f0c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005f10:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005f14:	a5 69       	lsl	r9,0x4
80005f16:	2f f9       	sub	r9,-1
80005f18:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005f1c:	e2 18 80 00 	andl	r8,0x8000,COH
80005f20:	c1 a0       	breq	80005f54 <tc_write_rc+0x6c>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80005f22:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005f26:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005f2a:	ee fa ff fc 	ld.w	r10,r7[-4]
80005f2e:	a7 69       	lsl	r9,0x6
80005f30:	f4 09 00 09 	add	r9,r10,r9
80005f34:	2e 49       	sub	r9,-28
80005f36:	72 09       	ld.w	r9,r9[0x0]
80005f38:	12 9a       	mov	r10,r9
80005f3a:	e0 1a 00 00 	andl	r10,0x0
80005f3e:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005f42:	f5 e9 10 09 	or	r9,r10,r9
80005f46:	ee fa ff fc 	ld.w	r10,r7[-4]
80005f4a:	a7 68       	lsl	r8,0x6
80005f4c:	f4 08 00 08 	add	r8,r10,r8
80005f50:	2e 48       	sub	r8,-28
80005f52:	91 09       	st.w	r8[0x0],r9

  return value;
80005f54:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005f58:	10 9c       	mov	r12,r8
80005f5a:	2f dd       	sub	sp,-12
80005f5c:	e3 cd 80 80 	ldm	sp++,r7,pc

80005f60 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005f60:	eb cd 40 80 	pushm	r7,lr
80005f64:	1a 97       	mov	r7,sp
80005f66:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005f68:	e1 b8 00 00 	mfsr	r8,0x0
80005f6c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005f70:	d3 03       	ssrf	0x10

	return flags;
80005f72:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005f76:	10 9c       	mov	r12,r8
80005f78:	2f fd       	sub	sp,-4
80005f7a:	e3 cd 80 80 	ldm	sp++,r7,pc

80005f7e <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005f7e:	eb cd 40 80 	pushm	r7,lr
80005f82:	1a 97       	mov	r7,sp
80005f84:	20 1d       	sub	sp,4
80005f86:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005f8a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005f8e:	e6 18 00 01 	andh	r8,0x1,COH
80005f92:	5f 08       	sreq	r8
80005f94:	5c 58       	castu.b	r8
}
80005f96:	10 9c       	mov	r12,r8
80005f98:	2f fd       	sub	sp,-4
80005f9a:	e3 cd 80 80 	ldm	sp++,r7,pc
80005f9e:	d7 03       	nop

80005fa0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005fa0:	eb cd 40 80 	pushm	r7,lr
80005fa4:	1a 97       	mov	r7,sp
80005fa6:	20 1d       	sub	sp,4
80005fa8:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005fac:	ee fc ff fc 	ld.w	r12,r7[-4]
80005fb0:	f0 1f 00 05 	mcall	80005fc4 <cpu_irq_restore+0x24>
80005fb4:	18 98       	mov	r8,r12
80005fb6:	58 08       	cp.w	r8,0
80005fb8:	c0 20       	breq	80005fbc <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80005fba:	d5 03       	csrf	0x10
   }

	barrier();
}
80005fbc:	2f fd       	sub	sp,-4
80005fbe:	e3 cd 80 80 	ldm	sp++,r7,pc
80005fc2:	00 00       	add	r0,r0
80005fc4:	80 00       	ld.sh	r0,r0[0x0]
80005fc6:	5f 7e       	srpl	lr

80005fc8 <osc_priv_enable_rc120m>:
	cpu_irq_restore(flags);
}
#endif /* BOARD_OSC32_HZ */

void osc_priv_enable_rc120m(void)
{
80005fc8:	eb cd 40 80 	pushm	r7,lr
80005fcc:	1a 97       	mov	r7,sp
80005fce:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
80005fd0:	f0 1f 00 0c 	mcall	80006000 <osc_priv_enable_rc120m+0x38>
80005fd4:	18 98       	mov	r8,r12
80005fd6:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80005fda:	fe 78 58 00 	mov	r8,-43008
80005fde:	34 49       	mov	r9,68
80005fe0:	ea 19 aa 00 	orh	r9,0xaa00
80005fe4:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80005fe6:	fe 78 58 00 	mov	r8,-43008
80005fea:	30 19       	mov	r9,1
80005fec:	f1 49 00 44 	st.w	r8[68],r9
	cpu_irq_restore(flags);
80005ff0:	ee fc ff fc 	ld.w	r12,r7[-4]
80005ff4:	f0 1f 00 04 	mcall	80006004 <osc_priv_enable_rc120m+0x3c>
}
80005ff8:	2f fd       	sub	sp,-4
80005ffa:	e3 cd 80 80 	ldm	sp++,r7,pc
80005ffe:	00 00       	add	r0,r0
80006000:	80 00       	ld.sh	r0,r0[0x0]
80006002:	5f 60       	srmi	r0
80006004:	80 00       	ld.sh	r0,r0[0x0]
80006006:	5f a0       	srle	r0

80006008 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80006008:	eb cd 40 80 	pushm	r7,lr
8000600c:	1a 97       	mov	r7,sp
8000600e:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006010:	e1 b8 00 00 	mfsr	r8,0x0
80006014:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80006018:	d3 03       	ssrf	0x10

	return flags;
8000601a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000601e:	10 9c       	mov	r12,r8
80006020:	2f fd       	sub	sp,-4
80006022:	e3 cd 80 80 	ldm	sp++,r7,pc

80006026 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80006026:	eb cd 40 80 	pushm	r7,lr
8000602a:	1a 97       	mov	r7,sp
8000602c:	20 1d       	sub	sp,4
8000602e:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80006032:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006036:	e6 18 00 01 	andh	r8,0x1,COH
8000603a:	5f 08       	sreq	r8
8000603c:	5c 58       	castu.b	r8
}
8000603e:	10 9c       	mov	r12,r8
80006040:	2f fd       	sub	sp,-4
80006042:	e3 cd 80 80 	ldm	sp++,r7,pc
80006046:	d7 03       	nop

80006048 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80006048:	eb cd 40 80 	pushm	r7,lr
8000604c:	1a 97       	mov	r7,sp
8000604e:	20 1d       	sub	sp,4
80006050:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006054:	ee fc ff fc 	ld.w	r12,r7[-4]
80006058:	f0 1f 00 05 	mcall	8000606c <cpu_irq_restore+0x24>
8000605c:	18 98       	mov	r8,r12
8000605e:	58 08       	cp.w	r8,0
80006060:	c0 20       	breq	80006064 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80006062:	d5 03       	csrf	0x10
   }

	barrier();
}
80006064:	2f fd       	sub	sp,-4
80006066:	e3 cd 80 80 	ldm	sp++,r7,pc
8000606a:	00 00       	add	r0,r0
8000606c:	80 00       	ld.sh	r0,r0[0x0]
8000606e:	60 26       	ld.w	r6,r0[0x8]

80006070 <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
80006070:	eb cd 40 80 	pushm	r7,lr
80006074:	1a 97       	mov	r7,sp
80006076:	20 1d       	sub	sp,4
80006078:	18 98       	mov	r8,r12
8000607a:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
8000607e:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80006082:	58 28       	cp.w	r8,2
80006084:	c0 31       	brne	8000608a <osc_enable+0x1a>
		osc_priv_enable_osc32();
		break;
#endif

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80006086:	f0 1f 00 03 	mcall	80006090 <osc_enable+0x20>

	default:
		/* unhandled_case(id); */
		break;
	}
}
8000608a:	2f fd       	sub	sp,-4
8000608c:	e3 cd 80 80 	ldm	sp++,r7,pc
80006090:	80 00       	ld.sh	r0,r0[0x0]
80006092:	5f c8       	srvs	r8

80006094 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint8_t id)
{
80006094:	eb cd 40 80 	pushm	r7,lr
80006098:	1a 97       	mov	r7,sp
8000609a:	20 1d       	sub	sp,4
8000609c:	18 98       	mov	r8,r12
8000609e:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
800060a2:	ef 38 ff fc 	ld.ub	r8,r7[-4]
800060a6:	58 28       	cp.w	r8,2
800060a8:	c0 40       	breq	800060b0 <osc_is_ready+0x1c>
800060aa:	58 38       	cp.w	r8,3
800060ac:	c0 a0       	breq	800060c0 <osc_is_ready+0x2c>
800060ae:	c0 b8       	rjmp	800060c4 <osc_is_ready+0x30>
	case OSC_ID_OSC32:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC32RDY));
#endif

	case OSC_ID_RC120M:
		return !!(AVR32_SCIF.rc120mcr & (1 << AVR32_SCIF_RC120MCR_EN));
800060b0:	fe 78 58 00 	mov	r8,-43008
800060b4:	71 18       	ld.w	r8,r8[0x44]
800060b6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800060ba:	5f 18       	srne	r8
800060bc:	5c 58       	castu.b	r8
800060be:	c0 48       	rjmp	800060c6 <osc_is_ready+0x32>

	case OSC_ID_RCSYS:
		/* RCSYS is always ready */
		return true;
800060c0:	30 18       	mov	r8,1
800060c2:	c0 28       	rjmp	800060c6 <osc_is_ready+0x32>

	default:
		/* unhandled_case(id); */
		return false;
800060c4:	30 08       	mov	r8,0
	}
}
800060c6:	10 9c       	mov	r12,r8
800060c8:	2f fd       	sub	sp,-4
800060ca:	e3 cd 80 80 	ldm	sp++,r7,pc
800060ce:	d7 03       	nop

800060d0 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
800060d0:	eb cd 40 80 	pushm	r7,lr
800060d4:	1a 97       	mov	r7,sp
800060d6:	20 1d       	sub	sp,4
800060d8:	18 98       	mov	r8,r12
800060da:	ef 68 ff fc 	st.b	r7[-4],r8
	while (!osc_is_ready(id)) {
800060de:	ef 38 ff fc 	ld.ub	r8,r7[-4]
800060e2:	10 9c       	mov	r12,r8
800060e4:	f0 1f 00 05 	mcall	800060f8 <osc_wait_ready+0x28>
800060e8:	18 98       	mov	r8,r12
800060ea:	ec 18 00 01 	eorl	r8,0x1
800060ee:	5c 58       	castu.b	r8
800060f0:	cf 71       	brne	800060de <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
800060f2:	2f fd       	sub	sp,-4
800060f4:	e3 cd 80 80 	ldm	sp++,r7,pc
800060f8:	80 00       	ld.sh	r0,r0[0x0]
800060fa:	60 94       	ld.w	r4,r0[0x24]

800060fc <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800060fc:	eb cd 40 80 	pushm	r7,lr
80006100:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80006102:	e0 68 0e 00 	mov	r8,3584
80006106:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
8000610a:	10 9c       	mov	r12,r8
8000610c:	e3 cd 80 80 	ldm	sp++,r7,pc

80006110 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80006110:	eb cd 40 80 	pushm	r7,lr
80006114:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80006116:	f0 1f 00 04 	mcall	80006124 <sysclk_get_cpu_hz+0x14>
8000611a:	18 98       	mov	r8,r12
8000611c:	a3 88       	lsr	r8,0x2
}
8000611e:	10 9c       	mov	r12,r8
80006120:	e3 cd 80 80 	ldm	sp++,r7,pc
80006124:	80 00       	ld.sh	r0,r0[0x0]
80006126:	60 fc       	ld.w	r12,r0[0x3c]

80006128 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80006128:	eb cd 40 80 	pushm	r7,lr
8000612c:	1a 97       	mov	r7,sp
8000612e:	20 4d       	sub	sp,16
80006130:	ef 4c ff f4 	st.w	r7[-12],r12
80006134:	ef 4b ff f0 	st.w	r7[-16],r11
	irqflags_t flags;
	uint32_t   mask;

	flags = cpu_irq_save();
80006138:	f0 1f 00 1a 	mcall	800061a0 <sysclk_priv_enable_module+0x78>
8000613c:	18 98       	mov	r8,r12
8000613e:	ef 48 ff f8 	st.w	r7[-8],r8

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80006142:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006146:	a3 68       	lsl	r8,0x2
80006148:	e0 28 eb e0 	sub	r8,60384
8000614c:	70 08       	ld.w	r8,r8[0x0]
8000614e:	ef 48 ff fc 	st.w	r7[-4],r8
	mask |= 1U << module_index;
80006152:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006156:	30 19       	mov	r9,1
80006158:	f2 08 09 48 	lsl	r8,r9,r8
8000615c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006160:	f3 e8 10 08 	or	r8,r9,r8
80006164:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80006168:	fe 78 14 00 	mov	r8,-60416
8000616c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006170:	f2 0a 15 02 	lsl	r10,r9,0x2
80006174:	32 09       	mov	r9,32
80006176:	ea 19 aa 00 	orh	r9,0xaa00
8000617a:	f4 09 00 09 	add	r9,r10,r9
8000617e:	f1 49 00 58 	st.w	r8[88],r9
	*(&AVR32_PM.cpumask + bus_id) = mask;
80006182:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006186:	a3 68       	lsl	r8,0x2
80006188:	e0 28 eb e0 	sub	r8,60384
8000618c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006190:	91 09       	st.w	r8[0x0],r9

	cpu_irq_restore(flags);
80006192:	ee fc ff f8 	ld.w	r12,r7[-8]
80006196:	f0 1f 00 04 	mcall	800061a4 <sysclk_priv_enable_module+0x7c>
}
8000619a:	2f cd       	sub	sp,-16
8000619c:	e3 cd 80 80 	ldm	sp++,r7,pc
800061a0:	80 00       	ld.sh	r0,r0[0x0]
800061a2:	60 08       	ld.w	r8,r0[0x0]
800061a4:	80 00       	ld.sh	r0,r0[0x0]
800061a6:	60 48       	ld.w	r8,r0[0x10]

800061a8 <sysclk_set_prescalers>:
 * \param pba_shift The PBA clock will be divided by \f$2^{pba\_shift}\f$
 * \param pbb_shift The PBB clock will be divided by \f$2^{pbb\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift)
{
800061a8:	eb cd 40 80 	pushm	r7,lr
800061ac:	1a 97       	mov	r7,sp
800061ae:	20 7d       	sub	sp,28
800061b0:	ef 4c ff ec 	st.w	r7[-20],r12
800061b4:	ef 4b ff e8 	st.w	r7[-24],r11
800061b8:	ef 4a ff e4 	st.w	r7[-28],r10
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
800061bc:	30 08       	mov	r8,0
800061be:	ef 48 ff f4 	st.w	r7[-12],r8
	uint32_t   pba_cksel = 0;
800061c2:	30 08       	mov	r8,0
800061c4:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t   pbb_cksel = 0;
800061c8:	30 08       	mov	r8,0
800061ca:	ef 48 ff fc 	st.w	r7[-4],r8

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
800061ce:	ee f8 ff ec 	ld.w	r8,r7[-20]
800061d2:	58 08       	cp.w	r8,0
800061d4:	c0 70       	breq	800061e2 <sysclk_set_prescalers+0x3a>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_OFFSET)
800061d6:	ee f8 ff ec 	ld.w	r8,r7[-20]
800061da:	20 18       	sub	r8,1
800061dc:	a7 b8       	sbr	r8,0x7
800061de:	ef 48 ff f4 	st.w	r7[-12],r8
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
800061e2:	ee f8 ff e8 	ld.w	r8,r7[-24]
800061e6:	58 08       	cp.w	r8,0
800061e8:	c0 70       	breq	800061f6 <sysclk_set_prescalers+0x4e>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_OFFSET)
800061ea:	ee f8 ff e8 	ld.w	r8,r7[-24]
800061ee:	20 18       	sub	r8,1
800061f0:	a7 b8       	sbr	r8,0x7
800061f2:	ef 48 ff f8 	st.w	r7[-8],r8
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
800061f6:	ee f8 ff e4 	ld.w	r8,r7[-28]
800061fa:	58 08       	cp.w	r8,0
800061fc:	c0 70       	breq	8000620a <sysclk_set_prescalers+0x62>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_OFFSET)
800061fe:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006202:	20 18       	sub	r8,1
80006204:	a7 b8       	sbr	r8,0x7
80006206:	ef 48 ff fc 	st.w	r7[-4],r8
				| (1U << AVR32_PM_PBBDIV);

	flags = cpu_irq_save();
8000620a:	f0 1f 00 19 	mcall	8000626c <sysclk_set_prescalers+0xc4>
8000620e:	18 98       	mov	r8,r12
80006210:	ef 48 ff f0 	st.w	r7[-16],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80006214:	fe 78 14 00 	mov	r8,-60416
80006218:	30 49       	mov	r9,4
8000621a:	ea 19 aa 00 	orh	r9,0xaa00
8000621e:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.cpusel = cpu_cksel;
80006222:	fe 78 14 00 	mov	r8,-60416
80006226:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000622a:	91 19       	st.w	r8[0x4],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
8000622c:	fe 78 14 00 	mov	r8,-60416
80006230:	30 c9       	mov	r9,12
80006232:	ea 19 aa 00 	orh	r9,0xaa00
80006236:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbasel = pba_cksel;
8000623a:	fe 78 14 00 	mov	r8,-60416
8000623e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006242:	91 39       	st.w	r8[0xc],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80006244:	fe 78 14 00 	mov	r8,-60416
80006248:	31 09       	mov	r9,16
8000624a:	ea 19 aa 00 	orh	r9,0xaa00
8000624e:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbbsel = pbb_cksel;
80006252:	fe 78 14 00 	mov	r8,-60416
80006256:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000625a:	91 49       	st.w	r8[0x10],r9
	cpu_irq_restore(flags);
8000625c:	ee fc ff f0 	ld.w	r12,r7[-16]
80006260:	f0 1f 00 04 	mcall	80006270 <sysclk_set_prescalers+0xc8>
}
80006264:	2f 9d       	sub	sp,-28
80006266:	e3 cd 80 80 	ldm	sp++,r7,pc
8000626a:	00 00       	add	r0,r0
8000626c:	80 00       	ld.sh	r0,r0[0x0]
8000626e:	60 08       	ld.w	r8,r0[0x0]
80006270:	80 00       	ld.sh	r0,r0[0x0]
80006272:	60 48       	ld.w	r8,r0[0x10]

80006274 <sysclk_set_source>:
 *
 * \param src The new system clock source. Must be one of the constants
 * from the <em>System Clock Sources</em> section.
 */
void sysclk_set_source(uint_fast8_t src)
{
80006274:	eb cd 40 80 	pushm	r7,lr
80006278:	1a 97       	mov	r7,sp
8000627a:	20 2d       	sub	sp,8
8000627c:	ef 4c ff f8 	st.w	r7[-8],r12
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL1);

	flags = cpu_irq_save();
80006280:	f0 1f 00 0c 	mcall	800062b0 <sysclk_set_source+0x3c>
80006284:	18 98       	mov	r8,r12
80006286:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
8000628a:	fe 78 14 00 	mov	r8,-60416
8000628e:	fc 19 aa 00 	movh	r9,0xaa00
80006292:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.mcctrl = src;
80006296:	fe 78 14 00 	mov	r8,-60416
8000629a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000629e:	91 09       	st.w	r8[0x0],r9
	cpu_irq_restore(flags);
800062a0:	ee fc ff fc 	ld.w	r12,r7[-4]
800062a4:	f0 1f 00 04 	mcall	800062b4 <sysclk_set_source+0x40>
}
800062a8:	2f ed       	sub	sp,-8
800062aa:	e3 cd 80 80 	ldm	sp++,r7,pc
800062ae:	00 00       	add	r0,r0
800062b0:	80 00       	ld.sh	r0,r0[0x0]
800062b2:	60 08       	ld.w	r8,r0[0x0]
800062b4:	80 00       	ld.sh	r0,r0[0x0]
800062b6:	60 48       	ld.w	r8,r0[0x10]

800062b8 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
800062b8:	eb cd 40 80 	pushm	r7,lr
800062bc:	1a 97       	mov	r7,sp
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
800062be:	30 2a       	mov	r10,2
800062c0:	30 2b       	mov	r11,2
800062c2:	30 2c       	mov	r12,2
800062c4:	f0 1f 00 0a 	mcall	800062ec <sysclk_init+0x34>
		sysclk_set_source(SYSCLK_SRC_PLL1);
		break;
	}
#endif
	case SYSCLK_SRC_RC120M:
		osc_enable(OSC_ID_RC120M);
800062c8:	30 2c       	mov	r12,2
800062ca:	f0 1f 00 0a 	mcall	800062f0 <sysclk_init+0x38>
		osc_wait_ready(OSC_ID_RC120M);
800062ce:	30 2c       	mov	r12,2
800062d0:	f0 1f 00 09 	mcall	800062f4 <sysclk_init+0x3c>
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
800062d4:	f0 1f 00 09 	mcall	800062f8 <sysclk_init+0x40>
800062d8:	18 98       	mov	r8,r12
800062da:	10 9c       	mov	r12,r8
800062dc:	f0 1f 00 08 	mcall	800062fc <sysclk_init+0x44>
		sysclk_set_source(SYSCLK_SRC_RC120M);
800062e0:	30 4c       	mov	r12,4
800062e2:	f0 1f 00 08 	mcall	80006300 <sysclk_init+0x48>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
800062e6:	e3 cd 80 80 	ldm	sp++,r7,pc
800062ea:	00 00       	add	r0,r0
800062ec:	80 00       	ld.sh	r0,r0[0x0]
800062ee:	61 a8       	ld.w	r8,r0[0x68]
800062f0:	80 00       	ld.sh	r0,r0[0x0]
800062f2:	60 70       	ld.w	r0,r0[0x1c]
800062f4:	80 00       	ld.sh	r0,r0[0x0]
800062f6:	60 d0       	ld.w	r0,r0[0x34]
800062f8:	80 00       	ld.sh	r0,r0[0x0]
800062fa:	61 10       	ld.w	r0,r0[0x44]
800062fc:	80 00       	ld.sh	r0,r0[0x0]
800062fe:	28 58       	sub	r8,-123
80006300:	80 00       	ld.sh	r0,r0[0x0]
80006302:	62 74       	ld.w	r4,r1[0x1c]

80006304 <spi_initSlave>:
}

spi_status_t spi_initSlave(volatile avr32_spi_t *spi,
		uint8_t bits,
		uint8_t spi_mode)
{
80006304:	eb cd 40 80 	pushm	r7,lr
80006308:	1a 97       	mov	r7,sp
8000630a:	20 3d       	sub	sp,12
8000630c:	ef 4c ff fc 	st.w	r7[-4],r12
80006310:	16 99       	mov	r9,r11
80006312:	14 98       	mov	r8,r10
80006314:	ef 69 ff f8 	st.b	r7[-8],r9
80006318:	ef 68 ff f4 	st.b	r7[-12],r8
	if (spi_mode > 3 ||
8000631c:	ef 39 ff f4 	ld.ub	r9,r7[-12]
80006320:	30 38       	mov	r8,3
80006322:	f0 09 18 00 	cp.b	r9,r8
80006326:	e0 8b 00 10 	brhi	80006346 <spi_initSlave+0x42>
8000632a:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000632e:	30 78       	mov	r8,7
80006330:	f0 09 18 00 	cp.b	r9,r8
80006334:	e0 88 00 09 	brls	80006346 <spi_initSlave+0x42>
80006338:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000633c:	31 08       	mov	r8,16
8000633e:	f0 09 18 00 	cp.b	r9,r8
80006342:	e0 88 00 04 	brls	8000634a <spi_initSlave+0x46>
			bits < 8 || bits > 16) {
		return SPI_ERROR_ARGUMENT;
80006346:	30 28       	mov	r8,2
80006348:	c1 f8       	rjmp	80006386 <spi_initSlave+0x82>
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
8000634a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000634e:	e0 69 00 80 	mov	r9,128
80006352:	91 09       	st.w	r8[0x0],r9

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80006354:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80006358:	a1 98       	lsr	r8,0x1
8000635a:	5c 58       	castu.b	r8
8000635c:	10 99       	mov	r9,r8
			(((spi_mode &
8000635e:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80006362:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006366:	c0 31       	brne	8000636c <spi_initSlave+0x68>
80006368:	30 28       	mov	r8,2
8000636a:	c0 28       	rjmp	8000636e <spi_initSlave+0x6a>
8000636c:	30 08       	mov	r8,0
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
8000636e:	10 49       	or	r9,r8
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);
80006370:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006374:	20 88       	sub	r8,8
80006376:	a5 68       	lsl	r8,0x4

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80006378:	f3 e8 10 08 	or	r8,r9,r8
8000637c:	10 99       	mov	r9,r8
8000637e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006382:	91 c9       	st.w	r8[0x30],r9
			(((spi_mode &
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);

	return SPI_OK;
80006384:	30 08       	mov	r8,0
}
80006386:	10 9c       	mov	r12,r8
80006388:	2f dd       	sub	sp,-12
8000638a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000638e <spi_enable>:

	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
8000638e:	eb cd 40 80 	pushm	r7,lr
80006392:	1a 97       	mov	r7,sp
80006394:	20 1d       	sub	sp,4
80006396:	ef 4c ff fc 	st.w	r7[-4],r12
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
8000639a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000639e:	30 19       	mov	r9,1
800063a0:	91 09       	st.w	r8[0x0],r9
}
800063a2:	2f fd       	sub	sp,-4
800063a4:	e3 cd 80 80 	ldm	sp++,r7,pc

800063a8 <cpu_irq_save>:
800063a8:	eb cd 40 80 	pushm	r7,lr
800063ac:	1a 97       	mov	r7,sp
800063ae:	20 1d       	sub	sp,4
800063b0:	e1 b8 00 00 	mfsr	r8,0x0
800063b4:	ef 48 ff fc 	st.w	r7[-4],r8
800063b8:	d3 03       	ssrf	0x10
800063ba:	ee f8 ff fc 	ld.w	r8,r7[-4]
800063be:	10 9c       	mov	r12,r8
800063c0:	2f fd       	sub	sp,-4
800063c2:	e3 cd 80 80 	ldm	sp++,r7,pc

800063c6 <cpu_irq_is_enabled_flags>:
800063c6:	eb cd 40 80 	pushm	r7,lr
800063ca:	1a 97       	mov	r7,sp
800063cc:	20 1d       	sub	sp,4
800063ce:	ef 4c ff fc 	st.w	r7[-4],r12
800063d2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800063d6:	e6 18 00 01 	andh	r8,0x1,COH
800063da:	5f 08       	sreq	r8
800063dc:	5c 58       	castu.b	r8
800063de:	10 9c       	mov	r12,r8
800063e0:	2f fd       	sub	sp,-4
800063e2:	e3 cd 80 80 	ldm	sp++,r7,pc
800063e6:	d7 03       	nop

800063e8 <cpu_irq_restore>:
800063e8:	eb cd 40 80 	pushm	r7,lr
800063ec:	1a 97       	mov	r7,sp
800063ee:	20 1d       	sub	sp,4
800063f0:	ef 4c ff fc 	st.w	r7[-4],r12
800063f4:	ee fc ff fc 	ld.w	r12,r7[-4]
800063f8:	f0 1f 00 05 	mcall	8000640c <cpu_irq_restore+0x24>
800063fc:	18 98       	mov	r8,r12
800063fe:	58 08       	cp.w	r8,0
80006400:	c0 20       	breq	80006404 <cpu_irq_restore+0x1c>
80006402:	d5 03       	csrf	0x10
80006404:	2f fd       	sub	sp,-4
80006406:	e3 cd 80 80 	ldm	sp++,r7,pc
8000640a:	00 00       	add	r0,r0
8000640c:	80 00       	ld.sh	r0,r0[0x0]
8000640e:	63 c6       	ld.w	r6,r1[0x70]

80006410 <twim_master_interrupt_handler>:
80006410:	eb cd 40 80 	pushm	r7,lr
80006414:	1a 97       	mov	r7,sp
80006416:	20 1d       	sub	sp,4
80006418:	4c 68       	lddpc	r8,80006530 <twim_master_interrupt_handler+0x120>
8000641a:	70 08       	ld.w	r8,r8[0x0]
8000641c:	70 79       	ld.w	r9,r8[0x1c]
8000641e:	4c 68       	lddpc	r8,80006534 <twim_master_interrupt_handler+0x124>
80006420:	70 08       	ld.w	r8,r8[0x0]
80006422:	f3 e8 00 08 	and	r8,r9,r8
80006426:	ef 48 ff fc 	st.w	r7[-4],r8
8000642a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000642e:	e2 18 07 00 	andl	r8,0x700,COH
80006432:	c1 e0       	breq	8000646e <twim_master_interrupt_handler+0x5e>
80006434:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006438:	e2 18 03 00 	andl	r8,0x300,COH
8000643c:	c0 30       	breq	80006442 <twim_master_interrupt_handler+0x32>
8000643e:	3f c8       	mov	r8,-4
80006440:	c0 28       	rjmp	80006444 <twim_master_interrupt_handler+0x34>
80006442:	3f e8       	mov	r8,-2
80006444:	4b d9       	lddpc	r9,80006538 <twim_master_interrupt_handler+0x128>
80006446:	93 08       	st.w	r9[0x0],r8
80006448:	4b a8       	lddpc	r8,80006530 <twim_master_interrupt_handler+0x120>
8000644a:	70 09       	ld.w	r9,r8[0x0]
8000644c:	72 38       	ld.w	r8,r9[0xc]
8000644e:	30 0a       	mov	r10,0
80006450:	f1 da d1 e1 	bfins	r8,r10,0xf,0x1
80006454:	93 38       	st.w	r9[0xc],r8
80006456:	4b 78       	lddpc	r8,80006530 <twim_master_interrupt_handler+0x120>
80006458:	70 08       	ld.w	r8,r8[0x0]
8000645a:	3f f9       	mov	r9,-1
8000645c:	91 b9       	st.w	r8[0x2c],r9
8000645e:	4b 58       	lddpc	r8,80006530 <twim_master_interrupt_handler+0x120>
80006460:	70 08       	ld.w	r8,r8[0x0]
80006462:	3f f9       	mov	r9,-1
80006464:	91 99       	st.w	r8[0x24],r9
80006466:	4b 69       	lddpc	r9,8000653c <twim_master_interrupt_handler+0x12c>
80006468:	30 08       	mov	r8,0
8000646a:	b2 88       	st.b	r9[0x0],r8
8000646c:	c5 e8       	rjmp	80006528 <twim_master_interrupt_handler+0x118>
8000646e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006472:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006476:	5c 58       	castu.b	r8
80006478:	c2 00       	breq	800064b8 <twim_master_interrupt_handler+0xa8>
8000647a:	4b 28       	lddpc	r8,80006540 <twim_master_interrupt_handler+0x130>
8000647c:	70 09       	ld.w	r9,r8[0x0]
8000647e:	4a d8       	lddpc	r8,80006530 <twim_master_interrupt_handler+0x120>
80006480:	70 08       	ld.w	r8,r8[0x0]
80006482:	70 58       	ld.w	r8,r8[0x14]
80006484:	5c 58       	castu.b	r8
80006486:	b2 88       	st.b	r9[0x0],r8
80006488:	4a e8       	lddpc	r8,80006540 <twim_master_interrupt_handler+0x130>
8000648a:	70 08       	ld.w	r8,r8[0x0]
8000648c:	f0 c9 ff ff 	sub	r9,r8,-1
80006490:	4a c8       	lddpc	r8,80006540 <twim_master_interrupt_handler+0x130>
80006492:	91 09       	st.w	r8[0x0],r9
80006494:	4a c8       	lddpc	r8,80006544 <twim_master_interrupt_handler+0x134>
80006496:	70 08       	ld.w	r8,r8[0x0]
80006498:	f0 c9 00 01 	sub	r9,r8,1
8000649c:	4a a8       	lddpc	r8,80006544 <twim_master_interrupt_handler+0x134>
8000649e:	91 09       	st.w	r8[0x0],r9
800064a0:	4a 98       	lddpc	r8,80006544 <twim_master_interrupt_handler+0x134>
800064a2:	70 08       	ld.w	r8,r8[0x0]
800064a4:	58 08       	cp.w	r8,0
800064a6:	c4 11       	brne	80006528 <twim_master_interrupt_handler+0x118>
800064a8:	4a 28       	lddpc	r8,80006530 <twim_master_interrupt_handler+0x120>
800064aa:	70 08       	ld.w	r8,r8[0x0]
800064ac:	30 19       	mov	r9,1
800064ae:	91 99       	st.w	r8[0x24],r9
800064b0:	4a 39       	lddpc	r9,8000653c <twim_master_interrupt_handler+0x12c>
800064b2:	30 08       	mov	r8,0
800064b4:	b2 88       	st.b	r9[0x0],r8
800064b6:	c3 98       	rjmp	80006528 <twim_master_interrupt_handler+0x118>
800064b8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800064bc:	e2 18 00 02 	andl	r8,0x2,COH
800064c0:	c3 40       	breq	80006528 <twim_master_interrupt_handler+0x118>
800064c2:	4a 28       	lddpc	r8,80006548 <twim_master_interrupt_handler+0x138>
800064c4:	70 08       	ld.w	r8,r8[0x0]
800064c6:	58 08       	cp.w	r8,0
800064c8:	c0 91       	brne	800064da <twim_master_interrupt_handler+0xca>
800064ca:	49 a8       	lddpc	r8,80006530 <twim_master_interrupt_handler+0x120>
800064cc:	70 08       	ld.w	r8,r8[0x0]
800064ce:	30 29       	mov	r9,2
800064d0:	91 99       	st.w	r8[0x24],r9
800064d2:	49 b9       	lddpc	r9,8000653c <twim_master_interrupt_handler+0x12c>
800064d4:	30 08       	mov	r8,0
800064d6:	b2 88       	st.b	r9[0x0],r8
800064d8:	c2 88       	rjmp	80006528 <twim_master_interrupt_handler+0x118>
800064da:	49 68       	lddpc	r8,80006530 <twim_master_interrupt_handler+0x120>
800064dc:	70 0a       	ld.w	r10,r8[0x0]
800064de:	49 c8       	lddpc	r8,8000654c <twim_master_interrupt_handler+0x13c>
800064e0:	70 08       	ld.w	r8,r8[0x0]
800064e2:	11 89       	ld.ub	r9,r8[0x0]
800064e4:	5c 59       	castu.b	r9
800064e6:	95 69       	st.w	r10[0x18],r9
800064e8:	f0 c9 ff ff 	sub	r9,r8,-1
800064ec:	49 88       	lddpc	r8,8000654c <twim_master_interrupt_handler+0x13c>
800064ee:	91 09       	st.w	r8[0x0],r9
800064f0:	49 68       	lddpc	r8,80006548 <twim_master_interrupt_handler+0x138>
800064f2:	70 08       	ld.w	r8,r8[0x0]
800064f4:	f0 c9 00 01 	sub	r9,r8,1
800064f8:	49 48       	lddpc	r8,80006548 <twim_master_interrupt_handler+0x138>
800064fa:	91 09       	st.w	r8[0x0],r9
800064fc:	49 38       	lddpc	r8,80006548 <twim_master_interrupt_handler+0x138>
800064fe:	70 08       	ld.w	r8,r8[0x0]
80006500:	58 08       	cp.w	r8,0
80006502:	c1 31       	brne	80006528 <twim_master_interrupt_handler+0x118>
80006504:	48 e8       	lddpc	r8,8000653c <twim_master_interrupt_handler+0x12c>
80006506:	11 88       	ld.ub	r8,r8[0x0]
80006508:	5c 58       	castu.b	r8
8000650a:	c0 f0       	breq	80006528 <twim_master_interrupt_handler+0x118>
8000650c:	48 c9       	lddpc	r9,8000653c <twim_master_interrupt_handler+0x12c>
8000650e:	30 08       	mov	r8,0
80006510:	b2 88       	st.b	r9[0x0],r8
80006512:	49 08       	lddpc	r8,80006550 <twim_master_interrupt_handler+0x140>
80006514:	70 08       	ld.w	r8,r8[0x0]
80006516:	70 39       	ld.w	r9,r8[0xc]
80006518:	48 c8       	lddpc	r8,80006548 <twim_master_interrupt_handler+0x138>
8000651a:	91 09       	st.w	r8[0x0],r9
8000651c:	48 d8       	lddpc	r8,80006550 <twim_master_interrupt_handler+0x140>
8000651e:	70 08       	ld.w	r8,r8[0x0]
80006520:	70 28       	ld.w	r8,r8[0x8]
80006522:	10 99       	mov	r9,r8
80006524:	48 a8       	lddpc	r8,8000654c <twim_master_interrupt_handler+0x13c>
80006526:	91 09       	st.w	r8[0x0],r9
80006528:	2f fd       	sub	sp,-4
8000652a:	e3 cd 40 80 	ldm	sp++,r7,lr
8000652e:	d6 03       	rete
80006530:	00 00       	add	r0,r0
80006532:	05 3c       	ld.ub	r12,r2++
80006534:	00 00       	add	r0,r0
80006536:	05 54       	ld.sh	r4,--r2
80006538:	00 00       	add	r0,r0
8000653a:	05 48       	ld.w	r8,--r2
8000653c:	00 00       	add	r0,r0
8000653e:	05 5c       	ld.sh	r12,--r2
80006540:	00 00       	add	r0,r0
80006542:	05 44       	ld.w	r4,--r2
80006544:	00 00       	add	r0,r0
80006546:	05 50       	ld.sh	r0,--r2
80006548:	00 00       	add	r0,r0
8000654a:	05 4c       	ld.w	r12,--r2
8000654c:	00 00       	add	r0,r0
8000654e:	05 40       	ld.w	r0,--r2
80006550:	00 00       	add	r0,r0
80006552:	05 58       	ld.sh	r8,--r2

80006554 <twim_set_speed>:
80006554:	eb cd 40 80 	pushm	r7,lr
80006558:	1a 97       	mov	r7,sp
8000655a:	20 5d       	sub	sp,20
8000655c:	ef 4c ff f4 	st.w	r7[-12],r12
80006560:	ef 4b ff f0 	st.w	r7[-16],r11
80006564:	ef 4a ff ec 	st.w	r7[-20],r10
80006568:	30 08       	mov	r8,0
8000656a:	ef 68 ff ff 	st.b	r7[-1],r8
8000656e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006572:	ee f9 ff f0 	ld.w	r9,r7[-16]
80006576:	f0 09 0d 08 	divu	r8,r8,r9
8000657a:	a1 98       	lsr	r8,0x1
8000657c:	ef 48 ff f8 	st.w	r7[-8],r8
80006580:	c0 b8       	rjmp	80006596 <twim_set_speed+0x42>
80006582:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80006586:	2f f8       	sub	r8,-1
80006588:	ef 68 ff ff 	st.b	r7[-1],r8
8000658c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006590:	a1 98       	lsr	r8,0x1
80006592:	ef 48 ff f8 	st.w	r7[-8],r8
80006596:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000659a:	e0 48 00 ff 	cp.w	r8,255
8000659e:	e0 88 00 09 	brls	800065b0 <twim_set_speed+0x5c>
800065a2:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800065a6:	30 78       	mov	r8,7
800065a8:	f0 09 18 00 	cp.b	r9,r8
800065ac:	fe 98 ff eb 	brls	80006582 <twim_set_speed+0x2e>
800065b0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800065b4:	30 78       	mov	r8,7
800065b6:	f0 09 18 00 	cp.b	r9,r8
800065ba:	e0 88 00 04 	brls	800065c2 <twim_set_speed+0x6e>
800065be:	3f 88       	mov	r8,-8
800065c0:	c1 a8       	rjmp	800065f4 <twim_set_speed+0xa0>
800065c2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800065c6:	f0 09 16 01 	lsr	r9,r8,0x1
800065ca:	ee f8 ff f8 	ld.w	r8,r7[-8]
800065ce:	a1 98       	lsr	r8,0x1
800065d0:	ee fa ff f8 	ld.w	r10,r7[-8]
800065d4:	f4 08 01 08 	sub	r8,r10,r8
800065d8:	a9 68       	lsl	r8,0x8
800065da:	10 49       	or	r9,r8
800065dc:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800065e0:	bd 68       	lsl	r8,0x1c
800065e2:	10 49       	or	r9,r8
800065e4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800065e8:	b1 68       	lsl	r8,0x10
800065ea:	10 49       	or	r9,r8
800065ec:	ee f8 ff f4 	ld.w	r8,r7[-12]
800065f0:	91 19       	st.w	r8[0x4],r9
800065f2:	30 08       	mov	r8,0
800065f4:	10 9c       	mov	r12,r8
800065f6:	2f bd       	sub	sp,-20
800065f8:	e3 cd 80 80 	ldm	sp++,r7,pc

800065fc <twim_master_init>:
800065fc:	eb cd 40 80 	pushm	r7,lr
80006600:	1a 97       	mov	r7,sp
80006602:	20 4d       	sub	sp,16
80006604:	ef 4c ff f4 	st.w	r7[-12],r12
80006608:	ef 4b ff f0 	st.w	r7[-16],r11
8000660c:	e1 b8 00 00 	mfsr	r8,0x0
80006610:	10 9c       	mov	r12,r8
80006612:	f0 1f 00 37 	mcall	800066ec <twim_master_init+0xf0>
80006616:	18 98       	mov	r8,r12
80006618:	ef 68 ff fb 	st.b	r7[-5],r8
8000661c:	4b 58       	lddpc	r8,800066f0 <twim_master_init+0xf4>
8000661e:	30 09       	mov	r9,0
80006620:	91 09       	st.w	r8[0x0],r9
80006622:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80006626:	30 08       	mov	r8,0
80006628:	f0 09 18 00 	cp.b	r9,r8
8000662c:	c0 20       	breq	80006630 <twim_master_init+0x34>
8000662e:	d3 03       	ssrf	0x10
80006630:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006634:	3f f9       	mov	r9,-1
80006636:	91 99       	st.w	r8[0x24],r9
80006638:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000663c:	30 19       	mov	r9,1
8000663e:	91 09       	st.w	r8[0x0],r9
80006640:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006644:	e0 69 00 80 	mov	r9,128
80006648:	91 09       	st.w	r8[0x0],r9
8000664a:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000664e:	30 08       	mov	r8,0
80006650:	f0 09 18 00 	cp.b	r9,r8
80006654:	c0 20       	breq	80006658 <twim_master_init+0x5c>
80006656:	d5 03       	csrf	0x10
80006658:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000665c:	3f f9       	mov	r9,-1
8000665e:	91 b9       	st.w	r8[0x2c],r9
80006660:	f0 1f 00 25 	mcall	800066f4 <twim_master_init+0xf8>
80006664:	18 98       	mov	r8,r12
80006666:	ef 48 ff fc 	st.w	r7[-4],r8
8000666a:	30 2a       	mov	r10,2
8000666c:	e0 6b 01 40 	mov	r11,320
80006670:	4a 2c       	lddpc	r12,800066f8 <twim_master_init+0xfc>
80006672:	f0 1f 00 23 	mcall	800066fc <twim_master_init+0x100>
80006676:	ee fc ff fc 	ld.w	r12,r7[-4]
8000667a:	f0 1f 00 22 	mcall	80006700 <twim_master_init+0x104>
8000667e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006682:	f1 38 00 0c 	ld.ub	r8,r8[12]
80006686:	58 08       	cp.w	r8,0
80006688:	c0 90       	breq	8000669a <twim_master_init+0x9e>
8000668a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000668e:	31 09       	mov	r9,16
80006690:	91 09       	st.w	r8[0x0],r9
80006692:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006696:	3f f9       	mov	r9,-1
80006698:	91 29       	st.w	r8[0x8],r9
8000669a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000669e:	70 09       	ld.w	r9,r8[0x0]
800066a0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800066a4:	70 18       	ld.w	r8,r8[0x4]
800066a6:	12 9a       	mov	r10,r9
800066a8:	10 9b       	mov	r11,r8
800066aa:	ee fc ff f4 	ld.w	r12,r7[-12]
800066ae:	f0 1f 00 16 	mcall	80006704 <twim_master_init+0x108>
800066b2:	18 98       	mov	r8,r12
800066b4:	5b 88       	cp.w	r8,-8
800066b6:	c0 31       	brne	800066bc <twim_master_init+0xc0>
800066b8:	3f 88       	mov	r8,-8
800066ba:	c1 48       	rjmp	800066e2 <twim_master_init+0xe6>
800066bc:	ee f8 ff f0 	ld.w	r8,r7[-16]
800066c0:	70 28       	ld.w	r8,r8[0x8]
800066c2:	10 9b       	mov	r11,r8
800066c4:	ee fc ff f4 	ld.w	r12,r7[-12]
800066c8:	f0 1f 00 10 	mcall	80006708 <twim_master_init+0x10c>
800066cc:	48 98       	lddpc	r8,800066f0 <twim_master_init+0xf4>
800066ce:	70 08       	ld.w	r8,r8[0x0]
800066d0:	5b c8       	cp.w	r8,-4
800066d2:	c0 50       	breq	800066dc <twim_master_init+0xe0>
800066d4:	48 78       	lddpc	r8,800066f0 <twim_master_init+0xf4>
800066d6:	70 08       	ld.w	r8,r8[0x0]
800066d8:	5b e8       	cp.w	r8,-2
800066da:	c0 31       	brne	800066e0 <twim_master_init+0xe4>
800066dc:	3f f8       	mov	r8,-1
800066de:	c0 28       	rjmp	800066e2 <twim_master_init+0xe6>
800066e0:	30 08       	mov	r8,0
800066e2:	10 9c       	mov	r12,r8
800066e4:	2f cd       	sub	sp,-16
800066e6:	e3 cd 80 80 	ldm	sp++,r7,pc
800066ea:	00 00       	add	r0,r0
800066ec:	80 00       	ld.sh	r0,r0[0x0]
800066ee:	63 c6       	ld.w	r6,r1[0x70]
800066f0:	00 00       	add	r0,r0
800066f2:	05 48       	ld.w	r8,--r2
800066f4:	80 00       	ld.sh	r0,r0[0x0]
800066f6:	63 a8       	ld.w	r8,r1[0x68]
800066f8:	80 00       	ld.sh	r0,r0[0x0]
800066fa:	64 10       	ld.w	r0,r2[0x4]
800066fc:	80 00       	ld.sh	r0,r0[0x0]
800066fe:	6f 0c       	ld.w	r12,r7[0x40]
80006700:	80 00       	ld.sh	r0,r0[0x0]
80006702:	63 e8       	ld.w	r8,r1[0x78]
80006704:	80 00       	ld.sh	r0,r0[0x0]
80006706:	65 54       	ld.w	r4,r2[0x54]
80006708:	80 00       	ld.sh	r0,r0[0x0]
8000670a:	67 50       	ld.w	r0,r3[0x54]

8000670c <twim_disable_interrupt>:
8000670c:	eb cd 40 80 	pushm	r7,lr
80006710:	1a 97       	mov	r7,sp
80006712:	20 2d       	sub	sp,8
80006714:	ef 4c ff f8 	st.w	r7[-8],r12
80006718:	e1 b8 00 00 	mfsr	r8,0x0
8000671c:	10 9c       	mov	r12,r8
8000671e:	f0 1f 00 0c 	mcall	8000674c <twim_disable_interrupt+0x40>
80006722:	18 98       	mov	r8,r12
80006724:	ef 68 ff ff 	st.b	r7[-1],r8
80006728:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000672c:	30 08       	mov	r8,0
8000672e:	f0 09 18 00 	cp.b	r9,r8
80006732:	c0 20       	breq	80006736 <twim_disable_interrupt+0x2a>
80006734:	d3 03       	ssrf	0x10
80006736:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000673a:	3f f9       	mov	r9,-1
8000673c:	91 99       	st.w	r8[0x24],r9
8000673e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006742:	3f f9       	mov	r9,-1
80006744:	91 b9       	st.w	r8[0x2c],r9
80006746:	2f ed       	sub	sp,-8
80006748:	e3 cd 80 80 	ldm	sp++,r7,pc
8000674c:	80 00       	ld.sh	r0,r0[0x0]
8000674e:	63 c6       	ld.w	r6,r1[0x70]

80006750 <twim_probe>:
80006750:	eb cd 40 80 	pushm	r7,lr
80006754:	1a 97       	mov	r7,sp
80006756:	20 3d       	sub	sp,12
80006758:	ef 4c ff f8 	st.w	r7[-8],r12
8000675c:	ef 4b ff f4 	st.w	r7[-12],r11
80006760:	30 08       	mov	r8,0
80006762:	ef 68 ff fc 	st.b	r7[-4],r8
80006766:	ee cb 00 04 	sub	r11,r7,4
8000676a:	30 08       	mov	r8,0
8000676c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006770:	30 0a       	mov	r10,0
80006772:	ee fc ff f8 	ld.w	r12,r7[-8]
80006776:	f0 1f 00 04 	mcall	80006784 <twim_probe+0x34>
8000677a:	18 98       	mov	r8,r12
8000677c:	10 9c       	mov	r12,r8
8000677e:	2f dd       	sub	sp,-12
80006780:	e3 cd 80 80 	ldm	sp++,r7,pc
80006784:	80 00       	ld.sh	r0,r0[0x0]
80006786:	69 04       	ld.w	r4,r4[0x40]

80006788 <twim_read_packet>:
80006788:	eb cd 40 80 	pushm	r7,lr
8000678c:	1a 97       	mov	r7,sp
8000678e:	20 2d       	sub	sp,8
80006790:	ef 4c ff fc 	st.w	r7[-4],r12
80006794:	ef 4b ff f8 	st.w	r7[-8],r11
80006798:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000679c:	30 29       	mov	r9,2
8000679e:	91 09       	st.w	r8[0x0],r9
800067a0:	4c f8       	lddpc	r8,800068dc <twim_read_packet+0x154>
800067a2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800067a6:	91 09       	st.w	r8[0x0],r9
800067a8:	4c d8       	lddpc	r8,800068dc <twim_read_packet+0x154>
800067aa:	70 08       	ld.w	r8,r8[0x0]
800067ac:	10 9c       	mov	r12,r8
800067ae:	f0 1f 00 4d 	mcall	800068e0 <twim_read_packet+0x158>
800067b2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800067b6:	70 28       	ld.w	r8,r8[0x8]
800067b8:	10 99       	mov	r9,r8
800067ba:	4c b8       	lddpc	r8,800068e4 <twim_read_packet+0x15c>
800067bc:	91 09       	st.w	r8[0x0],r9
800067be:	ee f8 ff f8 	ld.w	r8,r7[-8]
800067c2:	70 39       	ld.w	r9,r8[0xc]
800067c4:	4c 98       	lddpc	r8,800068e8 <twim_read_packet+0x160>
800067c6:	91 09       	st.w	r8[0x0],r9
800067c8:	4c 99       	lddpc	r9,800068ec <twim_read_packet+0x164>
800067ca:	30 08       	mov	r8,0
800067cc:	b2 88       	st.b	r9[0x0],r8
800067ce:	4c 98       	lddpc	r8,800068f0 <twim_read_packet+0x168>
800067d0:	30 09       	mov	r9,0
800067d2:	91 09       	st.w	r8[0x0],r9
800067d4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800067d8:	11 f8       	ld.ub	r8,r8[0x7]
800067da:	58 08       	cp.w	r8,0
800067dc:	c3 f0       	breq	8000685a <twim_read_packet+0xd2>
800067de:	4c 08       	lddpc	r8,800068dc <twim_read_packet+0x154>
800067e0:	70 08       	ld.w	r8,r8[0x0]
800067e2:	30 19       	mov	r9,1
800067e4:	91 09       	st.w	r8[0x0],r9
800067e6:	4b e8       	lddpc	r8,800068dc <twim_read_packet+0x154>
800067e8:	70 08       	ld.w	r8,r8[0x0]
800067ea:	e0 69 00 80 	mov	r9,128
800067ee:	91 09       	st.w	r8[0x0],r9
800067f0:	4b b8       	lddpc	r8,800068dc <twim_read_packet+0x154>
800067f2:	70 08       	ld.w	r8,r8[0x0]
800067f4:	30 29       	mov	r9,2
800067f6:	91 09       	st.w	r8[0x0],r9
800067f8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800067fc:	2f c8       	sub	r8,-4
800067fe:	10 99       	mov	r9,r8
80006800:	4b d8       	lddpc	r8,800068f4 <twim_read_packet+0x16c>
80006802:	91 09       	st.w	r8[0x0],r9
80006804:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006808:	11 f8       	ld.ub	r8,r8[0x7]
8000680a:	10 99       	mov	r9,r8
8000680c:	4b b8       	lddpc	r8,800068f8 <twim_read_packet+0x170>
8000680e:	91 09       	st.w	r8[0x0],r9
80006810:	4b b8       	lddpc	r8,800068fc <twim_read_packet+0x174>
80006812:	e0 69 07 03 	mov	r9,1795
80006816:	91 09       	st.w	r8[0x0],r9
80006818:	4b 18       	lddpc	r8,800068dc <twim_read_packet+0x154>
8000681a:	70 08       	ld.w	r8,r8[0x0]
8000681c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006820:	72 09       	ld.w	r9,r9[0x0]
80006822:	f2 0a 15 01 	lsl	r10,r9,0x1
80006826:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000682a:	13 f9       	ld.ub	r9,r9[0x7]
8000682c:	b1 69       	lsl	r9,0x10
8000682e:	f5 e9 10 09 	or	r9,r10,r9
80006832:	e8 19 a0 00 	orl	r9,0xa000
80006836:	91 39       	st.w	r8[0xc],r9
80006838:	4a 98       	lddpc	r8,800068dc <twim_read_packet+0x154>
8000683a:	70 08       	ld.w	r8,r8[0x0]
8000683c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006840:	72 09       	ld.w	r9,r9[0x0]
80006842:	f2 0a 15 01 	lsl	r10,r9,0x1
80006846:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000684a:	72 39       	ld.w	r9,r9[0xc]
8000684c:	b1 69       	lsl	r9,0x10
8000684e:	f5 e9 10 09 	or	r9,r10,r9
80006852:	e8 19 e0 01 	orl	r9,0xe001
80006856:	91 49       	st.w	r8[0x10],r9
80006858:	c1 88       	rjmp	80006888 <twim_read_packet+0x100>
8000685a:	4a 88       	lddpc	r8,800068f8 <twim_read_packet+0x170>
8000685c:	30 09       	mov	r9,0
8000685e:	91 09       	st.w	r8[0x0],r9
80006860:	4a 78       	lddpc	r8,800068fc <twim_read_packet+0x174>
80006862:	e0 69 07 01 	mov	r9,1793
80006866:	91 09       	st.w	r8[0x0],r9
80006868:	49 d8       	lddpc	r8,800068dc <twim_read_packet+0x154>
8000686a:	70 08       	ld.w	r8,r8[0x0]
8000686c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006870:	72 09       	ld.w	r9,r9[0x0]
80006872:	f2 0a 15 01 	lsl	r10,r9,0x1
80006876:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000687a:	72 39       	ld.w	r9,r9[0xc]
8000687c:	b1 69       	lsl	r9,0x10
8000687e:	f5 e9 10 09 	or	r9,r10,r9
80006882:	e8 19 e0 01 	orl	r9,0xe001
80006886:	91 39       	st.w	r8[0xc],r9
80006888:	49 58       	lddpc	r8,800068dc <twim_read_packet+0x154>
8000688a:	70 08       	ld.w	r8,r8[0x0]
8000688c:	49 c9       	lddpc	r9,800068fc <twim_read_packet+0x174>
8000688e:	72 09       	ld.w	r9,r9[0x0]
80006890:	91 89       	st.w	r8[0x20],r9
80006892:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006896:	30 19       	mov	r9,1
80006898:	91 09       	st.w	r8[0x0],r9
8000689a:	d5 03       	csrf	0x10
8000689c:	c0 38       	rjmp	800068a2 <twim_read_packet+0x11a>
8000689e:	fe cf ff fc 	sub	pc,pc,-4
800068a2:	49 48       	lddpc	r8,800068f0 <twim_read_packet+0x168>
800068a4:	70 08       	ld.w	r8,r8[0x0]
800068a6:	58 08       	cp.w	r8,0
800068a8:	c0 61       	brne	800068b4 <twim_read_packet+0x12c>
800068aa:	f0 1f 00 16 	mcall	80006900 <twim_read_packet+0x178>
800068ae:	18 98       	mov	r8,r12
800068b0:	58 08       	cp.w	r8,0
800068b2:	cf 60       	breq	8000689e <twim_read_packet+0x116>
800068b4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800068b8:	30 29       	mov	r9,2
800068ba:	91 09       	st.w	r8[0x0],r9
800068bc:	48 d8       	lddpc	r8,800068f0 <twim_read_packet+0x168>
800068be:	70 08       	ld.w	r8,r8[0x0]
800068c0:	5b c8       	cp.w	r8,-4
800068c2:	c0 50       	breq	800068cc <twim_read_packet+0x144>
800068c4:	48 b8       	lddpc	r8,800068f0 <twim_read_packet+0x168>
800068c6:	70 08       	ld.w	r8,r8[0x0]
800068c8:	5b e8       	cp.w	r8,-2
800068ca:	c0 31       	brne	800068d0 <twim_read_packet+0x148>
800068cc:	3f f8       	mov	r8,-1
800068ce:	c0 28       	rjmp	800068d2 <twim_read_packet+0x14a>
800068d0:	30 08       	mov	r8,0
800068d2:	10 9c       	mov	r12,r8
800068d4:	2f ed       	sub	sp,-8
800068d6:	e3 cd 80 80 	ldm	sp++,r7,pc
800068da:	00 00       	add	r0,r0
800068dc:	00 00       	add	r0,r0
800068de:	05 3c       	ld.ub	r12,r2++
800068e0:	80 00       	ld.sh	r0,r0[0x0]
800068e2:	67 0c       	ld.w	r12,r3[0x40]
800068e4:	00 00       	add	r0,r0
800068e6:	05 44       	ld.w	r4,--r2
800068e8:	00 00       	add	r0,r0
800068ea:	05 50       	ld.sh	r0,--r2
800068ec:	00 00       	add	r0,r0
800068ee:	05 5c       	ld.sh	r12,--r2
800068f0:	00 00       	add	r0,r0
800068f2:	05 48       	ld.w	r8,--r2
800068f4:	00 00       	add	r0,r0
800068f6:	05 40       	ld.w	r0,--r2
800068f8:	00 00       	add	r0,r0
800068fa:	05 4c       	ld.w	r12,--r2
800068fc:	00 00       	add	r0,r0
800068fe:	05 54       	ld.sh	r4,--r2
80006900:	80 00       	ld.sh	r0,r0[0x0]
80006902:	6a 08       	ld.w	r8,r5[0x0]

80006904 <twim_write>:
80006904:	eb cd 40 80 	pushm	r7,lr
80006908:	1a 97       	mov	r7,sp
8000690a:	20 5d       	sub	sp,20
8000690c:	ef 4c ff fc 	st.w	r7[-4],r12
80006910:	ef 4b ff f8 	st.w	r7[-8],r11
80006914:	ef 4a ff f4 	st.w	r7[-12],r10
80006918:	ef 49 ff f0 	st.w	r7[-16],r9
8000691c:	ef 68 ff ec 	st.b	r7[-20],r8
80006920:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006924:	30 19       	mov	r9,1
80006926:	91 09       	st.w	r8[0x0],r9
80006928:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000692c:	e0 69 00 80 	mov	r9,128
80006930:	91 09       	st.w	r8[0x0],r9
80006932:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006936:	30 29       	mov	r9,2
80006938:	91 09       	st.w	r8[0x0],r9
8000693a:	4a c8       	lddpc	r8,800069e8 <twim_write+0xe4>
8000693c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006940:	91 09       	st.w	r8[0x0],r9
80006942:	4a a8       	lddpc	r8,800069e8 <twim_write+0xe4>
80006944:	70 08       	ld.w	r8,r8[0x0]
80006946:	10 9c       	mov	r12,r8
80006948:	f0 1f 00 29 	mcall	800069ec <twim_write+0xe8>
8000694c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006950:	4a 88       	lddpc	r8,800069f0 <twim_write+0xec>
80006952:	91 09       	st.w	r8[0x0],r9
80006954:	4a 88       	lddpc	r8,800069f4 <twim_write+0xf0>
80006956:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000695a:	91 09       	st.w	r8[0x0],r9
8000695c:	4a 79       	lddpc	r9,800069f8 <twim_write+0xf4>
8000695e:	30 08       	mov	r8,0
80006960:	b2 88       	st.b	r9[0x0],r8
80006962:	4a 78       	lddpc	r8,800069fc <twim_write+0xf8>
80006964:	30 09       	mov	r9,0
80006966:	91 09       	st.w	r8[0x0],r9
80006968:	4a 08       	lddpc	r8,800069e8 <twim_write+0xe4>
8000696a:	70 08       	ld.w	r8,r8[0x0]
8000696c:	ee f9 ff f0 	ld.w	r9,r7[-16]
80006970:	f2 0a 15 01 	lsl	r10,r9,0x1
80006974:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006978:	b1 69       	lsl	r9,0x10
8000697a:	12 4a       	or	r10,r9
8000697c:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80006980:	ab 79       	lsl	r9,0xb
80006982:	f5 e9 10 09 	or	r9,r10,r9
80006986:	e8 19 e0 00 	orl	r9,0xe000
8000698a:	91 39       	st.w	r8[0xc],r9
8000698c:	49 d8       	lddpc	r8,80006a00 <twim_write+0xfc>
8000698e:	e0 69 03 02 	mov	r9,770
80006992:	91 09       	st.w	r8[0x0],r9
80006994:	49 58       	lddpc	r8,800069e8 <twim_write+0xe4>
80006996:	70 08       	ld.w	r8,r8[0x0]
80006998:	49 a9       	lddpc	r9,80006a00 <twim_write+0xfc>
8000699a:	72 09       	ld.w	r9,r9[0x0]
8000699c:	91 89       	st.w	r8[0x20],r9
8000699e:	49 38       	lddpc	r8,800069e8 <twim_write+0xe4>
800069a0:	70 08       	ld.w	r8,r8[0x0]
800069a2:	30 19       	mov	r9,1
800069a4:	91 09       	st.w	r8[0x0],r9
800069a6:	d5 03       	csrf	0x10
800069a8:	c0 38       	rjmp	800069ae <twim_write+0xaa>
800069aa:	fe cf ff fc 	sub	pc,pc,-4
800069ae:	49 48       	lddpc	r8,800069fc <twim_write+0xf8>
800069b0:	70 08       	ld.w	r8,r8[0x0]
800069b2:	58 08       	cp.w	r8,0
800069b4:	c0 61       	brne	800069c0 <twim_write+0xbc>
800069b6:	f0 1f 00 14 	mcall	80006a04 <twim_write+0x100>
800069ba:	18 98       	mov	r8,r12
800069bc:	58 08       	cp.w	r8,0
800069be:	cf 60       	breq	800069aa <twim_write+0xa6>
800069c0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800069c4:	30 29       	mov	r9,2
800069c6:	91 09       	st.w	r8[0x0],r9
800069c8:	48 d8       	lddpc	r8,800069fc <twim_write+0xf8>
800069ca:	70 08       	ld.w	r8,r8[0x0]
800069cc:	5b c8       	cp.w	r8,-4
800069ce:	c0 50       	breq	800069d8 <twim_write+0xd4>
800069d0:	48 b8       	lddpc	r8,800069fc <twim_write+0xf8>
800069d2:	70 08       	ld.w	r8,r8[0x0]
800069d4:	5b e8       	cp.w	r8,-2
800069d6:	c0 31       	brne	800069dc <twim_write+0xd8>
800069d8:	3f f8       	mov	r8,-1
800069da:	c0 28       	rjmp	800069de <twim_write+0xda>
800069dc:	30 08       	mov	r8,0
800069de:	10 9c       	mov	r12,r8
800069e0:	2f bd       	sub	sp,-20
800069e2:	e3 cd 80 80 	ldm	sp++,r7,pc
800069e6:	00 00       	add	r0,r0
800069e8:	00 00       	add	r0,r0
800069ea:	05 3c       	ld.ub	r12,r2++
800069ec:	80 00       	ld.sh	r0,r0[0x0]
800069ee:	67 0c       	ld.w	r12,r3[0x40]
800069f0:	00 00       	add	r0,r0
800069f2:	05 40       	ld.w	r0,--r2
800069f4:	00 00       	add	r0,r0
800069f6:	05 4c       	ld.w	r12,--r2
800069f8:	00 00       	add	r0,r0
800069fa:	05 5c       	ld.sh	r12,--r2
800069fc:	00 00       	add	r0,r0
800069fe:	05 48       	ld.w	r8,--r2
80006a00:	00 00       	add	r0,r0
80006a02:	05 54       	ld.sh	r4,--r2
80006a04:	80 00       	ld.sh	r0,r0[0x0]
80006a06:	6a 08       	ld.w	r8,r5[0x0]

80006a08 <twim_status>:
80006a08:	eb cd 40 80 	pushm	r7,lr
80006a0c:	1a 97       	mov	r7,sp
80006a0e:	20 1d       	sub	sp,4
80006a10:	48 98       	lddpc	r8,80006a34 <twim_status+0x2c>
80006a12:	70 08       	ld.w	r8,r8[0x0]
80006a14:	70 78       	ld.w	r8,r8[0x1c]
80006a16:	ef 48 ff fc 	st.w	r7[-4],r8
80006a1a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a1e:	e2 18 00 10 	andl	r8,0x10,COH
80006a22:	c0 30       	breq	80006a28 <twim_status+0x20>
80006a24:	30 18       	mov	r8,1
80006a26:	c0 28       	rjmp	80006a2a <twim_status+0x22>
80006a28:	30 08       	mov	r8,0
80006a2a:	10 9c       	mov	r12,r8
80006a2c:	2f fd       	sub	sp,-4
80006a2e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006a32:	00 00       	add	r0,r0
80006a34:	00 00       	add	r0,r0
80006a36:	05 3c       	ld.ub	r12,r2++

80006a38 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80006a38:	eb cd 40 80 	pushm	r7,lr
80006a3c:	1a 97       	mov	r7,sp
80006a3e:	20 1d       	sub	sp,4
80006a40:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80006a44:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a48:	e6 18 00 01 	andh	r8,0x1,COH
80006a4c:	5f 08       	sreq	r8
80006a4e:	5c 58       	castu.b	r8
}
80006a50:	10 9c       	mov	r12,r8
80006a52:	2f fd       	sub	sp,-4
80006a54:	e3 cd 80 80 	ldm	sp++,r7,pc

80006a58 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80006a58:	eb cd 40 80 	pushm	r7,lr
80006a5c:	1a 97       	mov	r7,sp
80006a5e:	20 7d       	sub	sp,28
80006a60:	ef 4c ff ec 	st.w	r7[-20],r12
80006a64:	ef 4b ff e8 	st.w	r7[-24],r11
80006a68:	ef 4a ff e4 	st.w	r7[-28],r10
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80006a6c:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006a70:	f0 09 15 04 	lsl	r9,r8,0x4
80006a74:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006a78:	10 39       	cp.w	r9,r8
80006a7a:	e0 8b 00 04 	brhi	80006a82 <usart_set_async_baudrate+0x2a>
80006a7e:	31 08       	mov	r8,16
80006a80:	c0 28       	rjmp	80006a84 <usart_set_async_baudrate+0x2c>
80006a82:	30 88       	mov	r8,8
80006a84:	ef 48 ff f0 	st.w	r7[-16],r8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80006a88:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006a8c:	f0 09 15 03 	lsl	r9,r8,0x3
80006a90:	ee fa ff f0 	ld.w	r10,r7[-16]
80006a94:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006a98:	f4 08 02 48 	mul	r8,r10,r8
80006a9c:	a1 98       	lsr	r8,0x1
80006a9e:	f2 08 00 08 	add	r8,r9,r8
80006aa2:	ee fa ff f0 	ld.w	r10,r7[-16]
80006aa6:	ee f9 ff e8 	ld.w	r9,r7[-24]
80006aaa:	f4 09 02 49 	mul	r9,r10,r9
80006aae:	f0 09 0d 08 	divu	r8,r8,r9
80006ab2:	ef 48 ff f4 	st.w	r7[-12],r8
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80006ab6:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006aba:	a3 98       	lsr	r8,0x3
80006abc:	ef 48 ff f8 	st.w	r7[-8],r8
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);
80006ac0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006ac4:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80006ac8:	ef 48 ff fc 	st.w	r7[-4],r8

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80006acc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006ad0:	58 08       	cp.w	r8,0
80006ad2:	c0 70       	breq	80006ae0 <usart_set_async_baudrate+0x88>
80006ad4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006ad8:	e0 48 ff ff 	cp.w	r8,65535
80006adc:	e0 88 00 04 	brls	80006ae4 <usart_set_async_baudrate+0x8c>
    return USART_INVALID_INPUT;
80006ae0:	30 18       	mov	r8,1
80006ae2:	c2 08       	rjmp	80006b22 <usart_set_async_baudrate+0xca>

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80006ae4:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006ae8:	70 18       	ld.w	r8,r8[0x4]
80006aea:	10 99       	mov	r9,r8
80006aec:	e4 19 ff f7 	andh	r9,0xfff7
80006af0:	e0 19 fe cf 	andl	r9,0xfecf
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80006af4:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006af8:	59 08       	cp.w	r8,16
80006afa:	c0 40       	breq	80006b02 <usart_set_async_baudrate+0xaa>
80006afc:	e8 68 00 00 	mov	r8,524288
80006b00:	c0 28       	rjmp	80006b04 <usart_set_async_baudrate+0xac>
80006b02:	30 08       	mov	r8,0
80006b04:	10 49       	or	r9,r8
80006b06:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006b0a:	91 19       	st.w	r8[0x4],r9
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
                fp << AVR32_USART_BRGR_FP_OFFSET;
80006b0c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006b10:	f0 09 15 10 	lsl	r9,r8,0x10
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80006b14:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b18:	10 49       	or	r9,r8
80006b1a:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006b1e:	91 89       	st.w	r8[0x20],r9
                fp << AVR32_USART_BRGR_FP_OFFSET;

  return USART_SUCCESS;
80006b20:	30 08       	mov	r8,0
}
80006b22:	10 9c       	mov	r12,r8
80006b24:	2f 9d       	sub	sp,-28
80006b26:	e3 cd 80 80 	ldm	sp++,r7,pc
80006b2a:	d7 03       	nop

80006b2c <usart_reset>:
 */
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
80006b2c:	eb cd 40 80 	pushm	r7,lr
80006b30:	1a 97       	mov	r7,sp
80006b32:	20 2d       	sub	sp,8
80006b34:	ef 4c ff f8 	st.w	r7[-8],r12
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80006b38:	e1 b8 00 00 	mfsr	r8,0x0
80006b3c:	10 9c       	mov	r12,r8
80006b3e:	f0 1f 00 18 	mcall	80006b9c <usart_reset+0x70>
80006b42:	18 98       	mov	r8,r12
80006b44:	ef 68 ff ff 	st.b	r7[-1],r8

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80006b48:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006b4c:	30 08       	mov	r8,0
80006b4e:	f0 09 18 00 	cp.b	r9,r8
80006b52:	c0 20       	breq	80006b56 <usart_reset+0x2a>
80006b54:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80006b56:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b5a:	3f f9       	mov	r9,-1
80006b5c:	91 39       	st.w	r8[0xc],r9
  usart->csr;
80006b5e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b62:	70 58       	ld.w	r8,r8[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80006b64:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006b68:	30 08       	mov	r8,0
80006b6a:	f0 09 18 00 	cp.b	r9,r8
80006b6e:	c0 20       	breq	80006b72 <usart_reset+0x46>
80006b70:	d5 03       	csrf	0x10

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80006b72:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b76:	30 09       	mov	r9,0
80006b78:	91 19       	st.w	r8[0x4],r9
  usart->rtor = 0;
80006b7a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b7e:	30 09       	mov	r9,0
80006b80:	91 99       	st.w	r8[0x24],r9
  usart->ttgr = 0;
80006b82:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b86:	30 09       	mov	r9,0
80006b88:	91 a9       	st.w	r8[0x28],r9

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80006b8a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b8e:	e8 69 61 0c 	mov	r9,549132
80006b92:	91 09       	st.w	r8[0x0],r9
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80006b94:	2f ed       	sub	sp,-8
80006b96:	e3 cd 80 80 	ldm	sp++,r7,pc
80006b9a:	00 00       	add	r0,r0
80006b9c:	80 00       	ld.sh	r0,r0[0x0]
80006b9e:	6a 38       	ld.w	r8,r5[0xc]

80006ba0 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80006ba0:	eb cd 40 80 	pushm	r7,lr
80006ba4:	1a 97       	mov	r7,sp
80006ba6:	20 3d       	sub	sp,12
80006ba8:	ef 4c ff fc 	st.w	r7[-4],r12
80006bac:	ef 4b ff f8 	st.w	r7[-8],r11
80006bb0:	ef 4a ff f4 	st.w	r7[-12],r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80006bb4:	ee fc ff fc 	ld.w	r12,r7[-4]
80006bb8:	f0 1f 00 54 	mcall	80006d08 <usart_init_rs232+0x168>

  // Check input values.
  if (!opt || // Null pointer.
80006bbc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006bc0:	58 08       	cp.w	r8,0
80006bc2:	c3 90       	breq	80006c34 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
80006bc4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006bc8:	11 c9       	ld.ub	r9,r8[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006bca:	30 48       	mov	r8,4
80006bcc:	f0 09 18 00 	cp.b	r9,r8
80006bd0:	e0 88 00 32 	brls	80006c34 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
80006bd4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006bd8:	11 c9       	ld.ub	r9,r8[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006bda:	30 98       	mov	r8,9
80006bdc:	f0 09 18 00 	cp.b	r9,r8
80006be0:	e0 8b 00 2a 	brhi	80006c34 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80006be4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006be8:	11 d9       	ld.ub	r9,r8[0x5]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006bea:	30 78       	mov	r8,7
80006bec:	f0 09 18 00 	cp.b	r9,r8
80006bf0:	e0 8b 00 22 	brhi	80006c34 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
80006bf4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006bf8:	90 39       	ld.sh	r9,r8[0x6]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006bfa:	e0 68 01 01 	mov	r8,257
80006bfe:	f0 09 19 00 	cp.h	r9,r8
80006c02:	e0 8b 00 19 	brhi	80006c34 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
80006c06:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c0a:	f1 39 00 08 	ld.ub	r9,r8[8]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006c0e:	30 38       	mov	r8,3
80006c10:	f0 09 18 00 	cp.b	r9,r8
80006c14:	e0 8b 00 10 	brhi	80006c34 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80006c18:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006c1c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c20:	70 08       	ld.w	r8,r8[0x0]
80006c22:	12 9a       	mov	r10,r9
80006c24:	10 9b       	mov	r11,r8
80006c26:	ee fc ff fc 	ld.w	r12,r7[-4]
80006c2a:	f0 1f 00 39 	mcall	80006d0c <usart_init_rs232+0x16c>
80006c2e:	18 98       	mov	r8,r12
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006c30:	58 18       	cp.w	r8,1
80006c32:	c0 31       	brne	80006c38 <usart_init_rs232+0x98>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;
80006c34:	30 18       	mov	r8,1
80006c36:	c6 48       	rjmp	80006cfe <usart_init_rs232+0x15e>

  if (opt->charlength == 9)
80006c38:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c3c:	11 c9       	ld.ub	r9,r8[0x4]
80006c3e:	30 98       	mov	r8,9
80006c40:	f0 09 18 00 	cp.b	r9,r8
80006c44:	c0 a1       	brne	80006c58 <usart_init_rs232+0xb8>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80006c46:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c4a:	70 18       	ld.w	r8,r8[0x4]
80006c4c:	10 99       	mov	r9,r8
80006c4e:	b1 b9       	sbr	r9,0x11
80006c50:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c54:	91 19       	st.w	r8[0x4],r9
80006c56:	c0 d8       	rjmp	80006c70 <usart_init_rs232+0xd0>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80006c58:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c5c:	70 19       	ld.w	r9,r8[0x4]
80006c5e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c62:	11 c8       	ld.ub	r8,r8[0x4]
80006c64:	20 58       	sub	r8,5
80006c66:	a7 68       	lsl	r8,0x6
80006c68:	10 49       	or	r9,r8
80006c6a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c6e:	91 19       	st.w	r8[0x4],r9
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80006c70:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c74:	70 19       	ld.w	r9,r8[0x4]
80006c76:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c7a:	11 d8       	ld.ub	r8,r8[0x5]
80006c7c:	f0 0a 15 09 	lsl	r10,r8,0x9
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;
80006c80:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c84:	f1 38 00 08 	ld.ub	r8,r8[8]
80006c88:	af 68       	lsl	r8,0xe
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80006c8a:	f5 e8 10 08 	or	r8,r10,r8
80006c8e:	10 49       	or	r9,r8
80006c90:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c94:	91 19       	st.w	r8[0x4],r9
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80006c96:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c9a:	90 39       	ld.sh	r9,r8[0x6]
80006c9c:	30 28       	mov	r8,2
80006c9e:	f0 09 19 00 	cp.h	r9,r8
80006ca2:	e0 88 00 14 	brls	80006cca <usart_init_rs232+0x12a>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80006ca6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006caa:	70 18       	ld.w	r8,r8[0x4]
80006cac:	10 99       	mov	r9,r8
80006cae:	ad b9       	sbr	r9,0xd
80006cb0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006cb4:	91 19       	st.w	r8[0x4],r9
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80006cb6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006cba:	90 38       	ld.sh	r8,r8[0x6]
80006cbc:	5c 78       	castu.h	r8
80006cbe:	20 28       	sub	r8,2
80006cc0:	10 99       	mov	r9,r8
80006cc2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006cc6:	91 a9       	st.w	r8[0x28],r9
80006cc8:	c0 d8       	rjmp	80006ce2 <usart_init_rs232+0x142>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80006cca:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006cce:	70 19       	ld.w	r9,r8[0x4]
80006cd0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006cd4:	90 38       	ld.sh	r8,r8[0x6]
80006cd6:	5c 78       	castu.h	r8
80006cd8:	ad 68       	lsl	r8,0xc
80006cda:	10 49       	or	r9,r8
80006cdc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006ce0:	91 19       	st.w	r8[0x4],r9

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80006ce2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006ce6:	70 18       	ld.w	r8,r8[0x4]
80006ce8:	10 99       	mov	r9,r8
80006cea:	e0 19 ff f0 	andl	r9,0xfff0
80006cee:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006cf2:	91 19       	st.w	r8[0x4],r9
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80006cf4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006cf8:	35 09       	mov	r9,80
80006cfa:	91 09       	st.w	r8[0x0],r9
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80006cfc:	30 08       	mov	r8,0
}
80006cfe:	10 9c       	mov	r12,r8
80006d00:	2f dd       	sub	sp,-12
80006d02:	e3 cd 80 80 	ldm	sp++,r7,pc
80006d06:	00 00       	add	r0,r0
80006d08:	80 00       	ld.sh	r0,r0[0x0]
80006d0a:	6b 2c       	ld.w	r12,r5[0x48]
80006d0c:	80 00       	ld.sh	r0,r0[0x0]
80006d0e:	6a 58       	ld.w	r8,r5[0x14]

80006d10 <usart_write_char>:
  return USART_SUCCESS;
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
80006d10:	eb cd 40 80 	pushm	r7,lr
80006d14:	1a 97       	mov	r7,sp
80006d16:	20 3d       	sub	sp,12
80006d18:	ef 4c ff f8 	st.w	r7[-8],r12
80006d1c:	ef 4b ff f4 	st.w	r7[-12],r11
80006d20:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d24:	ef 48 ff fc 	st.w	r7[-4],r8
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80006d28:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006d2c:	70 58       	ld.w	r8,r8[0x14]
80006d2e:	e2 18 00 02 	andl	r8,0x2,COH
80006d32:	5f 18       	srne	r8
  if (usart_tx_ready(usart))
80006d34:	58 08       	cp.w	r8,0
80006d36:	c0 a0       	breq	80006d4a <usart_write_char+0x3a>
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80006d38:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006d3c:	f3 d8 c0 09 	bfextu	r9,r8,0x0,0x9
80006d40:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d44:	91 79       	st.w	r8[0x1c],r9
    return USART_SUCCESS;
80006d46:	30 08       	mov	r8,0
80006d48:	c0 28       	rjmp	80006d4c <usart_write_char+0x3c>
  }
  else
    return USART_TX_BUSY;
80006d4a:	30 28       	mov	r8,2
}
80006d4c:	10 9c       	mov	r12,r8
80006d4e:	2f dd       	sub	sp,-12
80006d50:	e3 cd 80 80 	ldm	sp++,r7,pc

80006d54 <usart_putchar>:


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80006d54:	eb cd 40 80 	pushm	r7,lr
80006d58:	1a 97       	mov	r7,sp
80006d5a:	20 3d       	sub	sp,12
80006d5c:	ef 4c ff f8 	st.w	r7[-8],r12
80006d60:	ef 4b ff f4 	st.w	r7[-12],r11
  int timeout = USART_DEFAULT_TIMEOUT;
80006d64:	e0 68 27 10 	mov	r8,10000
80006d68:	ef 48 ff fc 	st.w	r7[-4],r8

  do
  {
    if (!timeout--) return USART_FAILURE;
80006d6c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006d70:	58 08       	cp.w	r8,0
80006d72:	5f 08       	sreq	r8
80006d74:	5c 58       	castu.b	r8
80006d76:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006d7a:	20 19       	sub	r9,1
80006d7c:	ef 49 ff fc 	st.w	r7[-4],r9
80006d80:	58 08       	cp.w	r8,0
80006d82:	c0 30       	breq	80006d88 <usart_putchar+0x34>
80006d84:	3f f8       	mov	r8,-1
80006d86:	c0 b8       	rjmp	80006d9c <usart_putchar+0x48>
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80006d88:	ee fb ff f4 	ld.w	r11,r7[-12]
80006d8c:	ee fc ff f8 	ld.w	r12,r7[-8]
80006d90:	f0 1f 00 05 	mcall	80006da4 <usart_putchar+0x50>
80006d94:	18 98       	mov	r8,r12
80006d96:	58 08       	cp.w	r8,0
80006d98:	ce a1       	brne	80006d6c <usart_putchar+0x18>

  return USART_SUCCESS;
80006d9a:	30 08       	mov	r8,0
}
80006d9c:	10 9c       	mov	r12,r8
80006d9e:	2f dd       	sub	sp,-12
80006da0:	e3 cd 80 80 	ldm	sp++,r7,pc
80006da4:	80 00       	ld.sh	r0,r0[0x0]
80006da6:	6d 10       	ld.w	r0,r6[0x44]

80006da8 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80006da8:	eb cd 40 80 	pushm	r7,lr
80006dac:	1a 97       	mov	r7,sp
80006dae:	20 2d       	sub	sp,8
80006db0:	ef 4c ff fc 	st.w	r7[-4],r12
80006db4:	ef 4b ff f8 	st.w	r7[-8],r11
  while (*string != '\0')
80006db8:	c0 e8       	rjmp	80006dd4 <usart_write_line+0x2c>
    usart_putchar(usart, *string++);
80006dba:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006dbe:	11 88       	ld.ub	r8,r8[0x0]
80006dc0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006dc4:	2f f9       	sub	r9,-1
80006dc6:	ef 49 ff f8 	st.w	r7[-8],r9
80006dca:	10 9b       	mov	r11,r8
80006dcc:	ee fc ff fc 	ld.w	r12,r7[-4]
80006dd0:	f0 1f 00 05 	mcall	80006de4 <usart_write_line+0x3c>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80006dd4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006dd8:	11 88       	ld.ub	r8,r8[0x0]
80006dda:	58 08       	cp.w	r8,0
80006ddc:	ce f1       	brne	80006dba <usart_write_line+0x12>
    usart_putchar(usart, *string++);
}
80006dde:	2f ed       	sub	sp,-8
80006de0:	e3 cd 80 80 	ldm	sp++,r7,pc
80006de4:	80 00       	ld.sh	r0,r0[0x0]
80006de6:	6d 54       	ld.w	r4,r6[0x54]

80006de8 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80006de8:	eb cd 40 80 	pushm	r7,lr
80006dec:	1a 97       	mov	r7,sp
	// Catch unregistered interrupts.
	while (true);
80006dee:	c0 08       	rjmp	80006dee <_unhandled_interrupt+0x6>

80006df0 <_get_interrupt_handler>:
 *
 * \return Interrupt handler to execute.
 */
__int_handler _get_interrupt_handler(uint32_t int_level);
__int_handler _get_interrupt_handler(uint32_t int_level)
{
80006df0:	eb cd 40 80 	pushm	r7,lr
80006df4:	1a 97       	mov	r7,sp
80006df6:	20 3d       	sub	sp,12
80006df8:	ef 4c ff f4 	st.w	r7[-12],r12
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80006dfc:	fe 78 10 00 	mov	r8,-61440
80006e00:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006e04:	f2 09 11 03 	rsub	r9,r9,3
80006e08:	28 09       	sub	r9,-128
80006e0a:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80006e0e:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80006e12:	fe 78 10 00 	mov	r8,-61440
80006e16:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006e1a:	2c 09       	sub	r9,-64
80006e1c:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80006e20:	ef 48 ff fc 	st.w	r7[-4],r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006e24:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006e28:	58 08       	cp.w	r8,0
80006e2a:	c1 30       	breq	80006e50 <_get_interrupt_handler+0x60>
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006e2c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006e30:	48 b8       	lddpc	r8,80006e5c <_get_interrupt_handler+0x6c>
80006e32:	a1 79       	lsl	r9,0x1
80006e34:	2f f9       	sub	r9,-1
80006e36:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006e3a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006e3e:	f0 08 12 00 	clz	r8,r8
80006e42:	f0 08 11 1f 	rsub	r8,r8,31
			- clz(int_req) - 1]
80006e46:	a3 68       	lsl	r8,0x2
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006e48:	f2 08 00 08 	add	r8,r9,r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006e4c:	70 08       	ld.w	r8,r8[0x0]
80006e4e:	c0 28       	rjmp	80006e52 <_get_interrupt_handler+0x62>
80006e50:	30 08       	mov	r8,0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80006e52:	10 9c       	mov	r12,r8
80006e54:	2f dd       	sub	sp,-12
80006e56:	e3 cd 80 80 	ldm	sp++,r7,pc
80006e5a:	00 00       	add	r0,r0
80006e5c:	80 00       	ld.sh	r0,r0[0x0]
80006e5e:	d0 78       	*unknown*

80006e60 <INTC_init_evba>:
 * \internal
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
80006e60:	eb cd 40 80 	pushm	r7,lr
80006e64:	1a 97       	mov	r7,sp
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80006e66:	48 38       	lddpc	r8,80006e70 <INTC_init_evba+0x10>
80006e68:	e3 b8 00 01 	mtsr	0x4,r8
}
80006e6c:	e3 cd 80 80 	ldm	sp++,r7,pc
80006e70:	80 00       	ld.sh	r0,r0[0x0]
80006e72:	ce 00       	breq	80006e32 <_get_interrupt_handler+0x42>

80006e74 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80006e74:	eb cd 40 80 	pushm	r7,lr
80006e78:	1a 97       	mov	r7,sp
80006e7a:	20 2d       	sub	sp,8
	uint32_t int_grp, int_req;

	INTC_init_evba();
80006e7c:	f0 1f 00 1f 	mcall	80006ef8 <INTC_init_interrupts+0x84>

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80006e80:	30 08       	mov	r8,0
80006e82:	ef 48 ff f8 	st.w	r7[-8],r8
80006e86:	c3 18       	rjmp	80006ee8 <INTC_init_interrupts+0x74>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006e88:	30 08       	mov	r8,0
80006e8a:	ef 48 ff fc 	st.w	r7[-4],r8
80006e8e:	c1 48       	rjmp	80006eb6 <INTC_init_interrupts+0x42>
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80006e90:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006e94:	49 a8       	lddpc	r8,80006efc <INTC_init_interrupts+0x88>
80006e96:	a1 79       	lsl	r9,0x1
80006e98:	2f f9       	sub	r9,-1
80006e9a:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006e9e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006ea2:	a3 68       	lsl	r8,0x2
80006ea4:	f2 08 00 08 	add	r8,r9,r8
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80006ea8:	49 69       	lddpc	r9,80006f00 <INTC_init_interrupts+0x8c>
80006eaa:	91 09       	st.w	r8[0x0],r9
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80006eac:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006eb0:	2f f8       	sub	r8,-1
80006eb2:	ef 48 ff fc 	st.w	r7[-4],r8
	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
80006eb6:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006eba:	49 18       	lddpc	r8,80006efc <INTC_init_interrupts+0x88>
80006ebc:	f0 09 03 39 	ld.w	r9,r8[r9<<0x3]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006ec0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006ec4:	10 39       	cp.w	r9,r8
80006ec6:	fe 9b ff e5 	brhi	80006e90 <INTC_init_interrupts+0x1c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006eca:	fe 78 10 00 	mov	r8,-61440
80006ece:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006ed2:	48 db       	lddpc	r11,80006f04 <INTC_init_interrupts+0x90>
80006ed4:	48 da       	lddpc	r10,80006f08 <INTC_init_interrupts+0x94>
80006ed6:	f6 0a 01 0a 	sub	r10,r11,r10
80006eda:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80006ede:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006ee2:	2f f8       	sub	r8,-1
80006ee4:	ef 48 ff f8 	st.w	r7[-8],r8
80006ee8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006eec:	59 58       	cp.w	r8,21
80006eee:	fe 98 ff cd 	brls	80006e88 <INTC_init_interrupts+0x14>
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
	}
}
80006ef2:	2f ed       	sub	sp,-8
80006ef4:	e3 cd 80 80 	ldm	sp++,r7,pc
80006ef8:	80 00       	ld.sh	r0,r0[0x0]
80006efa:	6e 60       	ld.w	r0,r7[0x18]
80006efc:	80 00       	ld.sh	r0,r0[0x0]
80006efe:	d0 78       	*unknown*
80006f00:	80 00       	ld.sh	r0,r0[0x0]
80006f02:	6d e8       	ld.w	r8,r6[0x78]
80006f04:	80 00       	ld.sh	r0,r0[0x0]
80006f06:	cf 04       	brge	80006ee6 <INTC_init_interrupts+0x72>
80006f08:	80 00       	ld.sh	r0,r0[0x0]
80006f0a:	ce 00       	breq	80006eca <INTC_init_interrupts+0x56>

80006f0c <INTC_register_interrupt>:
 *          be effective.
 *
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
80006f0c:	eb cd 40 80 	pushm	r7,lr
80006f10:	1a 97       	mov	r7,sp
80006f12:	20 4d       	sub	sp,16
80006f14:	ef 4c ff f8 	st.w	r7[-8],r12
80006f18:	ef 4b ff f4 	st.w	r7[-12],r11
80006f1c:	ef 4a ff f0 	st.w	r7[-16],r10
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80006f20:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006f24:	a5 98       	lsr	r8,0x5
80006f26:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80006f2a:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006f2e:	4a 78       	lddpc	r8,80006fc8 <INTC_register_interrupt+0xbc>
80006f30:	a1 79       	lsl	r9,0x1
80006f32:	2f f9       	sub	r9,-1
80006f34:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006f38:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006f3c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006f40:	a3 68       	lsl	r8,0x2
80006f42:	f2 08 00 08 	add	r8,r9,r8
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80006f46:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006f4a:	91 09       	st.w	r8[0x0],r9
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80006f4c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006f50:	58 08       	cp.w	r8,0
80006f52:	c0 c1       	brne	80006f6a <INTC_register_interrupt+0x5e>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006f54:	fe 78 10 00 	mov	r8,-61440
80006f58:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006f5c:	49 cb       	lddpc	r11,80006fcc <INTC_register_interrupt+0xc0>
80006f5e:	49 da       	lddpc	r10,80006fd0 <INTC_register_interrupt+0xc4>
80006f60:	f6 0a 01 0a 	sub	r10,r11,r10
80006f64:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80006f68:	c2 d8       	rjmp	80006fc2 <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT1) {
80006f6a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006f6e:	58 18       	cp.w	r8,1
80006f70:	c0 d1       	brne	80006f8a <INTC_register_interrupt+0x7e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80006f72:	fe 78 10 00 	mov	r8,-61440
80006f76:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006f7a:	49 7b       	lddpc	r11,80006fd4 <INTC_register_interrupt+0xc8>
80006f7c:	49 5a       	lddpc	r10,80006fd0 <INTC_register_interrupt+0xc4>
80006f7e:	f6 0a 01 0a 	sub	r10,r11,r10
80006f82:	bf aa       	sbr	r10,0x1e
80006f84:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80006f88:	c1 d8       	rjmp	80006fc2 <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT2) {
80006f8a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006f8e:	58 28       	cp.w	r8,2
80006f90:	c0 d1       	brne	80006faa <INTC_register_interrupt+0x9e>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80006f92:	fe 78 10 00 	mov	r8,-61440
80006f96:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006f9a:	49 0b       	lddpc	r11,80006fd8 <INTC_register_interrupt+0xcc>
80006f9c:	48 da       	lddpc	r10,80006fd0 <INTC_register_interrupt+0xc4>
80006f9e:	f6 0a 01 0a 	sub	r10,r11,r10
80006fa2:	bf ba       	sbr	r10,0x1f
80006fa4:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80006fa8:	c0 d8       	rjmp	80006fc2 <INTC_register_interrupt+0xb6>
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80006faa:	fe 78 10 00 	mov	r8,-61440
80006fae:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006fb2:	48 bb       	lddpc	r11,80006fdc <INTC_register_interrupt+0xd0>
80006fb4:	48 7a       	lddpc	r10,80006fd0 <INTC_register_interrupt+0xc4>
80006fb6:	f6 0a 01 0a 	sub	r10,r11,r10
80006fba:	ea 1a c0 00 	orh	r10,0xc000
80006fbe:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	}
}
80006fc2:	2f cd       	sub	sp,-16
80006fc4:	e3 cd 80 80 	ldm	sp++,r7,pc
80006fc8:	80 00       	ld.sh	r0,r0[0x0]
80006fca:	d0 78       	*unknown*
80006fcc:	80 00       	ld.sh	r0,r0[0x0]
80006fce:	cf 04       	brge	80006fae <INTC_register_interrupt+0xa2>
80006fd0:	80 00       	ld.sh	r0,r0[0x0]
80006fd2:	ce 00       	breq	80006f92 <INTC_register_interrupt+0x86>
80006fd4:	80 00       	ld.sh	r0,r0[0x0]
80006fd6:	cf 12       	brcc	80006fb8 <INTC_register_interrupt+0xac>
80006fd8:	80 00       	ld.sh	r0,r0[0x0]
80006fda:	cf 20       	breq	80006fbe <INTC_register_interrupt+0xb2>
80006fdc:	80 00       	ld.sh	r0,r0[0x0]
80006fde:	cf 2e       	rcall	80006dc2 <usart_write_line+0x1a>

80006fe0 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80006fe0:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80006fe4:	fe c0 a1 e4 	sub	r0,pc,-24092

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80006fe8:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80006fec:	d5 53       	csrf	0x15
  cp      r0, r1
80006fee:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80006ff0:	e0 61 05 10 	mov	r1,1296
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80006ff4:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80006ff6:	c0 72       	brcc	80007004 <idata_load_loop_end>
  cp      r0, r1
80006ff8:	fe c2 99 48 	sub	r2,pc,-26296

80006ffc <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80006ffc:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80006ffe:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80007000:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80007002:	cf d3       	brcs	80006ffc <idata_load_loop>

80007004 <idata_load_loop_end>:
  mov     r2, 0
80007004:	e0 60 05 10 	mov	r0,1296
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80007008:	e0 61 07 88 	mov	r1,1928
  cp      r0, r1
  brlo    udata_clear_loop
8000700c:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
8000700e:	c0 62       	brcc	8000701a <udata_clear_loop_end>
80007010:	30 02       	mov	r2,0
80007012:	30 03       	mov	r3,0

80007014 <udata_clear_loop>:
80007014:	a1 22       	st.d	r0++,r2
80007016:	02 30       	cp.w	r0,r1
80007018:	cf e3       	brcs	80007014 <udata_clear_loop>

8000701a <udata_clear_loop_end>:
8000701a:	fe cf fd 9a 	sub	pc,pc,-614
8000701e:	d7 03       	nop

80007020 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80007020:	eb cd 40 80 	pushm	r7,lr
80007024:	1a 97       	mov	r7,sp
80007026:	20 1d       	sub	sp,4
80007028:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
8000702c:	ee fb ff fc 	ld.w	r11,r7[-4]
80007030:	30 2c       	mov	r12,2
80007032:	f0 1f 00 03 	mcall	8000703c <sysclk_enable_pba_module+0x1c>
}
80007036:	2f fd       	sub	sp,-4
80007038:	e3 cd 80 80 	ldm	sp++,r7,pc
8000703c:	80 00       	ld.sh	r0,r0[0x0]
8000703e:	61 28       	ld.w	r8,r0[0x48]

80007040 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
80007040:	eb cd 40 80 	pushm	r7,lr
80007044:	1a 97       	mov	r7,sp
	return 1U << (pin & 0x1F);
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_pba_module(SYSCLK_GPIO);
80007046:	30 6c       	mov	r12,6
80007048:	f0 1f 00 02 	mcall	80007050 <ioport_init+0x10>
	arch_ioport_init();
}
8000704c:	e3 cd 80 80 	ldm	sp++,r7,pc
80007050:	80 00       	ld.sh	r0,r0[0x0]
80007052:	70 20       	ld.w	r0,r8[0x8]

80007054 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80007054:	eb cd 40 80 	pushm	r7,lr
80007058:	1a 97       	mov	r7,sp
8000705a:	20 cd       	sub	sp,48
8000705c:	ef 4c ff d4 	st.w	r7[-44],r12
80007060:	ef 4b ff d0 	st.w	r7[-48],r11
80007064:	ee f8 ff d4 	ld.w	r8,r7[-44]
80007068:	ef 48 ff dc 	st.w	r7[-36],r8
8000706c:	ee f8 ff d0 	ld.w	r8,r7[-48]
80007070:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80007074:	ee f8 ff d8 	ld.w	r8,r7[-40]
80007078:	58 18       	cp.w	r8,1
8000707a:	c2 11       	brne	800070bc <ioport_set_pin_dir+0x68>
8000707c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80007080:	ef 48 ff e0 	st.w	r7[-32],r8
80007084:	ee f8 ff e0 	ld.w	r8,r7[-32]
80007088:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000708c:	ee f8 ff e4 	ld.w	r8,r7[-28]
80007090:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80007092:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80007096:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000709a:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000709c:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800070a0:	ee f9 ff dc 	ld.w	r9,r7[-36]
800070a4:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800070a8:	ee f9 ff ec 	ld.w	r9,r7[-20]
800070ac:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800070b0:	30 1a       	mov	r10,1
800070b2:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800070b6:	f1 49 00 44 	st.w	r8[68],r9
800070ba:	c2 48       	rjmp	80007102 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
800070bc:	ee f8 ff d8 	ld.w	r8,r7[-40]
800070c0:	58 08       	cp.w	r8,0
800070c2:	c2 01       	brne	80007102 <ioport_set_pin_dir+0xae>
800070c4:	ee f8 ff dc 	ld.w	r8,r7[-36]
800070c8:	ef 48 ff f0 	st.w	r7[-16],r8
800070cc:	ee f8 ff f0 	ld.w	r8,r7[-16]
800070d0:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800070d4:	ee f8 ff f4 	ld.w	r8,r7[-12]
800070d8:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800070da:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800070de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800070e2:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800070e4:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800070e8:	ee f9 ff dc 	ld.w	r9,r7[-36]
800070ec:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800070f0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800070f4:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800070f8:	30 1a       	mov	r10,1
800070fa:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800070fe:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80007102:	2f 4d       	sub	sp,-48
80007104:	e3 cd 80 80 	ldm	sp++,r7,pc

80007108 <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
80007108:	eb cd 40 80 	pushm	r7,lr
8000710c:	1a 97       	mov	r7,sp
8000710e:	20 1d       	sub	sp,4
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
80007110:	30 08       	mov	r8,0
80007112:	ef 68 ff ff 	st.b	r7[-1],r8
80007116:	c0 c8       	rjmp	8000712e <sleepmgr_init+0x26>
		sleepmgr_locks[i] = 0;
80007118:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000711c:	48 ba       	lddpc	r10,80007148 <sleepmgr_init+0x40>
8000711e:	30 08       	mov	r8,0
80007120:	f4 09 0b 08 	st.b	r10[r9],r8
static inline void sleepmgr_init(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
80007124:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80007128:	2f f8       	sub	r8,-1
8000712a:	ef 68 ff ff 	st.b	r7[-1],r8
8000712e:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80007132:	30 58       	mov	r8,5
80007134:	f0 09 18 00 	cp.b	r9,r8
80007138:	fe 98 ff f0 	brls	80007118 <sleepmgr_init+0x10>
		sleepmgr_locks[i] = 0;
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
8000713c:	48 39       	lddpc	r9,80007148 <sleepmgr_init+0x40>
8000713e:	30 18       	mov	r8,1
80007140:	b2 e8       	st.b	r9[0x6],r8
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
80007142:	2f fd       	sub	sp,-4
80007144:	e3 cd 80 80 	ldm	sp++,r7,pc
80007148:	00 00       	add	r0,r0
8000714a:	07 78       	ld.ub	r8,--r3

8000714c <board_init>:
#include "settings_t.h"
#include "pid.h"
#include "ast_rtc.h"

void board_init(void)
{
8000714c:	eb cd 40 80 	pushm	r7,lr
80007150:	1a 97       	mov	r7,sp
	sysclk_init();
80007152:	f0 1f 00 10 	mcall	80007190 <board_init+0x44>
	INTC_init_interrupts();
80007156:	f0 1f 00 10 	mcall	80007194 <board_init+0x48>
	sleepmgr_init();
8000715a:	f0 1f 00 10 	mcall	80007198 <board_init+0x4c>
	ioport_init();
8000715e:	f0 1f 00 10 	mcall	8000719c <board_init+0x50>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_OUTPUT);
	settings_init(true);
80007162:	30 1c       	mov	r12,1
80007164:	f0 1f 00 0f 	mcall	800071a0 <board_init+0x54>
	sensor_init();
80007168:	f0 1f 00 0f 	mcall	800071a4 <board_init+0x58>
	motor_init();	
8000716c:	f0 1f 00 0f 	mcall	800071a8 <board_init+0x5c>
	com_spi_init();
80007170:	f0 1f 00 0f 	mcall	800071ac <board_init+0x60>
	ast_init();
80007174:	f0 1f 00 0f 	mcall	800071b0 <board_init+0x64>
	usart_init();
80007178:	f0 1f 00 0f 	mcall	800071b4 <board_init+0x68>
	
		
	ioport_set_pin_dir(GPIO_PA25, IOPORT_DIR_OUTPUT);
8000717c:	30 1b       	mov	r11,1
8000717e:	31 9c       	mov	r12,25
80007180:	f0 1f 00 0e 	mcall	800071b8 <board_init+0x6c>
	ioport_set_pin_dir(LED_TRANS, IOPORT_DIR_OUTPUT);
80007184:	30 1b       	mov	r11,1
80007186:	31 7c       	mov	r12,23
80007188:	f0 1f 00 0c 	mcall	800071b8 <board_init+0x6c>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_INPUT);
}
8000718c:	e3 cd 80 80 	ldm	sp++,r7,pc
80007190:	80 00       	ld.sh	r0,r0[0x0]
80007192:	62 b8       	ld.w	r8,r1[0x2c]
80007194:	80 00       	ld.sh	r0,r0[0x0]
80007196:	6e 74       	ld.w	r4,r7[0x1c]
80007198:	80 00       	ld.sh	r0,r0[0x0]
8000719a:	71 08       	ld.w	r8,r8[0x40]
8000719c:	80 00       	ld.sh	r0,r0[0x0]
8000719e:	70 40       	ld.w	r0,r8[0x10]
800071a0:	80 00       	ld.sh	r0,r0[0x0]
800071a2:	58 d0       	cp.w	r0,13
800071a4:	80 00       	ld.sh	r0,r0[0x0]
800071a6:	4c d0       	lddpc	r0,800072d8 <main+0x58>
800071a8:	80 00       	ld.sh	r0,r0[0x0]
800071aa:	3d fc       	mov	r12,-33
800071ac:	80 00       	ld.sh	r0,r0[0x0]
800071ae:	38 e0       	mov	r0,-114
800071b0:	80 00       	ld.sh	r0,r0[0x0]
800071b2:	26 60       	sub	r0,102
800071b4:	80 00       	ld.sh	r0,r0[0x0]
800071b6:	39 b4       	mov	r4,-101
800071b8:	80 00       	ld.sh	r0,r0[0x0]
800071ba:	70 54       	ld.w	r4,r8[0x14]
800071bc:	44 52       	lddsp	r2,sp[0x114]
800071be:	4f 48       	lddpc	r8,8000738c <__avr32_udiv64+0xc>
800071c0:	4e 45       	lddpc	r5,80007350 <main+0xd0>
800071c2:	20 76       	sub	r6,7
800071c4:	30 2e       	mov	lr,2
800071c6:	31 0a       	mov	r10,16
800071c8:	00 00       	add	r0,r0
	...

800071cc <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
800071cc:	eb cd 40 80 	pushm	r7,lr
800071d0:	1a 97       	mov	r7,sp
800071d2:	20 cd       	sub	sp,48
800071d4:	ef 4c ff d4 	st.w	r7[-44],r12
800071d8:	16 98       	mov	r8,r11
800071da:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
800071de:	ef 38 ff d0 	ld.ub	r8,r7[-48]
800071e2:	ee f9 ff d4 	ld.w	r9,r7[-44]
800071e6:	ef 49 ff dc 	st.w	r7[-36],r9
800071ea:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
800071ee:	ef 39 ff db 	ld.ub	r9,r7[-37]
800071f2:	30 08       	mov	r8,0
800071f4:	f0 09 18 00 	cp.b	r9,r8
800071f8:	c2 10       	breq	8000723a <ioport_set_pin_level+0x6e>
800071fa:	ee f8 ff dc 	ld.w	r8,r7[-36]
800071fe:	ef 48 ff e0 	st.w	r7[-32],r8
80007202:	ee f8 ff e0 	ld.w	r8,r7[-32]
80007206:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000720a:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000720e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80007210:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80007214:	ee f8 ff e8 	ld.w	r8,r7[-24]
80007218:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000721a:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
8000721e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80007222:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80007226:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000722a:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000722e:	30 1a       	mov	r10,1
80007230:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80007234:	f1 49 00 54 	st.w	r8[84],r9
80007238:	c2 08       	rjmp	80007278 <ioport_set_pin_level+0xac>
8000723a:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000723e:	ef 48 ff f0 	st.w	r7[-16],r8
80007242:	ee f8 ff f0 	ld.w	r8,r7[-16]
80007246:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000724a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000724e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80007250:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80007254:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007258:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000725a:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
8000725e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80007262:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80007266:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000726a:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000726e:	30 1a       	mov	r10,1
80007270:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80007274:	f1 49 00 58 	st.w	r8[88],r9
}
80007278:	2f 4d       	sub	sp,-48
8000727a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000727e:	d7 03       	nop

80007280 <main>:
#include "communication.h"
#include "pid.h"
#include "ast_rtc.h"

int main (void)
{
80007280:	eb cd 40 c0 	pushm	r6-r7,lr
80007284:	1a 97       	mov	r7,sp
80007286:	20 3d       	sub	sp,12
	board_init();
80007288:	f0 1f 00 34 	mcall	80007358 <main+0xd8>

	usart_write_line(USART,"DROHNE v0.1\n");
8000728c:	4b 4b       	lddpc	r11,8000735c <main+0xdc>
8000728e:	fe 7c 30 00 	mov	r12,-53248
80007292:	f0 1f 00 34 	mcall	80007360 <main+0xe0>

	bool w_done = false;
80007296:	30 08       	mov	r8,0
80007298:	ef 68 ff ff 	st.b	r7[-1],r8
	ioport_set_pin_level(LED_R_SENS,LED_SENS_ON);
8000729c:	30 0b       	mov	r11,0
8000729e:	30 fc       	mov	r12,15
800072a0:	f0 1f 00 31 	mcall	80007364 <main+0xe4>
800072a4:	c0 28       	rjmp	800072a8 <main+0x28>
		//uint8_t calib_stat;
		//read_sensor_data(BNO055_CALIB_STAT_ADDR, &calib_stat, 1);
		
		//ioport_toggle_pin_level(GPIO_PA25);
				
	}
800072a6:	d7 03       	nop

	bool w_done = false;
	ioport_set_pin_level(LED_R_SENS,LED_SENS_ON);
	while (1)
	{
		if (!w_done)
800072a8:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800072ac:	ec 18 00 01 	eorl	r8,0x1
800072b0:	5c 58       	castu.b	r8
800072b2:	cf a0       	breq	800072a6 <main+0x26>
			//ioport_set_pin_level(LED_B_SENS,sensor_reg_page0.calib_stat==63?LED_SENS_ON:LED_SENS_OFF);
			
			//if(sensor_reg_page0.calib_stat == 0xff)
			//{
				//sensor_read_calibration();
				communication_frame_out.sensor_euler = sensor_read_euler();
800072b4:	4a d6       	lddpc	r6,80007368 <main+0xe8>
800072b6:	ee c8 00 0c 	sub	r8,r7,12
800072ba:	10 9c       	mov	r12,r8
800072bc:	f0 1f 00 2c 	mcall	8000736c <main+0xec>
800072c0:	0c 98       	mov	r8,r6
800072c2:	ee c9 00 0c 	sub	r9,r7,12
800072c6:	30 6a       	mov	r10,6
800072c8:	12 9b       	mov	r11,r9
800072ca:	10 9c       	mov	r12,r8
800072cc:	f0 1f 00 29 	mcall	80007370 <main+0xf0>
				if  (communication_frame_out.sensor_euler.h != 0 || communication_frame_out.sensor_euler.p != 0 || communication_frame_out.sensor_euler.r != 0)
800072d0:	4a 68       	lddpc	r8,80007368 <main+0xe8>
800072d2:	11 89       	ld.ub	r9,r8[0x0]
800072d4:	5c 59       	castu.b	r9
800072d6:	a9 69       	lsl	r9,0x8
800072d8:	11 98       	ld.ub	r8,r8[0x1]
800072da:	5c 58       	castu.b	r8
800072dc:	12 48       	or	r8,r9
800072de:	b1 68       	lsl	r8,0x10
800072e0:	b1 48       	asr	r8,0x10
800072e2:	5c 88       	casts.h	r8
800072e4:	c1 71       	brne	80007312 <main+0x92>
800072e6:	4a 18       	lddpc	r8,80007368 <main+0xe8>
800072e8:	11 c9       	ld.ub	r9,r8[0x4]
800072ea:	5c 59       	castu.b	r9
800072ec:	a9 69       	lsl	r9,0x8
800072ee:	11 d8       	ld.ub	r8,r8[0x5]
800072f0:	5c 58       	castu.b	r8
800072f2:	12 48       	or	r8,r9
800072f4:	b1 68       	lsl	r8,0x10
800072f6:	b1 48       	asr	r8,0x10
800072f8:	5c 88       	casts.h	r8
800072fa:	c0 c1       	brne	80007312 <main+0x92>
800072fc:	49 b8       	lddpc	r8,80007368 <main+0xe8>
800072fe:	11 a9       	ld.ub	r9,r8[0x2]
80007300:	5c 59       	castu.b	r9
80007302:	a9 69       	lsl	r9,0x8
80007304:	11 b8       	ld.ub	r8,r8[0x3]
80007306:	5c 58       	castu.b	r8
80007308:	12 48       	or	r8,r9
8000730a:	b1 68       	lsl	r8,0x10
8000730c:	b1 48       	asr	r8,0x10
8000730e:	5c 88       	casts.h	r8
80007310:	c1 f0       	breq	8000734e <main+0xce>
				{
						communication_frame_out.sensor_euler = sensor_read_euler();
80007312:	49 66       	lddpc	r6,80007368 <main+0xe8>
80007314:	ee c8 00 0c 	sub	r8,r7,12
80007318:	10 9c       	mov	r12,r8
8000731a:	f0 1f 00 15 	mcall	8000736c <main+0xec>
8000731e:	0c 98       	mov	r8,r6
80007320:	ee c9 00 0c 	sub	r9,r7,12
80007324:	30 6a       	mov	r10,6
80007326:	12 9b       	mov	r11,r9
80007328:	10 9c       	mov	r12,r8
8000732a:	f0 1f 00 12 	mcall	80007370 <main+0xf0>
						communication_frame_in.app_euler = communication_frame_out.sensor_euler;
8000732e:	49 28       	lddpc	r8,80007374 <main+0xf4>
80007330:	48 e9       	lddpc	r9,80007368 <main+0xe8>
80007332:	2f a8       	sub	r8,-6
80007334:	30 6a       	mov	r10,6
80007336:	12 9b       	mov	r11,r9
80007338:	10 9c       	mov	r12,r8
8000733a:	f0 1f 00 0e 	mcall	80007370 <main+0xf0>
						throotle = 0;
8000733e:	48 f8       	lddpc	r8,80007378 <main+0xf8>
80007340:	30 09       	mov	r9,0
80007342:	91 09       	st.w	r8[0x0],r9
						w_done = true;
80007344:	30 18       	mov	r8,1
80007346:	ef 68 ff ff 	st.b	r7[-1],r8
						pid_init();
8000734a:	f0 1f 00 0d 	mcall	8000737c <main+0xfc>
				}
				ioport_set_pin_level(LED_R_SENS,LED_SENS_OFF);
8000734e:	30 1b       	mov	r11,1
80007350:	30 fc       	mov	r12,15
80007352:	f0 1f 00 05 	mcall	80007364 <main+0xe4>
		//uint8_t calib_stat;
		//read_sensor_data(BNO055_CALIB_STAT_ADDR, &calib_stat, 1);
		
		//ioport_toggle_pin_level(GPIO_PA25);
				
	}
80007356:	ca 9b       	rjmp	800072a8 <main+0x28>
80007358:	80 00       	ld.sh	r0,r0[0x0]
8000735a:	71 4c       	ld.w	r12,r8[0x50]
8000735c:	80 00       	ld.sh	r0,r0[0x0]
8000735e:	71 bc       	ld.w	r12,r8[0x6c]
80007360:	80 00       	ld.sh	r0,r0[0x0]
80007362:	6d a8       	ld.w	r8,r6[0x68]
80007364:	80 00       	ld.sh	r0,r0[0x0]
80007366:	71 cc       	ld.w	r12,r8[0x70]
80007368:	00 00       	add	r0,r0
8000736a:	07 18       	ld.sh	r8,r3++
8000736c:	80 00       	ld.sh	r0,r0[0x0]
8000736e:	55 94       	stdsp	sp[0x164],r4
80007370:	80 00       	ld.sh	r0,r0[0x0]
80007372:	75 e4       	ld.w	r4,r10[0x78]
80007374:	00 00       	add	r0,r0
80007376:	07 00       	ld.w	r0,r3++
80007378:	00 00       	add	r0,r0
8000737a:	06 64       	and	r4,r3
8000737c:	80 00       	ld.sh	r0,r0[0x0]
8000737e:	43 c8       	lddsp	r8,sp[0xf0]

80007380 <__avr32_udiv64>:
80007380:	d4 31       	pushm	r0-r7,lr
80007382:	1a 97       	mov	r7,sp
80007384:	20 3d       	sub	sp,12
80007386:	10 9c       	mov	r12,r8
80007388:	12 9e       	mov	lr,r9
8000738a:	14 93       	mov	r3,r10
8000738c:	58 09       	cp.w	r9,0
8000738e:	e0 81 00 bd 	brne	80007508 <__avr32_udiv64+0x188>
80007392:	16 38       	cp.w	r8,r11
80007394:	e0 88 00 40 	brls	80007414 <__avr32_udiv64+0x94>
80007398:	f0 08 12 00 	clz	r8,r8
8000739c:	c0 d0       	breq	800073b6 <__avr32_udiv64+0x36>
8000739e:	f6 08 09 4b 	lsl	r11,r11,r8
800073a2:	f0 09 11 20 	rsub	r9,r8,32
800073a6:	f8 08 09 4c 	lsl	r12,r12,r8
800073aa:	f4 09 0a 49 	lsr	r9,r10,r9
800073ae:	f4 08 09 43 	lsl	r3,r10,r8
800073b2:	f3 eb 10 0b 	or	r11,r9,r11
800073b6:	f8 0e 16 10 	lsr	lr,r12,0x10
800073ba:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800073be:	f6 0e 0d 00 	divu	r0,r11,lr
800073c2:	e6 0b 16 10 	lsr	r11,r3,0x10
800073c6:	00 99       	mov	r9,r0
800073c8:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800073cc:	e0 0a 02 48 	mul	r8,r0,r10
800073d0:	10 3b       	cp.w	r11,r8
800073d2:	c0 a2       	brcc	800073e6 <__avr32_udiv64+0x66>
800073d4:	20 19       	sub	r9,1
800073d6:	18 0b       	add	r11,r12
800073d8:	18 3b       	cp.w	r11,r12
800073da:	c0 63       	brcs	800073e6 <__avr32_udiv64+0x66>
800073dc:	10 3b       	cp.w	r11,r8
800073de:	f7 b9 03 01 	sublo	r9,1
800073e2:	f7 dc e3 0b 	addcs	r11,r11,r12
800073e6:	f6 08 01 01 	sub	r1,r11,r8
800073ea:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
800073ee:	e2 0e 0d 00 	divu	r0,r1,lr
800073f2:	e7 e1 11 03 	or	r3,r3,r1<<0x10
800073f6:	00 98       	mov	r8,r0
800073f8:	e0 0a 02 4a 	mul	r10,r0,r10
800073fc:	14 33       	cp.w	r3,r10
800073fe:	c0 82       	brcc	8000740e <__avr32_udiv64+0x8e>
80007400:	20 18       	sub	r8,1
80007402:	18 03       	add	r3,r12
80007404:	18 33       	cp.w	r3,r12
80007406:	c0 43       	brcs	8000740e <__avr32_udiv64+0x8e>
80007408:	14 33       	cp.w	r3,r10
8000740a:	f7 b8 03 01 	sublo	r8,1
8000740e:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80007412:	cd f8       	rjmp	800075d0 <__avr32_udiv64+0x250>
80007414:	58 08       	cp.w	r8,0
80007416:	c0 51       	brne	80007420 <__avr32_udiv64+0xa0>
80007418:	30 19       	mov	r9,1
8000741a:	f2 08 0d 08 	divu	r8,r9,r8
8000741e:	10 9c       	mov	r12,r8
80007420:	f8 06 12 00 	clz	r6,r12
80007424:	c0 41       	brne	8000742c <__avr32_udiv64+0xac>
80007426:	18 1b       	sub	r11,r12
80007428:	30 19       	mov	r9,1
8000742a:	c4 08       	rjmp	800074aa <__avr32_udiv64+0x12a>
8000742c:	ec 01 11 20 	rsub	r1,r6,32
80007430:	f4 01 0a 49 	lsr	r9,r10,r1
80007434:	f8 06 09 4c 	lsl	r12,r12,r6
80007438:	f6 06 09 48 	lsl	r8,r11,r6
8000743c:	f6 01 0a 41 	lsr	r1,r11,r1
80007440:	f3 e8 10 08 	or	r8,r9,r8
80007444:	f8 03 16 10 	lsr	r3,r12,0x10
80007448:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000744c:	e2 03 0d 00 	divu	r0,r1,r3
80007450:	f0 0b 16 10 	lsr	r11,r8,0x10
80007454:	00 9e       	mov	lr,r0
80007456:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000745a:	e0 05 02 49 	mul	r9,r0,r5
8000745e:	12 3b       	cp.w	r11,r9
80007460:	c0 a2       	brcc	80007474 <__avr32_udiv64+0xf4>
80007462:	20 1e       	sub	lr,1
80007464:	18 0b       	add	r11,r12
80007466:	18 3b       	cp.w	r11,r12
80007468:	c0 63       	brcs	80007474 <__avr32_udiv64+0xf4>
8000746a:	12 3b       	cp.w	r11,r9
8000746c:	f7 be 03 01 	sublo	lr,1
80007470:	f7 dc e3 0b 	addcs	r11,r11,r12
80007474:	12 1b       	sub	r11,r9
80007476:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
8000747a:	f6 03 0d 02 	divu	r2,r11,r3
8000747e:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80007482:	04 99       	mov	r9,r2
80007484:	e4 05 02 4b 	mul	r11,r2,r5
80007488:	16 38       	cp.w	r8,r11
8000748a:	c0 a2       	brcc	8000749e <__avr32_udiv64+0x11e>
8000748c:	20 19       	sub	r9,1
8000748e:	18 08       	add	r8,r12
80007490:	18 38       	cp.w	r8,r12
80007492:	c0 63       	brcs	8000749e <__avr32_udiv64+0x11e>
80007494:	16 38       	cp.w	r8,r11
80007496:	f7 b9 03 01 	sublo	r9,1
8000749a:	f1 dc e3 08 	addcs	r8,r8,r12
8000749e:	f4 06 09 43 	lsl	r3,r10,r6
800074a2:	f0 0b 01 0b 	sub	r11,r8,r11
800074a6:	f3 ee 11 09 	or	r9,r9,lr<<0x10
800074aa:	f8 06 16 10 	lsr	r6,r12,0x10
800074ae:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
800074b2:	f6 06 0d 00 	divu	r0,r11,r6
800074b6:	e6 0b 16 10 	lsr	r11,r3,0x10
800074ba:	00 9a       	mov	r10,r0
800074bc:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800074c0:	e0 0e 02 48 	mul	r8,r0,lr
800074c4:	10 3b       	cp.w	r11,r8
800074c6:	c0 a2       	brcc	800074da <__avr32_udiv64+0x15a>
800074c8:	20 1a       	sub	r10,1
800074ca:	18 0b       	add	r11,r12
800074cc:	18 3b       	cp.w	r11,r12
800074ce:	c0 63       	brcs	800074da <__avr32_udiv64+0x15a>
800074d0:	10 3b       	cp.w	r11,r8
800074d2:	f7 ba 03 01 	sublo	r10,1
800074d6:	f7 dc e3 0b 	addcs	r11,r11,r12
800074da:	f6 08 01 01 	sub	r1,r11,r8
800074de:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
800074e2:	e2 06 0d 00 	divu	r0,r1,r6
800074e6:	e7 e1 11 03 	or	r3,r3,r1<<0x10
800074ea:	00 98       	mov	r8,r0
800074ec:	e0 0e 02 4b 	mul	r11,r0,lr
800074f0:	16 33       	cp.w	r3,r11
800074f2:	c0 82       	brcc	80007502 <__avr32_udiv64+0x182>
800074f4:	20 18       	sub	r8,1
800074f6:	18 03       	add	r3,r12
800074f8:	18 33       	cp.w	r3,r12
800074fa:	c0 43       	brcs	80007502 <__avr32_udiv64+0x182>
800074fc:	16 33       	cp.w	r3,r11
800074fe:	f7 b8 03 01 	sublo	r8,1
80007502:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80007506:	c6 98       	rjmp	800075d8 <__avr32_udiv64+0x258>
80007508:	16 39       	cp.w	r9,r11
8000750a:	e0 8b 00 65 	brhi	800075d4 <__avr32_udiv64+0x254>
8000750e:	f2 09 12 00 	clz	r9,r9
80007512:	c0 b1       	brne	80007528 <__avr32_udiv64+0x1a8>
80007514:	10 3a       	cp.w	r10,r8
80007516:	5f 2a       	srhs	r10
80007518:	1c 3b       	cp.w	r11,lr
8000751a:	5f b8       	srhi	r8
8000751c:	10 4a       	or	r10,r8
8000751e:	f2 0a 18 00 	cp.b	r10,r9
80007522:	c5 90       	breq	800075d4 <__avr32_udiv64+0x254>
80007524:	30 18       	mov	r8,1
80007526:	c5 98       	rjmp	800075d8 <__avr32_udiv64+0x258>
80007528:	f0 09 09 46 	lsl	r6,r8,r9
8000752c:	f2 03 11 20 	rsub	r3,r9,32
80007530:	fc 09 09 4e 	lsl	lr,lr,r9
80007534:	f0 03 0a 48 	lsr	r8,r8,r3
80007538:	f6 09 09 4c 	lsl	r12,r11,r9
8000753c:	f4 03 0a 42 	lsr	r2,r10,r3
80007540:	ef 46 ff f4 	st.w	r7[-12],r6
80007544:	f6 03 0a 43 	lsr	r3,r11,r3
80007548:	18 42       	or	r2,r12
8000754a:	f1 ee 10 0c 	or	r12,r8,lr
8000754e:	f8 01 16 10 	lsr	r1,r12,0x10
80007552:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80007556:	e6 01 0d 04 	divu	r4,r3,r1
8000755a:	e4 03 16 10 	lsr	r3,r2,0x10
8000755e:	08 9e       	mov	lr,r4
80007560:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80007564:	e8 06 02 48 	mul	r8,r4,r6
80007568:	10 33       	cp.w	r3,r8
8000756a:	c0 a2       	brcc	8000757e <__avr32_udiv64+0x1fe>
8000756c:	20 1e       	sub	lr,1
8000756e:	18 03       	add	r3,r12
80007570:	18 33       	cp.w	r3,r12
80007572:	c0 63       	brcs	8000757e <__avr32_udiv64+0x1fe>
80007574:	10 33       	cp.w	r3,r8
80007576:	f7 be 03 01 	sublo	lr,1
8000757a:	e7 dc e3 03 	addcs	r3,r3,r12
8000757e:	10 13       	sub	r3,r8
80007580:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80007584:	e6 01 0d 00 	divu	r0,r3,r1
80007588:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000758c:	00 98       	mov	r8,r0
8000758e:	e0 06 02 46 	mul	r6,r0,r6
80007592:	0c 3b       	cp.w	r11,r6
80007594:	c0 a2       	brcc	800075a8 <__avr32_udiv64+0x228>
80007596:	20 18       	sub	r8,1
80007598:	18 0b       	add	r11,r12
8000759a:	18 3b       	cp.w	r11,r12
8000759c:	c0 63       	brcs	800075a8 <__avr32_udiv64+0x228>
8000759e:	0c 3b       	cp.w	r11,r6
800075a0:	f7 dc e3 0b 	addcs	r11,r11,r12
800075a4:	f7 b8 03 01 	sublo	r8,1
800075a8:	f1 ee 11 08 	or	r8,r8,lr<<0x10
800075ac:	ee f4 ff f4 	ld.w	r4,r7[-12]
800075b0:	0c 1b       	sub	r11,r6
800075b2:	f0 04 06 42 	mulu.d	r2,r8,r4
800075b6:	06 95       	mov	r5,r3
800075b8:	16 35       	cp.w	r5,r11
800075ba:	e0 8b 00 0a 	brhi	800075ce <__avr32_udiv64+0x24e>
800075be:	5f 0b       	sreq	r11
800075c0:	f4 09 09 49 	lsl	r9,r10,r9
800075c4:	12 32       	cp.w	r2,r9
800075c6:	5f b9       	srhi	r9
800075c8:	f7 e9 00 09 	and	r9,r11,r9
800075cc:	c0 60       	breq	800075d8 <__avr32_udiv64+0x258>
800075ce:	20 18       	sub	r8,1
800075d0:	30 09       	mov	r9,0
800075d2:	c0 38       	rjmp	800075d8 <__avr32_udiv64+0x258>
800075d4:	30 09       	mov	r9,0
800075d6:	12 98       	mov	r8,r9
800075d8:	10 9a       	mov	r10,r8
800075da:	12 93       	mov	r3,r9
800075dc:	10 92       	mov	r2,r8
800075de:	12 9b       	mov	r11,r9
800075e0:	2f dd       	sub	sp,-12
800075e2:	d8 32       	popm	r0-r7,pc

800075e4 <memcpy>:
800075e4:	58 8a       	cp.w	r10,8
800075e6:	c2 f5       	brlt	80007644 <memcpy+0x60>
800075e8:	f9 eb 10 09 	or	r9,r12,r11
800075ec:	e2 19 00 03 	andl	r9,0x3,COH
800075f0:	e0 81 00 97 	brne	8000771e <memcpy+0x13a>
800075f4:	e0 4a 00 20 	cp.w	r10,32
800075f8:	c3 b4       	brge	8000766e <memcpy+0x8a>
800075fa:	f4 08 14 02 	asr	r8,r10,0x2
800075fe:	f0 09 11 08 	rsub	r9,r8,8
80007602:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80007606:	76 69       	ld.w	r9,r11[0x18]
80007608:	99 69       	st.w	r12[0x18],r9
8000760a:	76 59       	ld.w	r9,r11[0x14]
8000760c:	99 59       	st.w	r12[0x14],r9
8000760e:	76 49       	ld.w	r9,r11[0x10]
80007610:	99 49       	st.w	r12[0x10],r9
80007612:	76 39       	ld.w	r9,r11[0xc]
80007614:	99 39       	st.w	r12[0xc],r9
80007616:	76 29       	ld.w	r9,r11[0x8]
80007618:	99 29       	st.w	r12[0x8],r9
8000761a:	76 19       	ld.w	r9,r11[0x4]
8000761c:	99 19       	st.w	r12[0x4],r9
8000761e:	76 09       	ld.w	r9,r11[0x0]
80007620:	99 09       	st.w	r12[0x0],r9
80007622:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80007626:	f8 08 00 28 	add	r8,r12,r8<<0x2
8000762a:	e0 1a 00 03 	andl	r10,0x3
8000762e:	f4 0a 11 04 	rsub	r10,r10,4
80007632:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007636:	17 a9       	ld.ub	r9,r11[0x2]
80007638:	b0 a9       	st.b	r8[0x2],r9
8000763a:	17 99       	ld.ub	r9,r11[0x1]
8000763c:	b0 99       	st.b	r8[0x1],r9
8000763e:	17 89       	ld.ub	r9,r11[0x0]
80007640:	b0 89       	st.b	r8[0x0],r9
80007642:	5e fc       	retal	r12
80007644:	f4 0a 11 09 	rsub	r10,r10,9
80007648:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000764c:	17 f9       	ld.ub	r9,r11[0x7]
8000764e:	b8 f9       	st.b	r12[0x7],r9
80007650:	17 e9       	ld.ub	r9,r11[0x6]
80007652:	b8 e9       	st.b	r12[0x6],r9
80007654:	17 d9       	ld.ub	r9,r11[0x5]
80007656:	b8 d9       	st.b	r12[0x5],r9
80007658:	17 c9       	ld.ub	r9,r11[0x4]
8000765a:	b8 c9       	st.b	r12[0x4],r9
8000765c:	17 b9       	ld.ub	r9,r11[0x3]
8000765e:	b8 b9       	st.b	r12[0x3],r9
80007660:	17 a9       	ld.ub	r9,r11[0x2]
80007662:	b8 a9       	st.b	r12[0x2],r9
80007664:	17 99       	ld.ub	r9,r11[0x1]
80007666:	b8 99       	st.b	r12[0x1],r9
80007668:	17 89       	ld.ub	r9,r11[0x0]
8000766a:	b8 89       	st.b	r12[0x0],r9
8000766c:	5e fc       	retal	r12
8000766e:	eb cd 40 c0 	pushm	r6-r7,lr
80007672:	18 99       	mov	r9,r12
80007674:	22 0a       	sub	r10,32
80007676:	b7 07       	ld.d	r6,r11++
80007678:	b3 26       	st.d	r9++,r6
8000767a:	b7 07       	ld.d	r6,r11++
8000767c:	b3 26       	st.d	r9++,r6
8000767e:	b7 07       	ld.d	r6,r11++
80007680:	b3 26       	st.d	r9++,r6
80007682:	b7 07       	ld.d	r6,r11++
80007684:	b3 26       	st.d	r9++,r6
80007686:	22 0a       	sub	r10,32
80007688:	cf 74       	brge	80007676 <memcpy+0x92>
8000768a:	2f 0a       	sub	r10,-16
8000768c:	c0 65       	brlt	80007698 <memcpy+0xb4>
8000768e:	b7 07       	ld.d	r6,r11++
80007690:	b3 26       	st.d	r9++,r6
80007692:	b7 07       	ld.d	r6,r11++
80007694:	b3 26       	st.d	r9++,r6
80007696:	21 0a       	sub	r10,16
80007698:	5c 3a       	neg	r10
8000769a:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
8000769e:	d7 03       	nop
800076a0:	d7 03       	nop
800076a2:	f7 36 00 0e 	ld.ub	r6,r11[14]
800076a6:	f3 66 00 0e 	st.b	r9[14],r6
800076aa:	f7 36 00 0d 	ld.ub	r6,r11[13]
800076ae:	f3 66 00 0d 	st.b	r9[13],r6
800076b2:	f7 36 00 0c 	ld.ub	r6,r11[12]
800076b6:	f3 66 00 0c 	st.b	r9[12],r6
800076ba:	f7 36 00 0b 	ld.ub	r6,r11[11]
800076be:	f3 66 00 0b 	st.b	r9[11],r6
800076c2:	f7 36 00 0a 	ld.ub	r6,r11[10]
800076c6:	f3 66 00 0a 	st.b	r9[10],r6
800076ca:	f7 36 00 09 	ld.ub	r6,r11[9]
800076ce:	f3 66 00 09 	st.b	r9[9],r6
800076d2:	f7 36 00 08 	ld.ub	r6,r11[8]
800076d6:	f3 66 00 08 	st.b	r9[8],r6
800076da:	f7 36 00 07 	ld.ub	r6,r11[7]
800076de:	f3 66 00 07 	st.b	r9[7],r6
800076e2:	f7 36 00 06 	ld.ub	r6,r11[6]
800076e6:	f3 66 00 06 	st.b	r9[6],r6
800076ea:	f7 36 00 05 	ld.ub	r6,r11[5]
800076ee:	f3 66 00 05 	st.b	r9[5],r6
800076f2:	f7 36 00 04 	ld.ub	r6,r11[4]
800076f6:	f3 66 00 04 	st.b	r9[4],r6
800076fa:	f7 36 00 03 	ld.ub	r6,r11[3]
800076fe:	f3 66 00 03 	st.b	r9[3],r6
80007702:	f7 36 00 02 	ld.ub	r6,r11[2]
80007706:	f3 66 00 02 	st.b	r9[2],r6
8000770a:	f7 36 00 01 	ld.ub	r6,r11[1]
8000770e:	f3 66 00 01 	st.b	r9[1],r6
80007712:	f7 36 00 00 	ld.ub	r6,r11[0]
80007716:	f3 66 00 00 	st.b	r9[0],r6
8000771a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000771e:	20 1a       	sub	r10,1
80007720:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80007724:	f8 0a 0b 09 	st.b	r12[r10],r9
80007728:	cf b1       	brne	8000771e <memcpy+0x13a>
8000772a:	5e fc       	retal	r12

8000772c <sprintf>:
8000772c:	d4 01       	pushm	lr
8000772e:	21 7d       	sub	sp,92
80007730:	e0 68 ff ff 	mov	r8,65535
80007734:	ea 18 7f ff 	orh	r8,0x7fff
80007738:	50 58       	stdsp	sp[0x14],r8
8000773a:	50 28       	stdsp	sp[0x8],r8
8000773c:	e0 68 02 08 	mov	r8,520
80007740:	ba 68       	st.h	sp[0xc],r8
80007742:	3f f8       	mov	r8,-1
80007744:	ba 78       	st.h	sp[0xe],r8
80007746:	e0 68 00 f8 	mov	r8,248
8000774a:	50 4c       	stdsp	sp[0x10],r12
8000774c:	16 9a       	mov	r10,r11
8000774e:	50 0c       	stdsp	sp[0x0],r12
80007750:	fa c9 ff a0 	sub	r9,sp,-96
80007754:	70 0c       	ld.w	r12,r8[0x0]
80007756:	1a 9b       	mov	r11,sp
80007758:	c9 ed       	rcall	80007a94 <_vfprintf_r>
8000775a:	30 09       	mov	r9,0
8000775c:	40 08       	lddsp	r8,sp[0x0]
8000775e:	b0 89       	st.b	r8[0x0],r9
80007760:	2e 9d       	sub	sp,-92
80007762:	d8 02       	popm	pc

80007764 <get_arg>:
80007764:	d4 31       	pushm	r0-r7,lr
80007766:	20 8d       	sub	sp,32
80007768:	fa c4 ff bc 	sub	r4,sp,-68
8000776c:	50 4b       	stdsp	sp[0x10],r11
8000776e:	68 2e       	ld.w	lr,r4[0x8]
80007770:	50 58       	stdsp	sp[0x14],r8
80007772:	12 96       	mov	r6,r9
80007774:	7c 0b       	ld.w	r11,lr[0x0]
80007776:	70 05       	ld.w	r5,r8[0x0]
80007778:	50 6e       	stdsp	sp[0x18],lr
8000777a:	58 0b       	cp.w	r11,0
8000777c:	f4 0b 17 00 	moveq	r11,r10
80007780:	68 03       	ld.w	r3,r4[0x0]
80007782:	68 11       	ld.w	r1,r4[0x4]
80007784:	40 49       	lddsp	r9,sp[0x10]
80007786:	30 08       	mov	r8,0
80007788:	c2 89       	rjmp	800079d8 <get_arg+0x274>
8000778a:	2f fb       	sub	r11,-1
8000778c:	32 5c       	mov	r12,37
8000778e:	17 8a       	ld.ub	r10,r11[0x0]
80007790:	f8 0a 18 00 	cp.b	r10,r12
80007794:	5f 1e       	srne	lr
80007796:	f0 0a 18 00 	cp.b	r10,r8
8000779a:	5f 1c       	srne	r12
8000779c:	fd ec 00 0c 	and	r12,lr,r12
800077a0:	f0 0c 18 00 	cp.b	r12,r8
800077a4:	cf 31       	brne	8000778a <get_arg+0x26>
800077a6:	58 0a       	cp.w	r10,0
800077a8:	e0 80 01 25 	breq	800079f2 <get_arg+0x28e>
800077ac:	30 0c       	mov	r12,0
800077ae:	3f fa       	mov	r10,-1
800077b0:	18 90       	mov	r0,r12
800077b2:	50 3a       	stdsp	sp[0xc],r10
800077b4:	18 94       	mov	r4,r12
800077b6:	18 92       	mov	r2,r12
800077b8:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
800077bc:	16 97       	mov	r7,r11
800077be:	50 7c       	stdsp	sp[0x1c],r12
800077c0:	fe cc a3 c4 	sub	r12,pc,-23612
800077c4:	0f 3a       	ld.ub	r10,r7++
800077c6:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
800077ca:	40 7c       	lddsp	r12,sp[0x1c]
800077cc:	1c 0c       	add	r12,lr
800077ce:	fe ce a4 9a 	sub	lr,pc,-23398
800077d2:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
800077d6:	20 1e       	sub	lr,1
800077d8:	50 0e       	stdsp	sp[0x0],lr
800077da:	fe ce a5 12 	sub	lr,pc,-23278
800077de:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
800077e2:	50 7c       	stdsp	sp[0x1c],r12
800077e4:	40 0c       	lddsp	r12,sp[0x0]
800077e6:	58 7c       	cp.w	r12,7
800077e8:	e0 8b 00 f1 	brhi	800079ca <get_arg+0x266>
800077ec:	fe ce a6 c4 	sub	lr,pc,-22844
800077f0:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
800077f4:	36 8b       	mov	r11,104
800077f6:	f6 0a 18 00 	cp.b	r10,r11
800077fa:	e0 80 00 e8 	breq	800079ca <get_arg+0x266>
800077fe:	37 1b       	mov	r11,113
80007800:	f6 0a 18 00 	cp.b	r10,r11
80007804:	c0 70       	breq	80007812 <get_arg+0xae>
80007806:	34 cb       	mov	r11,76
80007808:	f6 0a 18 00 	cp.b	r10,r11
8000780c:	c0 51       	brne	80007816 <get_arg+0xb2>
8000780e:	a3 b4       	sbr	r4,0x3
80007810:	cd d8       	rjmp	800079ca <get_arg+0x266>
80007812:	a5 b4       	sbr	r4,0x5
80007814:	cd b8       	rjmp	800079ca <get_arg+0x266>
80007816:	08 9a       	mov	r10,r4
80007818:	0e 9b       	mov	r11,r7
8000781a:	a5 aa       	sbr	r10,0x4
8000781c:	17 3c       	ld.ub	r12,r11++
8000781e:	a5 b4       	sbr	r4,0x5
80007820:	36 ce       	mov	lr,108
80007822:	fc 0c 18 00 	cp.b	r12,lr
80007826:	e0 80 00 d3 	breq	800079cc <get_arg+0x268>
8000782a:	14 94       	mov	r4,r10
8000782c:	cc f8       	rjmp	800079ca <get_arg+0x266>
8000782e:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80007832:	36 7c       	mov	r12,103
80007834:	f8 0a 18 00 	cp.b	r10,r12
80007838:	e0 8b 00 27 	brhi	80007886 <get_arg+0x122>
8000783c:	36 5b       	mov	r11,101
8000783e:	f6 0a 18 00 	cp.b	r10,r11
80007842:	c4 82       	brcc	800078d2 <get_arg+0x16e>
80007844:	34 fb       	mov	r11,79
80007846:	f6 0a 18 00 	cp.b	r10,r11
8000784a:	c4 80       	breq	800078da <get_arg+0x176>
8000784c:	e0 8b 00 0c 	brhi	80007864 <get_arg+0x100>
80007850:	34 5b       	mov	r11,69
80007852:	f6 0a 18 00 	cp.b	r10,r11
80007856:	c3 e0       	breq	800078d2 <get_arg+0x16e>
80007858:	34 7b       	mov	r11,71
8000785a:	f6 0a 18 00 	cp.b	r10,r11
8000785e:	c3 a0       	breq	800078d2 <get_arg+0x16e>
80007860:	34 4b       	mov	r11,68
80007862:	c0 88       	rjmp	80007872 <get_arg+0x10e>
80007864:	35 8b       	mov	r11,88
80007866:	f6 0a 18 00 	cp.b	r10,r11
8000786a:	c2 c0       	breq	800078c2 <get_arg+0x15e>
8000786c:	e0 8b 00 07 	brhi	8000787a <get_arg+0x116>
80007870:	35 5b       	mov	r11,85
80007872:	f6 0a 18 00 	cp.b	r10,r11
80007876:	c3 51       	brne	800078e0 <get_arg+0x17c>
80007878:	c3 18       	rjmp	800078da <get_arg+0x176>
8000787a:	36 3b       	mov	r11,99
8000787c:	f6 0a 18 00 	cp.b	r10,r11
80007880:	c2 f0       	breq	800078de <get_arg+0x17a>
80007882:	36 4b       	mov	r11,100
80007884:	c0 e8       	rjmp	800078a0 <get_arg+0x13c>
80007886:	37 0b       	mov	r11,112
80007888:	f6 0a 18 00 	cp.b	r10,r11
8000788c:	c2 50       	breq	800078d6 <get_arg+0x172>
8000788e:	e0 8b 00 0d 	brhi	800078a8 <get_arg+0x144>
80007892:	36 eb       	mov	r11,110
80007894:	f6 0a 18 00 	cp.b	r10,r11
80007898:	c1 f0       	breq	800078d6 <get_arg+0x172>
8000789a:	e0 8b 00 14 	brhi	800078c2 <get_arg+0x15e>
8000789e:	36 9b       	mov	r11,105
800078a0:	f6 0a 18 00 	cp.b	r10,r11
800078a4:	c1 e1       	brne	800078e0 <get_arg+0x17c>
800078a6:	c0 e8       	rjmp	800078c2 <get_arg+0x15e>
800078a8:	37 5b       	mov	r11,117
800078aa:	f6 0a 18 00 	cp.b	r10,r11
800078ae:	c0 a0       	breq	800078c2 <get_arg+0x15e>
800078b0:	37 8b       	mov	r11,120
800078b2:	f6 0a 18 00 	cp.b	r10,r11
800078b6:	c0 60       	breq	800078c2 <get_arg+0x15e>
800078b8:	37 3b       	mov	r11,115
800078ba:	f6 0a 18 00 	cp.b	r10,r11
800078be:	c1 11       	brne	800078e0 <get_arg+0x17c>
800078c0:	c0 b8       	rjmp	800078d6 <get_arg+0x172>
800078c2:	ed b4 00 04 	bld	r4,0x4
800078c6:	c0 a0       	breq	800078da <get_arg+0x176>
800078c8:	ed b4 00 05 	bld	r4,0x5
800078cc:	c0 91       	brne	800078de <get_arg+0x17a>
800078ce:	30 20       	mov	r0,2
800078d0:	c0 88       	rjmp	800078e0 <get_arg+0x17c>
800078d2:	30 40       	mov	r0,4
800078d4:	c0 68       	rjmp	800078e0 <get_arg+0x17c>
800078d6:	30 30       	mov	r0,3
800078d8:	c0 48       	rjmp	800078e0 <get_arg+0x17c>
800078da:	30 10       	mov	r0,1
800078dc:	c0 28       	rjmp	800078e0 <get_arg+0x17c>
800078de:	30 00       	mov	r0,0
800078e0:	40 3b       	lddsp	r11,sp[0xc]
800078e2:	5b fb       	cp.w	r11,-1
800078e4:	c0 40       	breq	800078ec <get_arg+0x188>
800078e6:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
800078ea:	c7 08       	rjmp	800079ca <get_arg+0x266>
800078ec:	58 60       	cp.w	r0,6
800078ee:	e0 8b 00 6e 	brhi	800079ca <get_arg+0x266>
800078f2:	6c 0a       	ld.w	r10,r6[0x0]
800078f4:	ea cc ff ff 	sub	r12,r5,-1
800078f8:	fe ce a7 b0 	sub	lr,pc,-22608
800078fc:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80007900:	f4 cb ff f8 	sub	r11,r10,-8
80007904:	8d 0b       	st.w	r6[0x0],r11
80007906:	f4 ea 00 00 	ld.d	r10,r10[0]
8000790a:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000790e:	c0 f8       	rjmp	8000792c <get_arg+0x1c8>
80007910:	f4 cb ff fc 	sub	r11,r10,-4
80007914:	8d 0b       	st.w	r6[0x0],r11
80007916:	74 0a       	ld.w	r10,r10[0x0]
80007918:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000791c:	c0 88       	rjmp	8000792c <get_arg+0x1c8>
8000791e:	f4 cb ff f8 	sub	r11,r10,-8
80007922:	8d 0b       	st.w	r6[0x0],r11
80007924:	f4 ea 00 00 	ld.d	r10,r10[0]
80007928:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000792c:	0e 9b       	mov	r11,r7
8000792e:	18 95       	mov	r5,r12
80007930:	c4 e8       	rjmp	800079cc <get_arg+0x268>
80007932:	62 0a       	ld.w	r10,r1[0x0]
80007934:	5b fa       	cp.w	r10,-1
80007936:	c0 b1       	brne	8000794c <get_arg+0x1e8>
80007938:	50 19       	stdsp	sp[0x4],r9
8000793a:	50 28       	stdsp	sp[0x8],r8
8000793c:	e0 6a 00 80 	mov	r10,128
80007940:	30 0b       	mov	r11,0
80007942:	02 9c       	mov	r12,r1
80007944:	e0 a0 1d 78 	rcall	8000b434 <memset>
80007948:	40 28       	lddsp	r8,sp[0x8]
8000794a:	40 19       	lddsp	r9,sp[0x4]
8000794c:	e4 cc 00 01 	sub	r12,r2,1
80007950:	0e 9b       	mov	r11,r7
80007952:	50 3c       	stdsp	sp[0xc],r12
80007954:	f2 0c 0c 49 	max	r9,r9,r12
80007958:	c3 a8       	rjmp	800079cc <get_arg+0x268>
8000795a:	62 0a       	ld.w	r10,r1[0x0]
8000795c:	5b fa       	cp.w	r10,-1
8000795e:	c0 b1       	brne	80007974 <get_arg+0x210>
80007960:	50 19       	stdsp	sp[0x4],r9
80007962:	50 28       	stdsp	sp[0x8],r8
80007964:	e0 6a 00 80 	mov	r10,128
80007968:	30 0b       	mov	r11,0
8000796a:	02 9c       	mov	r12,r1
8000796c:	e0 a0 1d 64 	rcall	8000b434 <memset>
80007970:	40 28       	lddsp	r8,sp[0x8]
80007972:	40 19       	lddsp	r9,sp[0x4]
80007974:	20 12       	sub	r2,1
80007976:	30 0a       	mov	r10,0
80007978:	0e 9b       	mov	r11,r7
8000797a:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
8000797e:	f2 02 0c 49 	max	r9,r9,r2
80007982:	c2 58       	rjmp	800079cc <get_arg+0x268>
80007984:	16 97       	mov	r7,r11
80007986:	6c 0a       	ld.w	r10,r6[0x0]
80007988:	f4 cb ff fc 	sub	r11,r10,-4
8000798c:	8d 0b       	st.w	r6[0x0],r11
8000798e:	74 0a       	ld.w	r10,r10[0x0]
80007990:	0e 9b       	mov	r11,r7
80007992:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80007996:	2f f5       	sub	r5,-1
80007998:	c1 a8       	rjmp	800079cc <get_arg+0x268>
8000799a:	f4 c2 00 30 	sub	r2,r10,48
8000799e:	c0 68       	rjmp	800079aa <get_arg+0x246>
800079a0:	e4 02 00 22 	add	r2,r2,r2<<0x2
800079a4:	2f f7       	sub	r7,-1
800079a6:	f4 02 00 12 	add	r2,r10,r2<<0x1
800079aa:	0f 8a       	ld.ub	r10,r7[0x0]
800079ac:	58 0a       	cp.w	r10,0
800079ae:	c0 e0       	breq	800079ca <get_arg+0x266>
800079b0:	23 0a       	sub	r10,48
800079b2:	58 9a       	cp.w	r10,9
800079b4:	fe 98 ff f6 	brls	800079a0 <get_arg+0x23c>
800079b8:	c0 98       	rjmp	800079ca <get_arg+0x266>
800079ba:	2f f7       	sub	r7,-1
800079bc:	0f 8a       	ld.ub	r10,r7[0x0]
800079be:	58 0a       	cp.w	r10,0
800079c0:	c0 50       	breq	800079ca <get_arg+0x266>
800079c2:	23 0a       	sub	r10,48
800079c4:	58 9a       	cp.w	r10,9
800079c6:	fe 98 ff fa 	brls	800079ba <get_arg+0x256>
800079ca:	0e 9b       	mov	r11,r7
800079cc:	40 7c       	lddsp	r12,sp[0x1c]
800079ce:	30 ba       	mov	r10,11
800079d0:	f4 0c 18 00 	cp.b	r12,r10
800079d4:	fe 91 fe f2 	brne	800077b8 <get_arg+0x54>
800079d8:	40 42       	lddsp	r2,sp[0x10]
800079da:	17 8c       	ld.ub	r12,r11[0x0]
800079dc:	0a 32       	cp.w	r2,r5
800079de:	5f 4a       	srge	r10
800079e0:	f0 0c 18 00 	cp.b	r12,r8
800079e4:	5f 1c       	srne	r12
800079e6:	f9 ea 00 0a 	and	r10,r12,r10
800079ea:	f0 0a 18 00 	cp.b	r10,r8
800079ee:	fe 91 fe cf 	brne	8000778c <get_arg+0x28>
800079f2:	30 08       	mov	r8,0
800079f4:	40 4e       	lddsp	lr,sp[0x10]
800079f6:	17 8a       	ld.ub	r10,r11[0x0]
800079f8:	e2 05 00 21 	add	r1,r1,r5<<0x2
800079fc:	f0 0a 18 00 	cp.b	r10,r8
80007a00:	fc 09 17 10 	movne	r9,lr
80007a04:	e6 05 00 38 	add	r8,r3,r5<<0x3
80007a08:	06 9e       	mov	lr,r3
80007a0a:	c2 a8       	rjmp	80007a5e <get_arg+0x2fa>
80007a0c:	62 0a       	ld.w	r10,r1[0x0]
80007a0e:	58 3a       	cp.w	r10,3
80007a10:	c1 e0       	breq	80007a4c <get_arg+0x2e8>
80007a12:	e0 89 00 07 	brgt	80007a20 <get_arg+0x2bc>
80007a16:	58 1a       	cp.w	r10,1
80007a18:	c1 a0       	breq	80007a4c <get_arg+0x2e8>
80007a1a:	58 2a       	cp.w	r10,2
80007a1c:	c1 81       	brne	80007a4c <get_arg+0x2e8>
80007a1e:	c0 58       	rjmp	80007a28 <get_arg+0x2c4>
80007a20:	58 5a       	cp.w	r10,5
80007a22:	c0 c0       	breq	80007a3a <get_arg+0x2d6>
80007a24:	c0 b5       	brlt	80007a3a <get_arg+0x2d6>
80007a26:	c1 38       	rjmp	80007a4c <get_arg+0x2e8>
80007a28:	6c 0a       	ld.w	r10,r6[0x0]
80007a2a:	f4 cc ff f8 	sub	r12,r10,-8
80007a2e:	8d 0c       	st.w	r6[0x0],r12
80007a30:	f4 e2 00 00 	ld.d	r2,r10[0]
80007a34:	f0 e3 00 00 	st.d	r8[0],r2
80007a38:	c1 08       	rjmp	80007a58 <get_arg+0x2f4>
80007a3a:	6c 0a       	ld.w	r10,r6[0x0]
80007a3c:	f4 cc ff f8 	sub	r12,r10,-8
80007a40:	8d 0c       	st.w	r6[0x0],r12
80007a42:	f4 e2 00 00 	ld.d	r2,r10[0]
80007a46:	f0 e3 00 00 	st.d	r8[0],r2
80007a4a:	c0 78       	rjmp	80007a58 <get_arg+0x2f4>
80007a4c:	6c 0a       	ld.w	r10,r6[0x0]
80007a4e:	f4 cc ff fc 	sub	r12,r10,-4
80007a52:	8d 0c       	st.w	r6[0x0],r12
80007a54:	74 0a       	ld.w	r10,r10[0x0]
80007a56:	91 0a       	st.w	r8[0x0],r10
80007a58:	2f f5       	sub	r5,-1
80007a5a:	2f 88       	sub	r8,-8
80007a5c:	2f c1       	sub	r1,-4
80007a5e:	12 35       	cp.w	r5,r9
80007a60:	fe 9a ff d6 	brle	80007a0c <get_arg+0x2a8>
80007a64:	1c 93       	mov	r3,lr
80007a66:	40 52       	lddsp	r2,sp[0x14]
80007a68:	40 6e       	lddsp	lr,sp[0x18]
80007a6a:	85 05       	st.w	r2[0x0],r5
80007a6c:	9d 0b       	st.w	lr[0x0],r11
80007a6e:	40 4b       	lddsp	r11,sp[0x10]
80007a70:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
80007a74:	2f 8d       	sub	sp,-32
80007a76:	d8 32       	popm	r0-r7,pc

80007a78 <__sprint_r>:
80007a78:	d4 21       	pushm	r4-r7,lr
80007a7a:	14 97       	mov	r7,r10
80007a7c:	74 28       	ld.w	r8,r10[0x8]
80007a7e:	58 08       	cp.w	r8,0
80007a80:	c0 41       	brne	80007a88 <__sprint_r+0x10>
80007a82:	95 18       	st.w	r10[0x4],r8
80007a84:	10 9c       	mov	r12,r8
80007a86:	d8 22       	popm	r4-r7,pc
80007a88:	e0 a0 18 b4 	rcall	8000abf0 <__sfvwrite_r>
80007a8c:	30 08       	mov	r8,0
80007a8e:	8f 18       	st.w	r7[0x4],r8
80007a90:	8f 28       	st.w	r7[0x8],r8
80007a92:	d8 22       	popm	r4-r7,pc

80007a94 <_vfprintf_r>:
80007a94:	d4 31       	pushm	r0-r7,lr
80007a96:	fa cd 06 bc 	sub	sp,sp,1724
80007a9a:	51 09       	stdsp	sp[0x40],r9
80007a9c:	16 91       	mov	r1,r11
80007a9e:	14 97       	mov	r7,r10
80007aa0:	18 95       	mov	r5,r12
80007aa2:	e0 a0 1a 1d 	rcall	8000aedc <_localeconv_r>
80007aa6:	78 0c       	ld.w	r12,r12[0x0]
80007aa8:	50 cc       	stdsp	sp[0x30],r12
80007aaa:	58 05       	cp.w	r5,0
80007aac:	c0 70       	breq	80007aba <_vfprintf_r+0x26>
80007aae:	6a 68       	ld.w	r8,r5[0x18]
80007ab0:	58 08       	cp.w	r8,0
80007ab2:	c0 41       	brne	80007aba <_vfprintf_r+0x26>
80007ab4:	0a 9c       	mov	r12,r5
80007ab6:	e0 a0 17 3d 	rcall	8000a930 <__sinit>
80007aba:	fe c8 a5 ae 	sub	r8,pc,-23122
80007abe:	10 31       	cp.w	r1,r8
80007ac0:	c0 31       	brne	80007ac6 <_vfprintf_r+0x32>
80007ac2:	6a 01       	ld.w	r1,r5[0x0]
80007ac4:	c0 c8       	rjmp	80007adc <_vfprintf_r+0x48>
80007ac6:	fe c8 a5 9a 	sub	r8,pc,-23142
80007aca:	10 31       	cp.w	r1,r8
80007acc:	c0 31       	brne	80007ad2 <_vfprintf_r+0x3e>
80007ace:	6a 11       	ld.w	r1,r5[0x4]
80007ad0:	c0 68       	rjmp	80007adc <_vfprintf_r+0x48>
80007ad2:	fe c8 a5 86 	sub	r8,pc,-23162
80007ad6:	10 31       	cp.w	r1,r8
80007ad8:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80007adc:	82 68       	ld.sh	r8,r1[0xc]
80007ade:	ed b8 00 03 	bld	r8,0x3
80007ae2:	c0 41       	brne	80007aea <_vfprintf_r+0x56>
80007ae4:	62 48       	ld.w	r8,r1[0x10]
80007ae6:	58 08       	cp.w	r8,0
80007ae8:	c0 71       	brne	80007af6 <_vfprintf_r+0x62>
80007aea:	02 9b       	mov	r11,r1
80007aec:	0a 9c       	mov	r12,r5
80007aee:	e0 a0 0f 5d 	rcall	800099a8 <__swsetup_r>
80007af2:	e0 81 0f 54 	brne	8000999a <_vfprintf_r+0x1f06>
80007af6:	82 68       	ld.sh	r8,r1[0xc]
80007af8:	10 99       	mov	r9,r8
80007afa:	e2 19 00 1a 	andl	r9,0x1a,COH
80007afe:	58 a9       	cp.w	r9,10
80007b00:	c3 c1       	brne	80007b78 <_vfprintf_r+0xe4>
80007b02:	82 79       	ld.sh	r9,r1[0xe]
80007b04:	30 0a       	mov	r10,0
80007b06:	f4 09 19 00 	cp.h	r9,r10
80007b0a:	c3 75       	brlt	80007b78 <_vfprintf_r+0xe4>
80007b0c:	a1 d8       	cbr	r8,0x1
80007b0e:	fb 58 05 d0 	st.h	sp[1488],r8
80007b12:	62 88       	ld.w	r8,r1[0x20]
80007b14:	fb 48 05 e4 	st.w	sp[1508],r8
80007b18:	62 a8       	ld.w	r8,r1[0x28]
80007b1a:	fb 48 05 ec 	st.w	sp[1516],r8
80007b1e:	fa c8 ff bc 	sub	r8,sp,-68
80007b22:	fb 48 05 d4 	st.w	sp[1492],r8
80007b26:	fb 48 05 c4 	st.w	sp[1476],r8
80007b2a:	e0 68 04 00 	mov	r8,1024
80007b2e:	fb 48 05 d8 	st.w	sp[1496],r8
80007b32:	fb 48 05 cc 	st.w	sp[1484],r8
80007b36:	30 08       	mov	r8,0
80007b38:	fb 59 05 d2 	st.h	sp[1490],r9
80007b3c:	0e 9a       	mov	r10,r7
80007b3e:	41 09       	lddsp	r9,sp[0x40]
80007b40:	fa c7 fa 3c 	sub	r7,sp,-1476
80007b44:	fb 48 05 dc 	st.w	sp[1500],r8
80007b48:	0a 9c       	mov	r12,r5
80007b4a:	0e 9b       	mov	r11,r7
80007b4c:	ca 4f       	rcall	80007a94 <_vfprintf_r>
80007b4e:	50 bc       	stdsp	sp[0x2c],r12
80007b50:	c0 95       	brlt	80007b62 <_vfprintf_r+0xce>
80007b52:	0e 9b       	mov	r11,r7
80007b54:	0a 9c       	mov	r12,r5
80007b56:	e0 a0 16 15 	rcall	8000a780 <_fflush_r>
80007b5a:	40 be       	lddsp	lr,sp[0x2c]
80007b5c:	f9 be 01 ff 	movne	lr,-1
80007b60:	50 be       	stdsp	sp[0x2c],lr
80007b62:	fb 08 05 d0 	ld.sh	r8,sp[1488]
80007b66:	ed b8 00 06 	bld	r8,0x6
80007b6a:	e0 81 0f 1a 	brne	8000999e <_vfprintf_r+0x1f0a>
80007b6e:	82 68       	ld.sh	r8,r1[0xc]
80007b70:	a7 a8       	sbr	r8,0x6
80007b72:	a2 68       	st.h	r1[0xc],r8
80007b74:	e0 8f 0f 15 	bral	8000999e <_vfprintf_r+0x1f0a>
80007b78:	30 08       	mov	r8,0
80007b7a:	fb 48 06 b4 	st.w	sp[1716],r8
80007b7e:	fb 48 06 90 	st.w	sp[1680],r8
80007b82:	fb 48 06 8c 	st.w	sp[1676],r8
80007b86:	fb 48 06 b0 	st.w	sp[1712],r8
80007b8a:	30 08       	mov	r8,0
80007b8c:	30 09       	mov	r9,0
80007b8e:	50 a7       	stdsp	sp[0x28],r7
80007b90:	50 78       	stdsp	sp[0x1c],r8
80007b92:	fa c3 f9 e0 	sub	r3,sp,-1568
80007b96:	3f f8       	mov	r8,-1
80007b98:	50 59       	stdsp	sp[0x14],r9
80007b9a:	fb 43 06 88 	st.w	sp[1672],r3
80007b9e:	fb 48 05 44 	st.w	sp[1348],r8
80007ba2:	12 9c       	mov	r12,r9
80007ba4:	50 69       	stdsp	sp[0x18],r9
80007ba6:	50 d9       	stdsp	sp[0x34],r9
80007ba8:	50 e9       	stdsp	sp[0x38],r9
80007baa:	50 b9       	stdsp	sp[0x2c],r9
80007bac:	12 97       	mov	r7,r9
80007bae:	0a 94       	mov	r4,r5
80007bb0:	40 a2       	lddsp	r2,sp[0x28]
80007bb2:	32 5a       	mov	r10,37
80007bb4:	30 08       	mov	r8,0
80007bb6:	c0 28       	rjmp	80007bba <_vfprintf_r+0x126>
80007bb8:	2f f2       	sub	r2,-1
80007bba:	05 89       	ld.ub	r9,r2[0x0]
80007bbc:	f0 09 18 00 	cp.b	r9,r8
80007bc0:	5f 1b       	srne	r11
80007bc2:	f4 09 18 00 	cp.b	r9,r10
80007bc6:	5f 19       	srne	r9
80007bc8:	f3 eb 00 0b 	and	r11,r9,r11
80007bcc:	f0 0b 18 00 	cp.b	r11,r8
80007bd0:	cf 41       	brne	80007bb8 <_vfprintf_r+0x124>
80007bd2:	40 ab       	lddsp	r11,sp[0x28]
80007bd4:	e4 0b 01 06 	sub	r6,r2,r11
80007bd8:	c1 e0       	breq	80007c14 <_vfprintf_r+0x180>
80007bda:	fa f8 06 90 	ld.w	r8,sp[1680]
80007bde:	0c 08       	add	r8,r6
80007be0:	87 0b       	st.w	r3[0x0],r11
80007be2:	fb 48 06 90 	st.w	sp[1680],r8
80007be6:	87 16       	st.w	r3[0x4],r6
80007be8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007bec:	2f f8       	sub	r8,-1
80007bee:	fb 48 06 8c 	st.w	sp[1676],r8
80007bf2:	58 78       	cp.w	r8,7
80007bf4:	e0 89 00 04 	brgt	80007bfc <_vfprintf_r+0x168>
80007bf8:	2f 83       	sub	r3,-8
80007bfa:	c0 a8       	rjmp	80007c0e <_vfprintf_r+0x17a>
80007bfc:	fa ca f9 78 	sub	r10,sp,-1672
80007c00:	02 9b       	mov	r11,r1
80007c02:	08 9c       	mov	r12,r4
80007c04:	c3 af       	rcall	80007a78 <__sprint_r>
80007c06:	e0 81 0e c6 	brne	80009992 <_vfprintf_r+0x1efe>
80007c0a:	fa c3 f9 e0 	sub	r3,sp,-1568
80007c0e:	40 ba       	lddsp	r10,sp[0x2c]
80007c10:	0c 0a       	add	r10,r6
80007c12:	50 ba       	stdsp	sp[0x2c],r10
80007c14:	05 89       	ld.ub	r9,r2[0x0]
80007c16:	30 08       	mov	r8,0
80007c18:	f0 09 18 00 	cp.b	r9,r8
80007c1c:	e0 80 0e aa 	breq	80009970 <_vfprintf_r+0x1edc>
80007c20:	30 09       	mov	r9,0
80007c22:	fb 68 06 bb 	st.b	sp[1723],r8
80007c26:	0e 96       	mov	r6,r7
80007c28:	e4 c8 ff ff 	sub	r8,r2,-1
80007c2c:	3f fe       	mov	lr,-1
80007c2e:	50 93       	stdsp	sp[0x24],r3
80007c30:	50 41       	stdsp	sp[0x10],r1
80007c32:	0e 93       	mov	r3,r7
80007c34:	04 91       	mov	r1,r2
80007c36:	50 89       	stdsp	sp[0x20],r9
80007c38:	50 a8       	stdsp	sp[0x28],r8
80007c3a:	50 2e       	stdsp	sp[0x8],lr
80007c3c:	50 39       	stdsp	sp[0xc],r9
80007c3e:	12 95       	mov	r5,r9
80007c40:	12 90       	mov	r0,r9
80007c42:	10 97       	mov	r7,r8
80007c44:	08 92       	mov	r2,r4
80007c46:	c0 78       	rjmp	80007c54 <_vfprintf_r+0x1c0>
80007c48:	3f fc       	mov	r12,-1
80007c4a:	08 97       	mov	r7,r4
80007c4c:	50 2c       	stdsp	sp[0x8],r12
80007c4e:	c0 38       	rjmp	80007c54 <_vfprintf_r+0x1c0>
80007c50:	30 0b       	mov	r11,0
80007c52:	50 3b       	stdsp	sp[0xc],r11
80007c54:	0f 38       	ld.ub	r8,r7++
80007c56:	c0 28       	rjmp	80007c5a <_vfprintf_r+0x1c6>
80007c58:	12 90       	mov	r0,r9
80007c5a:	f0 c9 00 20 	sub	r9,r8,32
80007c5e:	e0 49 00 58 	cp.w	r9,88
80007c62:	e0 8b 0a 30 	brhi	800090c2 <_vfprintf_r+0x162e>
80007c66:	fe ca ab 02 	sub	r10,pc,-21758
80007c6a:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
80007c6e:	50 a7       	stdsp	sp[0x28],r7
80007c70:	50 80       	stdsp	sp[0x20],r0
80007c72:	0c 97       	mov	r7,r6
80007c74:	04 94       	mov	r4,r2
80007c76:	06 96       	mov	r6,r3
80007c78:	02 92       	mov	r2,r1
80007c7a:	fe c9 a8 da 	sub	r9,pc,-22310
80007c7e:	40 93       	lddsp	r3,sp[0x24]
80007c80:	10 90       	mov	r0,r8
80007c82:	40 41       	lddsp	r1,sp[0x10]
80007c84:	50 d9       	stdsp	sp[0x34],r9
80007c86:	e0 8f 08 8e 	bral	80008da2 <_vfprintf_r+0x130e>
80007c8a:	30 08       	mov	r8,0
80007c8c:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80007c90:	f0 09 18 00 	cp.b	r9,r8
80007c94:	ce 01       	brne	80007c54 <_vfprintf_r+0x1c0>
80007c96:	32 08       	mov	r8,32
80007c98:	c6 e8       	rjmp	80007d74 <_vfprintf_r+0x2e0>
80007c9a:	a1 a5       	sbr	r5,0x0
80007c9c:	cd cb       	rjmp	80007c54 <_vfprintf_r+0x1c0>
80007c9e:	0f 89       	ld.ub	r9,r7[0x0]
80007ca0:	f2 c8 00 30 	sub	r8,r9,48
80007ca4:	58 98       	cp.w	r8,9
80007ca6:	e0 8b 00 1d 	brhi	80007ce0 <_vfprintf_r+0x24c>
80007caa:	ee c8 ff ff 	sub	r8,r7,-1
80007cae:	30 0b       	mov	r11,0
80007cb0:	23 09       	sub	r9,48
80007cb2:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80007cb6:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80007cba:	11 39       	ld.ub	r9,r8++
80007cbc:	f2 ca 00 30 	sub	r10,r9,48
80007cc0:	58 9a       	cp.w	r10,9
80007cc2:	fe 98 ff f7 	brls	80007cb0 <_vfprintf_r+0x21c>
80007cc6:	e0 49 00 24 	cp.w	r9,36
80007cca:	cc 31       	brne	80007c50 <_vfprintf_r+0x1bc>
80007ccc:	e0 4b 00 20 	cp.w	r11,32
80007cd0:	e0 89 0e 60 	brgt	80009990 <_vfprintf_r+0x1efc>
80007cd4:	20 1b       	sub	r11,1
80007cd6:	fa f9 06 b4 	ld.w	r9,sp[1716]
80007cda:	12 3b       	cp.w	r11,r9
80007cdc:	c0 95       	brlt	80007cee <_vfprintf_r+0x25a>
80007cde:	c1 08       	rjmp	80007cfe <_vfprintf_r+0x26a>
80007ce0:	fa f9 06 b4 	ld.w	r9,sp[1716]
80007ce4:	ec ca ff ff 	sub	r10,r6,-1
80007ce8:	12 36       	cp.w	r6,r9
80007cea:	c1 f5       	brlt	80007d28 <_vfprintf_r+0x294>
80007cec:	c2 68       	rjmp	80007d38 <_vfprintf_r+0x2a4>
80007cee:	fa ce f9 44 	sub	lr,sp,-1724
80007cf2:	10 97       	mov	r7,r8
80007cf4:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80007cf8:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80007cfc:	c3 58       	rjmp	80007d66 <_vfprintf_r+0x2d2>
80007cfe:	10 97       	mov	r7,r8
80007d00:	fa c8 f9 50 	sub	r8,sp,-1712
80007d04:	1a d8       	st.w	--sp,r8
80007d06:	fa c8 fa b8 	sub	r8,sp,-1352
80007d0a:	1a d8       	st.w	--sp,r8
80007d0c:	fa c8 fb b4 	sub	r8,sp,-1100
80007d10:	02 9a       	mov	r10,r1
80007d12:	1a d8       	st.w	--sp,r8
80007d14:	04 9c       	mov	r12,r2
80007d16:	fa c8 f9 40 	sub	r8,sp,-1728
80007d1a:	fa c9 ff b4 	sub	r9,sp,-76
80007d1e:	fe b0 fd 23 	rcall	80007764 <get_arg>
80007d22:	2f dd       	sub	sp,-12
80007d24:	78 00       	ld.w	r0,r12[0x0]
80007d26:	c2 08       	rjmp	80007d66 <_vfprintf_r+0x2d2>
80007d28:	fa cc f9 44 	sub	r12,sp,-1724
80007d2c:	14 96       	mov	r6,r10
80007d2e:	f8 03 00 38 	add	r8,r12,r3<<0x3
80007d32:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80007d36:	c1 88       	rjmp	80007d66 <_vfprintf_r+0x2d2>
80007d38:	41 08       	lddsp	r8,sp[0x40]
80007d3a:	59 f9       	cp.w	r9,31
80007d3c:	e0 89 00 11 	brgt	80007d5e <_vfprintf_r+0x2ca>
80007d40:	f0 cb ff fc 	sub	r11,r8,-4
80007d44:	51 0b       	stdsp	sp[0x40],r11
80007d46:	70 00       	ld.w	r0,r8[0x0]
80007d48:	fa cb f9 44 	sub	r11,sp,-1724
80007d4c:	f6 09 00 38 	add	r8,r11,r9<<0x3
80007d50:	f1 40 fd 88 	st.w	r8[-632],r0
80007d54:	2f f9       	sub	r9,-1
80007d56:	14 96       	mov	r6,r10
80007d58:	fb 49 06 b4 	st.w	sp[1716],r9
80007d5c:	c0 58       	rjmp	80007d66 <_vfprintf_r+0x2d2>
80007d5e:	70 00       	ld.w	r0,r8[0x0]
80007d60:	14 96       	mov	r6,r10
80007d62:	2f c8       	sub	r8,-4
80007d64:	51 08       	stdsp	sp[0x40],r8
80007d66:	58 00       	cp.w	r0,0
80007d68:	fe 94 ff 76 	brge	80007c54 <_vfprintf_r+0x1c0>
80007d6c:	5c 30       	neg	r0
80007d6e:	a3 a5       	sbr	r5,0x2
80007d70:	c7 2b       	rjmp	80007c54 <_vfprintf_r+0x1c0>
80007d72:	32 b8       	mov	r8,43
80007d74:	fb 68 06 bb 	st.b	sp[1723],r8
80007d78:	c6 eb       	rjmp	80007c54 <_vfprintf_r+0x1c0>
80007d7a:	0f 38       	ld.ub	r8,r7++
80007d7c:	e0 48 00 2a 	cp.w	r8,42
80007d80:	c0 30       	breq	80007d86 <_vfprintf_r+0x2f2>
80007d82:	30 09       	mov	r9,0
80007d84:	c7 98       	rjmp	80007e76 <_vfprintf_r+0x3e2>
80007d86:	0f 88       	ld.ub	r8,r7[0x0]
80007d88:	f0 c9 00 30 	sub	r9,r8,48
80007d8c:	58 99       	cp.w	r9,9
80007d8e:	e0 8b 00 1f 	brhi	80007dcc <_vfprintf_r+0x338>
80007d92:	ee c4 ff ff 	sub	r4,r7,-1
80007d96:	30 0b       	mov	r11,0
80007d98:	23 08       	sub	r8,48
80007d9a:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80007d9e:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80007da2:	09 38       	ld.ub	r8,r4++
80007da4:	f0 c9 00 30 	sub	r9,r8,48
80007da8:	58 99       	cp.w	r9,9
80007daa:	fe 98 ff f7 	brls	80007d98 <_vfprintf_r+0x304>
80007dae:	e0 48 00 24 	cp.w	r8,36
80007db2:	fe 91 ff 4f 	brne	80007c50 <_vfprintf_r+0x1bc>
80007db6:	e0 4b 00 20 	cp.w	r11,32
80007dba:	e0 89 0d eb 	brgt	80009990 <_vfprintf_r+0x1efc>
80007dbe:	20 1b       	sub	r11,1
80007dc0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007dc4:	10 3b       	cp.w	r11,r8
80007dc6:	c0 a5       	brlt	80007dda <_vfprintf_r+0x346>
80007dc8:	c1 18       	rjmp	80007dea <_vfprintf_r+0x356>
80007dca:	d7 03       	nop
80007dcc:	fa fa 06 b4 	ld.w	r10,sp[1716]
80007dd0:	ec c9 ff ff 	sub	r9,r6,-1
80007dd4:	14 36       	cp.w	r6,r10
80007dd6:	c1 f5       	brlt	80007e14 <_vfprintf_r+0x380>
80007dd8:	c2 88       	rjmp	80007e28 <_vfprintf_r+0x394>
80007dda:	fa ca f9 44 	sub	r10,sp,-1724
80007dde:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80007de2:	f6 fb fd 88 	ld.w	r11,r11[-632]
80007de6:	50 2b       	stdsp	sp[0x8],r11
80007de8:	c3 c8       	rjmp	80007e60 <_vfprintf_r+0x3cc>
80007dea:	fa c8 f9 50 	sub	r8,sp,-1712
80007dee:	1a d8       	st.w	--sp,r8
80007df0:	fa c8 fa b8 	sub	r8,sp,-1352
80007df4:	1a d8       	st.w	--sp,r8
80007df6:	fa c8 fb b4 	sub	r8,sp,-1100
80007dfa:	02 9a       	mov	r10,r1
80007dfc:	1a d8       	st.w	--sp,r8
80007dfe:	04 9c       	mov	r12,r2
80007e00:	fa c8 f9 40 	sub	r8,sp,-1728
80007e04:	fa c9 ff b4 	sub	r9,sp,-76
80007e08:	fe b0 fc ae 	rcall	80007764 <get_arg>
80007e0c:	2f dd       	sub	sp,-12
80007e0e:	78 0c       	ld.w	r12,r12[0x0]
80007e10:	50 2c       	stdsp	sp[0x8],r12
80007e12:	c2 78       	rjmp	80007e60 <_vfprintf_r+0x3cc>
80007e14:	12 96       	mov	r6,r9
80007e16:	0e 94       	mov	r4,r7
80007e18:	fa c9 f9 44 	sub	r9,sp,-1724
80007e1c:	f2 03 00 38 	add	r8,r9,r3<<0x3
80007e20:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80007e24:	50 28       	stdsp	sp[0x8],r8
80007e26:	c1 d8       	rjmp	80007e60 <_vfprintf_r+0x3cc>
80007e28:	41 08       	lddsp	r8,sp[0x40]
80007e2a:	59 fa       	cp.w	r10,31
80007e2c:	e0 89 00 14 	brgt	80007e54 <_vfprintf_r+0x3c0>
80007e30:	f0 cb ff fc 	sub	r11,r8,-4
80007e34:	70 08       	ld.w	r8,r8[0x0]
80007e36:	51 0b       	stdsp	sp[0x40],r11
80007e38:	50 28       	stdsp	sp[0x8],r8
80007e3a:	fa c6 f9 44 	sub	r6,sp,-1724
80007e3e:	40 2e       	lddsp	lr,sp[0x8]
80007e40:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80007e44:	f1 4e fd 88 	st.w	r8[-632],lr
80007e48:	2f fa       	sub	r10,-1
80007e4a:	0e 94       	mov	r4,r7
80007e4c:	fb 4a 06 b4 	st.w	sp[1716],r10
80007e50:	12 96       	mov	r6,r9
80007e52:	c0 78       	rjmp	80007e60 <_vfprintf_r+0x3cc>
80007e54:	70 0c       	ld.w	r12,r8[0x0]
80007e56:	0e 94       	mov	r4,r7
80007e58:	2f c8       	sub	r8,-4
80007e5a:	50 2c       	stdsp	sp[0x8],r12
80007e5c:	12 96       	mov	r6,r9
80007e5e:	51 08       	stdsp	sp[0x40],r8
80007e60:	40 2b       	lddsp	r11,sp[0x8]
80007e62:	58 0b       	cp.w	r11,0
80007e64:	fe 95 fe f2 	brlt	80007c48 <_vfprintf_r+0x1b4>
80007e68:	08 97       	mov	r7,r4
80007e6a:	cf 5a       	rjmp	80007c54 <_vfprintf_r+0x1c0>
80007e6c:	f2 09 00 29 	add	r9,r9,r9<<0x2
80007e70:	0f 38       	ld.ub	r8,r7++
80007e72:	f4 09 00 19 	add	r9,r10,r9<<0x1
80007e76:	f0 ca 00 30 	sub	r10,r8,48
80007e7a:	58 9a       	cp.w	r10,9
80007e7c:	fe 98 ff f8 	brls	80007e6c <_vfprintf_r+0x3d8>
80007e80:	3f fa       	mov	r10,-1
80007e82:	f2 0a 0c 49 	max	r9,r9,r10
80007e86:	50 29       	stdsp	sp[0x8],r9
80007e88:	ce 9a       	rjmp	80007c5a <_vfprintf_r+0x1c6>
80007e8a:	a7 b5       	sbr	r5,0x7
80007e8c:	ce 4a       	rjmp	80007c54 <_vfprintf_r+0x1c0>
80007e8e:	30 09       	mov	r9,0
80007e90:	23 08       	sub	r8,48
80007e92:	f2 09 00 29 	add	r9,r9,r9<<0x2
80007e96:	f0 09 00 19 	add	r9,r8,r9<<0x1
80007e9a:	0f 38       	ld.ub	r8,r7++
80007e9c:	f0 ca 00 30 	sub	r10,r8,48
80007ea0:	58 9a       	cp.w	r10,9
80007ea2:	fe 98 ff f7 	brls	80007e90 <_vfprintf_r+0x3fc>
80007ea6:	e0 48 00 24 	cp.w	r8,36
80007eaa:	fe 91 fe d7 	brne	80007c58 <_vfprintf_r+0x1c4>
80007eae:	e0 49 00 20 	cp.w	r9,32
80007eb2:	e0 89 0d 6f 	brgt	80009990 <_vfprintf_r+0x1efc>
80007eb6:	f2 c3 00 01 	sub	r3,r9,1
80007eba:	30 19       	mov	r9,1
80007ebc:	50 39       	stdsp	sp[0xc],r9
80007ebe:	cc ba       	rjmp	80007c54 <_vfprintf_r+0x1c0>
80007ec0:	a3 b5       	sbr	r5,0x3
80007ec2:	cc 9a       	rjmp	80007c54 <_vfprintf_r+0x1c0>
80007ec4:	a7 a5       	sbr	r5,0x6
80007ec6:	cc 7a       	rjmp	80007c54 <_vfprintf_r+0x1c0>
80007ec8:	0a 98       	mov	r8,r5
80007eca:	a5 b5       	sbr	r5,0x5
80007ecc:	a5 a8       	sbr	r8,0x4
80007ece:	0f 89       	ld.ub	r9,r7[0x0]
80007ed0:	36 ce       	mov	lr,108
80007ed2:	fc 09 18 00 	cp.b	r9,lr
80007ed6:	f7 b7 00 ff 	subeq	r7,-1
80007eda:	f0 05 17 10 	movne	r5,r8
80007ede:	cb ba       	rjmp	80007c54 <_vfprintf_r+0x1c0>
80007ee0:	a5 b5       	sbr	r5,0x5
80007ee2:	cb 9a       	rjmp	80007c54 <_vfprintf_r+0x1c0>
80007ee4:	50 a7       	stdsp	sp[0x28],r7
80007ee6:	50 80       	stdsp	sp[0x20],r0
80007ee8:	0c 97       	mov	r7,r6
80007eea:	10 90       	mov	r0,r8
80007eec:	06 96       	mov	r6,r3
80007eee:	04 94       	mov	r4,r2
80007ef0:	40 93       	lddsp	r3,sp[0x24]
80007ef2:	02 92       	mov	r2,r1
80007ef4:	0e 99       	mov	r9,r7
80007ef6:	40 41       	lddsp	r1,sp[0x10]
80007ef8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007efc:	40 3c       	lddsp	r12,sp[0xc]
80007efe:	58 0c       	cp.w	r12,0
80007f00:	c1 d0       	breq	80007f3a <_vfprintf_r+0x4a6>
80007f02:	10 36       	cp.w	r6,r8
80007f04:	c0 64       	brge	80007f10 <_vfprintf_r+0x47c>
80007f06:	fa cb f9 44 	sub	r11,sp,-1724
80007f0a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007f0e:	c1 d8       	rjmp	80007f48 <_vfprintf_r+0x4b4>
80007f10:	fa c8 f9 50 	sub	r8,sp,-1712
80007f14:	1a d8       	st.w	--sp,r8
80007f16:	fa c8 fa b8 	sub	r8,sp,-1352
80007f1a:	1a d8       	st.w	--sp,r8
80007f1c:	fa c8 fb b4 	sub	r8,sp,-1100
80007f20:	1a d8       	st.w	--sp,r8
80007f22:	fa c8 f9 40 	sub	r8,sp,-1728
80007f26:	fa c9 ff b4 	sub	r9,sp,-76
80007f2a:	04 9a       	mov	r10,r2
80007f2c:	0c 9b       	mov	r11,r6
80007f2e:	08 9c       	mov	r12,r4
80007f30:	fe b0 fc 1a 	rcall	80007764 <get_arg>
80007f34:	2f dd       	sub	sp,-12
80007f36:	19 b8       	ld.ub	r8,r12[0x3]
80007f38:	c2 28       	rjmp	80007f7c <_vfprintf_r+0x4e8>
80007f3a:	2f f7       	sub	r7,-1
80007f3c:	10 39       	cp.w	r9,r8
80007f3e:	c0 84       	brge	80007f4e <_vfprintf_r+0x4ba>
80007f40:	fa ca f9 44 	sub	r10,sp,-1724
80007f44:	f4 06 00 36 	add	r6,r10,r6<<0x3
80007f48:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80007f4c:	c1 88       	rjmp	80007f7c <_vfprintf_r+0x4e8>
80007f4e:	41 09       	lddsp	r9,sp[0x40]
80007f50:	59 f8       	cp.w	r8,31
80007f52:	e0 89 00 12 	brgt	80007f76 <_vfprintf_r+0x4e2>
80007f56:	f2 ca ff fc 	sub	r10,r9,-4
80007f5a:	51 0a       	stdsp	sp[0x40],r10
80007f5c:	72 09       	ld.w	r9,r9[0x0]
80007f5e:	fa c6 f9 44 	sub	r6,sp,-1724
80007f62:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80007f66:	2f f8       	sub	r8,-1
80007f68:	f5 49 fd 88 	st.w	r10[-632],r9
80007f6c:	fb 48 06 b4 	st.w	sp[1716],r8
80007f70:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80007f74:	c0 48       	rjmp	80007f7c <_vfprintf_r+0x4e8>
80007f76:	13 b8       	ld.ub	r8,r9[0x3]
80007f78:	2f c9       	sub	r9,-4
80007f7a:	51 09       	stdsp	sp[0x40],r9
80007f7c:	fb 68 06 60 	st.b	sp[1632],r8
80007f80:	30 0e       	mov	lr,0
80007f82:	30 08       	mov	r8,0
80007f84:	30 12       	mov	r2,1
80007f86:	fb 68 06 bb 	st.b	sp[1723],r8
80007f8a:	50 2e       	stdsp	sp[0x8],lr
80007f8c:	e0 8f 08 ad 	bral	800090e6 <_vfprintf_r+0x1652>
80007f90:	50 a7       	stdsp	sp[0x28],r7
80007f92:	50 80       	stdsp	sp[0x20],r0
80007f94:	0c 97       	mov	r7,r6
80007f96:	04 94       	mov	r4,r2
80007f98:	06 96       	mov	r6,r3
80007f9a:	02 92       	mov	r2,r1
80007f9c:	40 93       	lddsp	r3,sp[0x24]
80007f9e:	10 90       	mov	r0,r8
80007fa0:	40 41       	lddsp	r1,sp[0x10]
80007fa2:	a5 a5       	sbr	r5,0x4
80007fa4:	c0 a8       	rjmp	80007fb8 <_vfprintf_r+0x524>
80007fa6:	50 a7       	stdsp	sp[0x28],r7
80007fa8:	50 80       	stdsp	sp[0x20],r0
80007faa:	0c 97       	mov	r7,r6
80007fac:	04 94       	mov	r4,r2
80007fae:	06 96       	mov	r6,r3
80007fb0:	02 92       	mov	r2,r1
80007fb2:	40 93       	lddsp	r3,sp[0x24]
80007fb4:	10 90       	mov	r0,r8
80007fb6:	40 41       	lddsp	r1,sp[0x10]
80007fb8:	ed b5 00 05 	bld	r5,0x5
80007fbc:	c5 11       	brne	8000805e <_vfprintf_r+0x5ca>
80007fbe:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007fc2:	40 3c       	lddsp	r12,sp[0xc]
80007fc4:	58 0c       	cp.w	r12,0
80007fc6:	c1 e0       	breq	80008002 <_vfprintf_r+0x56e>
80007fc8:	10 36       	cp.w	r6,r8
80007fca:	c0 64       	brge	80007fd6 <_vfprintf_r+0x542>
80007fcc:	fa cb f9 44 	sub	r11,sp,-1724
80007fd0:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007fd4:	c2 08       	rjmp	80008014 <_vfprintf_r+0x580>
80007fd6:	fa c8 f9 50 	sub	r8,sp,-1712
80007fda:	1a d8       	st.w	--sp,r8
80007fdc:	fa c8 fa b8 	sub	r8,sp,-1352
80007fe0:	0c 9b       	mov	r11,r6
80007fe2:	1a d8       	st.w	--sp,r8
80007fe4:	fa c8 fb b4 	sub	r8,sp,-1100
80007fe8:	1a d8       	st.w	--sp,r8
80007fea:	fa c9 ff b4 	sub	r9,sp,-76
80007fee:	fa c8 f9 40 	sub	r8,sp,-1728
80007ff2:	04 9a       	mov	r10,r2
80007ff4:	08 9c       	mov	r12,r4
80007ff6:	fe b0 fb b7 	rcall	80007764 <get_arg>
80007ffa:	2f dd       	sub	sp,-12
80007ffc:	78 1b       	ld.w	r11,r12[0x4]
80007ffe:	78 09       	ld.w	r9,r12[0x0]
80008000:	c2 b8       	rjmp	80008056 <_vfprintf_r+0x5c2>
80008002:	ee ca ff ff 	sub	r10,r7,-1
80008006:	10 37       	cp.w	r7,r8
80008008:	c0 b4       	brge	8000801e <_vfprintf_r+0x58a>
8000800a:	fa c9 f9 44 	sub	r9,sp,-1724
8000800e:	14 97       	mov	r7,r10
80008010:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008014:	ec fb fd 8c 	ld.w	r11,r6[-628]
80008018:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000801c:	c1 d8       	rjmp	80008056 <_vfprintf_r+0x5c2>
8000801e:	41 09       	lddsp	r9,sp[0x40]
80008020:	59 f8       	cp.w	r8,31
80008022:	e0 89 00 14 	brgt	8000804a <_vfprintf_r+0x5b6>
80008026:	f2 cb ff f8 	sub	r11,r9,-8
8000802a:	51 0b       	stdsp	sp[0x40],r11
8000802c:	fa c6 f9 44 	sub	r6,sp,-1724
80008030:	72 1b       	ld.w	r11,r9[0x4]
80008032:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80008036:	72 09       	ld.w	r9,r9[0x0]
80008038:	f9 4b fd 8c 	st.w	r12[-628],r11
8000803c:	f9 49 fd 88 	st.w	r12[-632],r9
80008040:	2f f8       	sub	r8,-1
80008042:	14 97       	mov	r7,r10
80008044:	fb 48 06 b4 	st.w	sp[1716],r8
80008048:	c0 78       	rjmp	80008056 <_vfprintf_r+0x5c2>
8000804a:	f2 c8 ff f8 	sub	r8,r9,-8
8000804e:	72 1b       	ld.w	r11,r9[0x4]
80008050:	14 97       	mov	r7,r10
80008052:	51 08       	stdsp	sp[0x40],r8
80008054:	72 09       	ld.w	r9,r9[0x0]
80008056:	16 98       	mov	r8,r11
80008058:	fa e9 00 00 	st.d	sp[0],r8
8000805c:	ca e8       	rjmp	800081b8 <_vfprintf_r+0x724>
8000805e:	ed b5 00 04 	bld	r5,0x4
80008062:	c1 71       	brne	80008090 <_vfprintf_r+0x5fc>
80008064:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008068:	40 3e       	lddsp	lr,sp[0xc]
8000806a:	58 0e       	cp.w	lr,0
8000806c:	c0 80       	breq	8000807c <_vfprintf_r+0x5e8>
8000806e:	10 36       	cp.w	r6,r8
80008070:	c6 94       	brge	80008142 <_vfprintf_r+0x6ae>
80008072:	fa cc f9 44 	sub	r12,sp,-1724
80008076:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000807a:	c8 28       	rjmp	8000817e <_vfprintf_r+0x6ea>
8000807c:	ee ca ff ff 	sub	r10,r7,-1
80008080:	10 37       	cp.w	r7,r8
80008082:	e0 84 00 81 	brge	80008184 <_vfprintf_r+0x6f0>
80008086:	fa cb f9 44 	sub	r11,sp,-1724
8000808a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000808e:	c7 78       	rjmp	8000817c <_vfprintf_r+0x6e8>
80008090:	ed b5 00 06 	bld	r5,0x6
80008094:	c4 b1       	brne	8000812a <_vfprintf_r+0x696>
80008096:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000809a:	40 3c       	lddsp	r12,sp[0xc]
8000809c:	58 0c       	cp.w	r12,0
8000809e:	c1 d0       	breq	800080d8 <_vfprintf_r+0x644>
800080a0:	10 36       	cp.w	r6,r8
800080a2:	c0 64       	brge	800080ae <_vfprintf_r+0x61a>
800080a4:	fa cb f9 44 	sub	r11,sp,-1724
800080a8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800080ac:	c1 f8       	rjmp	800080ea <_vfprintf_r+0x656>
800080ae:	fa c8 f9 50 	sub	r8,sp,-1712
800080b2:	1a d8       	st.w	--sp,r8
800080b4:	fa c8 fa b8 	sub	r8,sp,-1352
800080b8:	1a d8       	st.w	--sp,r8
800080ba:	fa c8 fb b4 	sub	r8,sp,-1100
800080be:	1a d8       	st.w	--sp,r8
800080c0:	fa c8 f9 40 	sub	r8,sp,-1728
800080c4:	fa c9 ff b4 	sub	r9,sp,-76
800080c8:	04 9a       	mov	r10,r2
800080ca:	0c 9b       	mov	r11,r6
800080cc:	08 9c       	mov	r12,r4
800080ce:	fe b0 fb 4b 	rcall	80007764 <get_arg>
800080d2:	2f dd       	sub	sp,-12
800080d4:	98 18       	ld.sh	r8,r12[0x2]
800080d6:	c2 68       	rjmp	80008122 <_vfprintf_r+0x68e>
800080d8:	ee ca ff ff 	sub	r10,r7,-1
800080dc:	10 37       	cp.w	r7,r8
800080de:	c0 94       	brge	800080f0 <_vfprintf_r+0x65c>
800080e0:	fa c9 f9 44 	sub	r9,sp,-1724
800080e4:	14 97       	mov	r7,r10
800080e6:	f2 06 00 36 	add	r6,r9,r6<<0x3
800080ea:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800080ee:	c1 a8       	rjmp	80008122 <_vfprintf_r+0x68e>
800080f0:	41 09       	lddsp	r9,sp[0x40]
800080f2:	59 f8       	cp.w	r8,31
800080f4:	e0 89 00 13 	brgt	8000811a <_vfprintf_r+0x686>
800080f8:	f2 cb ff fc 	sub	r11,r9,-4
800080fc:	51 0b       	stdsp	sp[0x40],r11
800080fe:	72 09       	ld.w	r9,r9[0x0]
80008100:	fa c6 f9 44 	sub	r6,sp,-1724
80008104:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80008108:	2f f8       	sub	r8,-1
8000810a:	f7 49 fd 88 	st.w	r11[-632],r9
8000810e:	fb 48 06 b4 	st.w	sp[1716],r8
80008112:	14 97       	mov	r7,r10
80008114:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80008118:	c0 58       	rjmp	80008122 <_vfprintf_r+0x68e>
8000811a:	92 18       	ld.sh	r8,r9[0x2]
8000811c:	14 97       	mov	r7,r10
8000811e:	2f c9       	sub	r9,-4
80008120:	51 09       	stdsp	sp[0x40],r9
80008122:	50 18       	stdsp	sp[0x4],r8
80008124:	bf 58       	asr	r8,0x1f
80008126:	50 08       	stdsp	sp[0x0],r8
80008128:	c4 88       	rjmp	800081b8 <_vfprintf_r+0x724>
8000812a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000812e:	40 3c       	lddsp	r12,sp[0xc]
80008130:	58 0c       	cp.w	r12,0
80008132:	c1 d0       	breq	8000816c <_vfprintf_r+0x6d8>
80008134:	10 36       	cp.w	r6,r8
80008136:	c0 64       	brge	80008142 <_vfprintf_r+0x6ae>
80008138:	fa cb f9 44 	sub	r11,sp,-1724
8000813c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008140:	c1 f8       	rjmp	8000817e <_vfprintf_r+0x6ea>
80008142:	fa c8 f9 50 	sub	r8,sp,-1712
80008146:	1a d8       	st.w	--sp,r8
80008148:	fa c8 fa b8 	sub	r8,sp,-1352
8000814c:	0c 9b       	mov	r11,r6
8000814e:	1a d8       	st.w	--sp,r8
80008150:	fa c8 fb b4 	sub	r8,sp,-1100
80008154:	04 9a       	mov	r10,r2
80008156:	1a d8       	st.w	--sp,r8
80008158:	08 9c       	mov	r12,r4
8000815a:	fa c8 f9 40 	sub	r8,sp,-1728
8000815e:	fa c9 ff b4 	sub	r9,sp,-76
80008162:	fe b0 fb 01 	rcall	80007764 <get_arg>
80008166:	2f dd       	sub	sp,-12
80008168:	78 0b       	ld.w	r11,r12[0x0]
8000816a:	c2 48       	rjmp	800081b2 <_vfprintf_r+0x71e>
8000816c:	ee ca ff ff 	sub	r10,r7,-1
80008170:	10 37       	cp.w	r7,r8
80008172:	c0 94       	brge	80008184 <_vfprintf_r+0x6f0>
80008174:	fa c9 f9 44 	sub	r9,sp,-1724
80008178:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000817c:	14 97       	mov	r7,r10
8000817e:	ec fb fd 88 	ld.w	r11,r6[-632]
80008182:	c1 88       	rjmp	800081b2 <_vfprintf_r+0x71e>
80008184:	41 09       	lddsp	r9,sp[0x40]
80008186:	59 f8       	cp.w	r8,31
80008188:	e0 89 00 11 	brgt	800081aa <_vfprintf_r+0x716>
8000818c:	f2 cb ff fc 	sub	r11,r9,-4
80008190:	51 0b       	stdsp	sp[0x40],r11
80008192:	fa c6 f9 44 	sub	r6,sp,-1724
80008196:	72 0b       	ld.w	r11,r9[0x0]
80008198:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000819c:	f3 4b fd 88 	st.w	r9[-632],r11
800081a0:	2f f8       	sub	r8,-1
800081a2:	14 97       	mov	r7,r10
800081a4:	fb 48 06 b4 	st.w	sp[1716],r8
800081a8:	c0 58       	rjmp	800081b2 <_vfprintf_r+0x71e>
800081aa:	72 0b       	ld.w	r11,r9[0x0]
800081ac:	14 97       	mov	r7,r10
800081ae:	2f c9       	sub	r9,-4
800081b0:	51 09       	stdsp	sp[0x40],r9
800081b2:	50 1b       	stdsp	sp[0x4],r11
800081b4:	bf 5b       	asr	r11,0x1f
800081b6:	50 0b       	stdsp	sp[0x0],r11
800081b8:	fa ea 00 00 	ld.d	r10,sp[0]
800081bc:	58 0a       	cp.w	r10,0
800081be:	5c 2b       	cpc	r11
800081c0:	c0 e4       	brge	800081dc <_vfprintf_r+0x748>
800081c2:	30 08       	mov	r8,0
800081c4:	fa ea 00 00 	ld.d	r10,sp[0]
800081c8:	30 09       	mov	r9,0
800081ca:	f0 0a 01 0a 	sub	r10,r8,r10
800081ce:	f2 0b 01 4b 	sbc	r11,r9,r11
800081d2:	32 d8       	mov	r8,45
800081d4:	fa eb 00 00 	st.d	sp[0],r10
800081d8:	fb 68 06 bb 	st.b	sp[1723],r8
800081dc:	30 18       	mov	r8,1
800081de:	e0 8f 06 fa 	bral	80008fd2 <_vfprintf_r+0x153e>
800081e2:	50 a7       	stdsp	sp[0x28],r7
800081e4:	50 80       	stdsp	sp[0x20],r0
800081e6:	0c 97       	mov	r7,r6
800081e8:	04 94       	mov	r4,r2
800081ea:	06 96       	mov	r6,r3
800081ec:	02 92       	mov	r2,r1
800081ee:	40 93       	lddsp	r3,sp[0x24]
800081f0:	10 90       	mov	r0,r8
800081f2:	40 41       	lddsp	r1,sp[0x10]
800081f4:	0e 99       	mov	r9,r7
800081f6:	ed b5 00 03 	bld	r5,0x3
800081fa:	c4 11       	brne	8000827c <_vfprintf_r+0x7e8>
800081fc:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008200:	40 3a       	lddsp	r10,sp[0xc]
80008202:	58 0a       	cp.w	r10,0
80008204:	c1 90       	breq	80008236 <_vfprintf_r+0x7a2>
80008206:	10 36       	cp.w	r6,r8
80008208:	c6 45       	brlt	800082d0 <_vfprintf_r+0x83c>
8000820a:	fa c8 f9 50 	sub	r8,sp,-1712
8000820e:	1a d8       	st.w	--sp,r8
80008210:	fa c8 fa b8 	sub	r8,sp,-1352
80008214:	1a d8       	st.w	--sp,r8
80008216:	fa c8 fb b4 	sub	r8,sp,-1100
8000821a:	0c 9b       	mov	r11,r6
8000821c:	1a d8       	st.w	--sp,r8
8000821e:	04 9a       	mov	r10,r2
80008220:	fa c8 f9 40 	sub	r8,sp,-1728
80008224:	fa c9 ff b4 	sub	r9,sp,-76
80008228:	08 9c       	mov	r12,r4
8000822a:	fe b0 fa 9d 	rcall	80007764 <get_arg>
8000822e:	2f dd       	sub	sp,-12
80008230:	78 16       	ld.w	r6,r12[0x4]
80008232:	50 76       	stdsp	sp[0x1c],r6
80008234:	c4 88       	rjmp	800082c4 <_vfprintf_r+0x830>
80008236:	2f f7       	sub	r7,-1
80008238:	10 39       	cp.w	r9,r8
8000823a:	c0 c4       	brge	80008252 <_vfprintf_r+0x7be>
8000823c:	fa ce f9 44 	sub	lr,sp,-1724
80008240:	fc 06 00 36 	add	r6,lr,r6<<0x3
80008244:	ec fc fd 8c 	ld.w	r12,r6[-628]
80008248:	50 7c       	stdsp	sp[0x1c],r12
8000824a:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000824e:	50 56       	stdsp	sp[0x14],r6
80008250:	c6 68       	rjmp	8000831c <_vfprintf_r+0x888>
80008252:	41 09       	lddsp	r9,sp[0x40]
80008254:	59 f8       	cp.w	r8,31
80008256:	e0 89 00 10 	brgt	80008276 <_vfprintf_r+0x7e2>
8000825a:	f2 ca ff f8 	sub	r10,r9,-8
8000825e:	72 1b       	ld.w	r11,r9[0x4]
80008260:	51 0a       	stdsp	sp[0x40],r10
80008262:	72 09       	ld.w	r9,r9[0x0]
80008264:	fa ca f9 44 	sub	r10,sp,-1724
80008268:	50 7b       	stdsp	sp[0x1c],r11
8000826a:	50 59       	stdsp	sp[0x14],r9
8000826c:	f4 08 00 39 	add	r9,r10,r8<<0x3
80008270:	40 5b       	lddsp	r11,sp[0x14]
80008272:	40 7a       	lddsp	r10,sp[0x1c]
80008274:	c4 78       	rjmp	80008302 <_vfprintf_r+0x86e>
80008276:	72 18       	ld.w	r8,r9[0x4]
80008278:	50 78       	stdsp	sp[0x1c],r8
8000827a:	c4 c8       	rjmp	80008312 <_vfprintf_r+0x87e>
8000827c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008280:	40 3e       	lddsp	lr,sp[0xc]
80008282:	58 0e       	cp.w	lr,0
80008284:	c2 30       	breq	800082ca <_vfprintf_r+0x836>
80008286:	10 36       	cp.w	r6,r8
80008288:	c0 94       	brge	8000829a <_vfprintf_r+0x806>
8000828a:	fa cc f9 44 	sub	r12,sp,-1724
8000828e:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008292:	ec fb fd 8c 	ld.w	r11,r6[-628]
80008296:	50 7b       	stdsp	sp[0x1c],r11
80008298:	cd 9b       	rjmp	8000824a <_vfprintf_r+0x7b6>
8000829a:	fa c8 f9 50 	sub	r8,sp,-1712
8000829e:	1a d8       	st.w	--sp,r8
800082a0:	fa c8 fa b8 	sub	r8,sp,-1352
800082a4:	04 9a       	mov	r10,r2
800082a6:	1a d8       	st.w	--sp,r8
800082a8:	fa c8 fb b4 	sub	r8,sp,-1100
800082ac:	0c 9b       	mov	r11,r6
800082ae:	1a d8       	st.w	--sp,r8
800082b0:	08 9c       	mov	r12,r4
800082b2:	fa c8 f9 40 	sub	r8,sp,-1728
800082b6:	fa c9 ff b4 	sub	r9,sp,-76
800082ba:	fe b0 fa 55 	rcall	80007764 <get_arg>
800082be:	2f dd       	sub	sp,-12
800082c0:	78 1a       	ld.w	r10,r12[0x4]
800082c2:	50 7a       	stdsp	sp[0x1c],r10
800082c4:	78 0c       	ld.w	r12,r12[0x0]
800082c6:	50 5c       	stdsp	sp[0x14],r12
800082c8:	c2 a8       	rjmp	8000831c <_vfprintf_r+0x888>
800082ca:	2f f7       	sub	r7,-1
800082cc:	10 39       	cp.w	r9,r8
800082ce:	c0 94       	brge	800082e0 <_vfprintf_r+0x84c>
800082d0:	fa c9 f9 44 	sub	r9,sp,-1724
800082d4:	f2 06 00 36 	add	r6,r9,r6<<0x3
800082d8:	ec f8 fd 8c 	ld.w	r8,r6[-628]
800082dc:	50 78       	stdsp	sp[0x1c],r8
800082de:	cb 6b       	rjmp	8000824a <_vfprintf_r+0x7b6>
800082e0:	41 09       	lddsp	r9,sp[0x40]
800082e2:	59 f8       	cp.w	r8,31
800082e4:	e0 89 00 15 	brgt	8000830e <_vfprintf_r+0x87a>
800082e8:	f2 ca ff f8 	sub	r10,r9,-8
800082ec:	72 16       	ld.w	r6,r9[0x4]
800082ee:	72 09       	ld.w	r9,r9[0x0]
800082f0:	51 0a       	stdsp	sp[0x40],r10
800082f2:	50 59       	stdsp	sp[0x14],r9
800082f4:	fa ce f9 44 	sub	lr,sp,-1724
800082f8:	50 76       	stdsp	sp[0x1c],r6
800082fa:	fc 08 00 39 	add	r9,lr,r8<<0x3
800082fe:	40 5b       	lddsp	r11,sp[0x14]
80008300:	0c 9a       	mov	r10,r6
80008302:	f2 eb fd 88 	st.d	r9[-632],r10
80008306:	2f f8       	sub	r8,-1
80008308:	fb 48 06 b4 	st.w	sp[1716],r8
8000830c:	c0 88       	rjmp	8000831c <_vfprintf_r+0x888>
8000830e:	72 1c       	ld.w	r12,r9[0x4]
80008310:	50 7c       	stdsp	sp[0x1c],r12
80008312:	f2 c8 ff f8 	sub	r8,r9,-8
80008316:	51 08       	stdsp	sp[0x40],r8
80008318:	72 09       	ld.w	r9,r9[0x0]
8000831a:	50 59       	stdsp	sp[0x14],r9
8000831c:	40 5b       	lddsp	r11,sp[0x14]
8000831e:	40 7a       	lddsp	r10,sp[0x1c]
80008320:	e0 a0 1c de 	rcall	8000bcdc <__isinfd>
80008324:	18 96       	mov	r6,r12
80008326:	c1 70       	breq	80008354 <_vfprintf_r+0x8c0>
80008328:	30 08       	mov	r8,0
8000832a:	30 09       	mov	r9,0
8000832c:	40 5b       	lddsp	r11,sp[0x14]
8000832e:	40 7a       	lddsp	r10,sp[0x1c]
80008330:	e0 a0 21 cc 	rcall	8000c6c8 <__avr32_f64_cmp_lt>
80008334:	c0 40       	breq	8000833c <_vfprintf_r+0x8a8>
80008336:	32 d8       	mov	r8,45
80008338:	fb 68 06 bb 	st.b	sp[1723],r8
8000833c:	fe c8 af 88 	sub	r8,pc,-20600
80008340:	fe c6 af 88 	sub	r6,pc,-20600
80008344:	a7 d5       	cbr	r5,0x7
80008346:	e0 40 00 47 	cp.w	r0,71
8000834a:	f0 06 17 a0 	movle	r6,r8
8000834e:	30 32       	mov	r2,3
80008350:	e0 8f 06 ce 	bral	800090ec <_vfprintf_r+0x1658>
80008354:	40 5b       	lddsp	r11,sp[0x14]
80008356:	40 7a       	lddsp	r10,sp[0x1c]
80008358:	e0 a0 1c d7 	rcall	8000bd06 <__isnand>
8000835c:	c0 e0       	breq	80008378 <_vfprintf_r+0x8e4>
8000835e:	50 26       	stdsp	sp[0x8],r6
80008360:	fe c8 af a4 	sub	r8,pc,-20572
80008364:	fe c6 af a4 	sub	r6,pc,-20572
80008368:	a7 d5       	cbr	r5,0x7
8000836a:	e0 40 00 47 	cp.w	r0,71
8000836e:	f0 06 17 a0 	movle	r6,r8
80008372:	30 32       	mov	r2,3
80008374:	e0 8f 06 c2 	bral	800090f8 <_vfprintf_r+0x1664>
80008378:	40 2a       	lddsp	r10,sp[0x8]
8000837a:	5b fa       	cp.w	r10,-1
8000837c:	c0 41       	brne	80008384 <_vfprintf_r+0x8f0>
8000837e:	30 69       	mov	r9,6
80008380:	50 29       	stdsp	sp[0x8],r9
80008382:	c1 18       	rjmp	800083a4 <_vfprintf_r+0x910>
80008384:	e0 40 00 47 	cp.w	r0,71
80008388:	5f 09       	sreq	r9
8000838a:	e0 40 00 67 	cp.w	r0,103
8000838e:	5f 08       	sreq	r8
80008390:	f3 e8 10 08 	or	r8,r9,r8
80008394:	f8 08 18 00 	cp.b	r8,r12
80008398:	c0 60       	breq	800083a4 <_vfprintf_r+0x910>
8000839a:	40 28       	lddsp	r8,sp[0x8]
8000839c:	58 08       	cp.w	r8,0
8000839e:	f9 b8 00 01 	moveq	r8,1
800083a2:	50 28       	stdsp	sp[0x8],r8
800083a4:	40 78       	lddsp	r8,sp[0x1c]
800083a6:	40 59       	lddsp	r9,sp[0x14]
800083a8:	fa e9 06 94 	st.d	sp[1684],r8
800083ac:	a9 a5       	sbr	r5,0x8
800083ae:	fa f8 06 94 	ld.w	r8,sp[1684]
800083b2:	58 08       	cp.w	r8,0
800083b4:	c0 65       	brlt	800083c0 <_vfprintf_r+0x92c>
800083b6:	40 5e       	lddsp	lr,sp[0x14]
800083b8:	30 0c       	mov	r12,0
800083ba:	50 6e       	stdsp	sp[0x18],lr
800083bc:	50 9c       	stdsp	sp[0x24],r12
800083be:	c0 78       	rjmp	800083cc <_vfprintf_r+0x938>
800083c0:	40 5b       	lddsp	r11,sp[0x14]
800083c2:	32 da       	mov	r10,45
800083c4:	ee 1b 80 00 	eorh	r11,0x8000
800083c8:	50 9a       	stdsp	sp[0x24],r10
800083ca:	50 6b       	stdsp	sp[0x18],r11
800083cc:	e0 40 00 46 	cp.w	r0,70
800083d0:	5f 09       	sreq	r9
800083d2:	e0 40 00 66 	cp.w	r0,102
800083d6:	5f 08       	sreq	r8
800083d8:	f3 e8 10 08 	or	r8,r9,r8
800083dc:	50 48       	stdsp	sp[0x10],r8
800083de:	c0 40       	breq	800083e6 <_vfprintf_r+0x952>
800083e0:	40 22       	lddsp	r2,sp[0x8]
800083e2:	30 39       	mov	r9,3
800083e4:	c1 08       	rjmp	80008404 <_vfprintf_r+0x970>
800083e6:	e0 40 00 45 	cp.w	r0,69
800083ea:	5f 09       	sreq	r9
800083ec:	e0 40 00 65 	cp.w	r0,101
800083f0:	5f 08       	sreq	r8
800083f2:	40 22       	lddsp	r2,sp[0x8]
800083f4:	10 49       	or	r9,r8
800083f6:	2f f2       	sub	r2,-1
800083f8:	40 46       	lddsp	r6,sp[0x10]
800083fa:	ec 09 18 00 	cp.b	r9,r6
800083fe:	fb f2 00 02 	ld.weq	r2,sp[0x8]
80008402:	30 29       	mov	r9,2
80008404:	fa c8 f9 5c 	sub	r8,sp,-1700
80008408:	1a d8       	st.w	--sp,r8
8000840a:	fa c8 f9 54 	sub	r8,sp,-1708
8000840e:	1a d8       	st.w	--sp,r8
80008410:	fa c8 f9 4c 	sub	r8,sp,-1716
80008414:	08 9c       	mov	r12,r4
80008416:	1a d8       	st.w	--sp,r8
80008418:	04 98       	mov	r8,r2
8000841a:	40 9b       	lddsp	r11,sp[0x24]
8000841c:	40 aa       	lddsp	r10,sp[0x28]
8000841e:	e0 a0 0b c3 	rcall	80009ba4 <_dtoa_r>
80008422:	e0 40 00 47 	cp.w	r0,71
80008426:	5f 19       	srne	r9
80008428:	e0 40 00 67 	cp.w	r0,103
8000842c:	5f 18       	srne	r8
8000842e:	18 96       	mov	r6,r12
80008430:	2f dd       	sub	sp,-12
80008432:	f3 e8 00 08 	and	r8,r9,r8
80008436:	c0 41       	brne	8000843e <_vfprintf_r+0x9aa>
80008438:	ed b5 00 00 	bld	r5,0x0
8000843c:	c3 01       	brne	8000849c <_vfprintf_r+0xa08>
8000843e:	ec 02 00 0e 	add	lr,r6,r2
80008442:	50 3e       	stdsp	sp[0xc],lr
80008444:	40 4c       	lddsp	r12,sp[0x10]
80008446:	58 0c       	cp.w	r12,0
80008448:	c1 50       	breq	80008472 <_vfprintf_r+0x9de>
8000844a:	0d 89       	ld.ub	r9,r6[0x0]
8000844c:	33 08       	mov	r8,48
8000844e:	f0 09 18 00 	cp.b	r9,r8
80008452:	c0 b1       	brne	80008468 <_vfprintf_r+0x9d4>
80008454:	30 08       	mov	r8,0
80008456:	30 09       	mov	r9,0
80008458:	40 6b       	lddsp	r11,sp[0x18]
8000845a:	40 7a       	lddsp	r10,sp[0x1c]
8000845c:	e0 a0 20 ef 	rcall	8000c63a <__avr32_f64_cmp_eq>
80008460:	fb b2 00 01 	rsubeq	r2,1
80008464:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80008468:	40 3b       	lddsp	r11,sp[0xc]
8000846a:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000846e:	10 0b       	add	r11,r8
80008470:	50 3b       	stdsp	sp[0xc],r11
80008472:	40 6b       	lddsp	r11,sp[0x18]
80008474:	30 08       	mov	r8,0
80008476:	30 09       	mov	r9,0
80008478:	40 7a       	lddsp	r10,sp[0x1c]
8000847a:	e0 a0 20 e0 	rcall	8000c63a <__avr32_f64_cmp_eq>
8000847e:	c0 90       	breq	80008490 <_vfprintf_r+0x9fc>
80008480:	40 3a       	lddsp	r10,sp[0xc]
80008482:	fb 4a 06 a4 	st.w	sp[1700],r10
80008486:	c0 58       	rjmp	80008490 <_vfprintf_r+0x9fc>
80008488:	10 c9       	st.b	r8++,r9
8000848a:	fb 48 06 a4 	st.w	sp[1700],r8
8000848e:	c0 28       	rjmp	80008492 <_vfprintf_r+0x9fe>
80008490:	33 09       	mov	r9,48
80008492:	fa f8 06 a4 	ld.w	r8,sp[1700]
80008496:	40 3e       	lddsp	lr,sp[0xc]
80008498:	1c 38       	cp.w	r8,lr
8000849a:	cf 73       	brcs	80008488 <_vfprintf_r+0x9f4>
8000849c:	e0 40 00 47 	cp.w	r0,71
800084a0:	5f 09       	sreq	r9
800084a2:	e0 40 00 67 	cp.w	r0,103
800084a6:	5f 08       	sreq	r8
800084a8:	f3 e8 10 08 	or	r8,r9,r8
800084ac:	fa f9 06 a4 	ld.w	r9,sp[1700]
800084b0:	0c 19       	sub	r9,r6
800084b2:	50 69       	stdsp	sp[0x18],r9
800084b4:	58 08       	cp.w	r8,0
800084b6:	c0 b0       	breq	800084cc <_vfprintf_r+0xa38>
800084b8:	fa f8 06 ac 	ld.w	r8,sp[1708]
800084bc:	5b d8       	cp.w	r8,-3
800084be:	c0 55       	brlt	800084c8 <_vfprintf_r+0xa34>
800084c0:	40 2c       	lddsp	r12,sp[0x8]
800084c2:	18 38       	cp.w	r8,r12
800084c4:	e0 8a 00 6a 	brle	80008598 <_vfprintf_r+0xb04>
800084c8:	20 20       	sub	r0,2
800084ca:	c0 58       	rjmp	800084d4 <_vfprintf_r+0xa40>
800084cc:	e0 40 00 65 	cp.w	r0,101
800084d0:	e0 89 00 46 	brgt	8000855c <_vfprintf_r+0xac8>
800084d4:	fa fb 06 ac 	ld.w	r11,sp[1708]
800084d8:	fb 60 06 9c 	st.b	sp[1692],r0
800084dc:	20 1b       	sub	r11,1
800084de:	fb 4b 06 ac 	st.w	sp[1708],r11
800084e2:	c0 47       	brpl	800084ea <_vfprintf_r+0xa56>
800084e4:	5c 3b       	neg	r11
800084e6:	32 d8       	mov	r8,45
800084e8:	c0 28       	rjmp	800084ec <_vfprintf_r+0xa58>
800084ea:	32 b8       	mov	r8,43
800084ec:	fb 68 06 9d 	st.b	sp[1693],r8
800084f0:	58 9b       	cp.w	r11,9
800084f2:	e0 8a 00 1d 	brle	8000852c <_vfprintf_r+0xa98>
800084f6:	fa c9 fa 35 	sub	r9,sp,-1483
800084fa:	30 aa       	mov	r10,10
800084fc:	12 98       	mov	r8,r9
800084fe:	0e 9c       	mov	r12,r7
80008500:	0c 92       	mov	r2,r6
80008502:	f6 0a 0c 06 	divs	r6,r11,r10
80008506:	0e 9b       	mov	r11,r7
80008508:	2d 0b       	sub	r11,-48
8000850a:	10 fb       	st.b	--r8,r11
8000850c:	0c 9b       	mov	r11,r6
8000850e:	58 96       	cp.w	r6,9
80008510:	fe 99 ff f9 	brgt	80008502 <_vfprintf_r+0xa6e>
80008514:	2d 0b       	sub	r11,-48
80008516:	18 97       	mov	r7,r12
80008518:	04 96       	mov	r6,r2
8000851a:	10 fb       	st.b	--r8,r11
8000851c:	fa ca f9 62 	sub	r10,sp,-1694
80008520:	c0 38       	rjmp	80008526 <_vfprintf_r+0xa92>
80008522:	11 3b       	ld.ub	r11,r8++
80008524:	14 cb       	st.b	r10++,r11
80008526:	12 38       	cp.w	r8,r9
80008528:	cf d3       	brcs	80008522 <_vfprintf_r+0xa8e>
8000852a:	c0 98       	rjmp	8000853c <_vfprintf_r+0xaa8>
8000852c:	2d 0b       	sub	r11,-48
8000852e:	33 08       	mov	r8,48
80008530:	fb 6b 06 9f 	st.b	sp[1695],r11
80008534:	fb 68 06 9e 	st.b	sp[1694],r8
80008538:	fa ca f9 60 	sub	r10,sp,-1696
8000853c:	fa c8 f9 64 	sub	r8,sp,-1692
80008540:	f4 08 01 08 	sub	r8,r10,r8
80008544:	50 e8       	stdsp	sp[0x38],r8
80008546:	10 92       	mov	r2,r8
80008548:	40 6b       	lddsp	r11,sp[0x18]
8000854a:	16 02       	add	r2,r11
8000854c:	58 1b       	cp.w	r11,1
8000854e:	e0 89 00 05 	brgt	80008558 <_vfprintf_r+0xac4>
80008552:	ed b5 00 00 	bld	r5,0x0
80008556:	c3 51       	brne	800085c0 <_vfprintf_r+0xb2c>
80008558:	2f f2       	sub	r2,-1
8000855a:	c3 38       	rjmp	800085c0 <_vfprintf_r+0xb2c>
8000855c:	e0 40 00 66 	cp.w	r0,102
80008560:	c1 c1       	brne	80008598 <_vfprintf_r+0xb04>
80008562:	fa f2 06 ac 	ld.w	r2,sp[1708]
80008566:	58 02       	cp.w	r2,0
80008568:	e0 8a 00 0c 	brle	80008580 <_vfprintf_r+0xaec>
8000856c:	40 2a       	lddsp	r10,sp[0x8]
8000856e:	58 0a       	cp.w	r10,0
80008570:	c0 41       	brne	80008578 <_vfprintf_r+0xae4>
80008572:	ed b5 00 00 	bld	r5,0x0
80008576:	c2 51       	brne	800085c0 <_vfprintf_r+0xb2c>
80008578:	2f f2       	sub	r2,-1
8000857a:	40 29       	lddsp	r9,sp[0x8]
8000857c:	12 02       	add	r2,r9
8000857e:	c0 b8       	rjmp	80008594 <_vfprintf_r+0xb00>
80008580:	40 28       	lddsp	r8,sp[0x8]
80008582:	58 08       	cp.w	r8,0
80008584:	c0 61       	brne	80008590 <_vfprintf_r+0xafc>
80008586:	ed b5 00 00 	bld	r5,0x0
8000858a:	c0 30       	breq	80008590 <_vfprintf_r+0xafc>
8000858c:	30 12       	mov	r2,1
8000858e:	c1 98       	rjmp	800085c0 <_vfprintf_r+0xb2c>
80008590:	40 22       	lddsp	r2,sp[0x8]
80008592:	2f e2       	sub	r2,-2
80008594:	36 60       	mov	r0,102
80008596:	c1 58       	rjmp	800085c0 <_vfprintf_r+0xb2c>
80008598:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000859c:	40 6e       	lddsp	lr,sp[0x18]
8000859e:	1c 32       	cp.w	r2,lr
800085a0:	c0 65       	brlt	800085ac <_vfprintf_r+0xb18>
800085a2:	ed b5 00 00 	bld	r5,0x0
800085a6:	f7 b2 00 ff 	subeq	r2,-1
800085aa:	c0 a8       	rjmp	800085be <_vfprintf_r+0xb2a>
800085ac:	e4 08 11 02 	rsub	r8,r2,2
800085b0:	40 6c       	lddsp	r12,sp[0x18]
800085b2:	58 02       	cp.w	r2,0
800085b4:	f0 02 17 a0 	movle	r2,r8
800085b8:	f9 b2 09 01 	movgt	r2,1
800085bc:	18 02       	add	r2,r12
800085be:	36 70       	mov	r0,103
800085c0:	40 9b       	lddsp	r11,sp[0x24]
800085c2:	58 0b       	cp.w	r11,0
800085c4:	e0 80 05 94 	breq	800090ec <_vfprintf_r+0x1658>
800085c8:	32 d8       	mov	r8,45
800085ca:	fb 68 06 bb 	st.b	sp[1723],r8
800085ce:	e0 8f 05 93 	bral	800090f4 <_vfprintf_r+0x1660>
800085d2:	50 a7       	stdsp	sp[0x28],r7
800085d4:	04 94       	mov	r4,r2
800085d6:	0c 97       	mov	r7,r6
800085d8:	02 92       	mov	r2,r1
800085da:	06 96       	mov	r6,r3
800085dc:	40 41       	lddsp	r1,sp[0x10]
800085de:	40 93       	lddsp	r3,sp[0x24]
800085e0:	0e 99       	mov	r9,r7
800085e2:	ed b5 00 05 	bld	r5,0x5
800085e6:	c4 81       	brne	80008676 <_vfprintf_r+0xbe2>
800085e8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800085ec:	40 3e       	lddsp	lr,sp[0xc]
800085ee:	58 0e       	cp.w	lr,0
800085f0:	c1 d0       	breq	8000862a <_vfprintf_r+0xb96>
800085f2:	10 36       	cp.w	r6,r8
800085f4:	c0 64       	brge	80008600 <_vfprintf_r+0xb6c>
800085f6:	fa cc f9 44 	sub	r12,sp,-1724
800085fa:	f8 06 00 36 	add	r6,r12,r6<<0x3
800085fe:	c1 d8       	rjmp	80008638 <_vfprintf_r+0xba4>
80008600:	fa c8 f9 50 	sub	r8,sp,-1712
80008604:	1a d8       	st.w	--sp,r8
80008606:	fa c8 fa b8 	sub	r8,sp,-1352
8000860a:	04 9a       	mov	r10,r2
8000860c:	1a d8       	st.w	--sp,r8
8000860e:	fa c8 fb b4 	sub	r8,sp,-1100
80008612:	0c 9b       	mov	r11,r6
80008614:	1a d8       	st.w	--sp,r8
80008616:	08 9c       	mov	r12,r4
80008618:	fa c8 f9 40 	sub	r8,sp,-1728
8000861c:	fa c9 ff b4 	sub	r9,sp,-76
80008620:	fe b0 f8 a2 	rcall	80007764 <get_arg>
80008624:	2f dd       	sub	sp,-12
80008626:	78 0a       	ld.w	r10,r12[0x0]
80008628:	c2 08       	rjmp	80008668 <_vfprintf_r+0xbd4>
8000862a:	2f f7       	sub	r7,-1
8000862c:	10 39       	cp.w	r9,r8
8000862e:	c0 84       	brge	8000863e <_vfprintf_r+0xbaa>
80008630:	fa cb f9 44 	sub	r11,sp,-1724
80008634:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008638:	ec fa fd 88 	ld.w	r10,r6[-632]
8000863c:	c1 68       	rjmp	80008668 <_vfprintf_r+0xbd4>
8000863e:	41 09       	lddsp	r9,sp[0x40]
80008640:	59 f8       	cp.w	r8,31
80008642:	e0 89 00 10 	brgt	80008662 <_vfprintf_r+0xbce>
80008646:	f2 ca ff fc 	sub	r10,r9,-4
8000864a:	51 0a       	stdsp	sp[0x40],r10
8000864c:	fa c6 f9 44 	sub	r6,sp,-1724
80008650:	72 0a       	ld.w	r10,r9[0x0]
80008652:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008656:	f3 4a fd 88 	st.w	r9[-632],r10
8000865a:	2f f8       	sub	r8,-1
8000865c:	fb 48 06 b4 	st.w	sp[1716],r8
80008660:	c0 48       	rjmp	80008668 <_vfprintf_r+0xbd4>
80008662:	72 0a       	ld.w	r10,r9[0x0]
80008664:	2f c9       	sub	r9,-4
80008666:	51 09       	stdsp	sp[0x40],r9
80008668:	40 be       	lddsp	lr,sp[0x2c]
8000866a:	1c 98       	mov	r8,lr
8000866c:	95 1e       	st.w	r10[0x4],lr
8000866e:	bf 58       	asr	r8,0x1f
80008670:	95 08       	st.w	r10[0x0],r8
80008672:	fe 9f fa 9f 	bral	80007bb0 <_vfprintf_r+0x11c>
80008676:	ed b5 00 04 	bld	r5,0x4
8000867a:	c4 80       	breq	8000870a <_vfprintf_r+0xc76>
8000867c:	e2 15 00 40 	andl	r5,0x40,COH
80008680:	c4 50       	breq	8000870a <_vfprintf_r+0xc76>
80008682:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008686:	40 3c       	lddsp	r12,sp[0xc]
80008688:	58 0c       	cp.w	r12,0
8000868a:	c1 d0       	breq	800086c4 <_vfprintf_r+0xc30>
8000868c:	10 36       	cp.w	r6,r8
8000868e:	c0 64       	brge	8000869a <_vfprintf_r+0xc06>
80008690:	fa cb f9 44 	sub	r11,sp,-1724
80008694:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008698:	c1 d8       	rjmp	800086d2 <_vfprintf_r+0xc3e>
8000869a:	fa c8 f9 50 	sub	r8,sp,-1712
8000869e:	1a d8       	st.w	--sp,r8
800086a0:	fa c8 fa b8 	sub	r8,sp,-1352
800086a4:	04 9a       	mov	r10,r2
800086a6:	1a d8       	st.w	--sp,r8
800086a8:	fa c8 fb b4 	sub	r8,sp,-1100
800086ac:	0c 9b       	mov	r11,r6
800086ae:	1a d8       	st.w	--sp,r8
800086b0:	08 9c       	mov	r12,r4
800086b2:	fa c8 f9 40 	sub	r8,sp,-1728
800086b6:	fa c9 ff b4 	sub	r9,sp,-76
800086ba:	fe b0 f8 55 	rcall	80007764 <get_arg>
800086be:	2f dd       	sub	sp,-12
800086c0:	78 0a       	ld.w	r10,r12[0x0]
800086c2:	c2 08       	rjmp	80008702 <_vfprintf_r+0xc6e>
800086c4:	2f f7       	sub	r7,-1
800086c6:	10 39       	cp.w	r9,r8
800086c8:	c0 84       	brge	800086d8 <_vfprintf_r+0xc44>
800086ca:	fa ca f9 44 	sub	r10,sp,-1724
800086ce:	f4 06 00 36 	add	r6,r10,r6<<0x3
800086d2:	ec fa fd 88 	ld.w	r10,r6[-632]
800086d6:	c1 68       	rjmp	80008702 <_vfprintf_r+0xc6e>
800086d8:	41 09       	lddsp	r9,sp[0x40]
800086da:	59 f8       	cp.w	r8,31
800086dc:	e0 89 00 10 	brgt	800086fc <_vfprintf_r+0xc68>
800086e0:	f2 ca ff fc 	sub	r10,r9,-4
800086e4:	51 0a       	stdsp	sp[0x40],r10
800086e6:	fa c6 f9 44 	sub	r6,sp,-1724
800086ea:	72 0a       	ld.w	r10,r9[0x0]
800086ec:	ec 08 00 39 	add	r9,r6,r8<<0x3
800086f0:	f3 4a fd 88 	st.w	r9[-632],r10
800086f4:	2f f8       	sub	r8,-1
800086f6:	fb 48 06 b4 	st.w	sp[1716],r8
800086fa:	c0 48       	rjmp	80008702 <_vfprintf_r+0xc6e>
800086fc:	72 0a       	ld.w	r10,r9[0x0]
800086fe:	2f c9       	sub	r9,-4
80008700:	51 09       	stdsp	sp[0x40],r9
80008702:	40 be       	lddsp	lr,sp[0x2c]
80008704:	b4 0e       	st.h	r10[0x0],lr
80008706:	fe 9f fa 55 	bral	80007bb0 <_vfprintf_r+0x11c>
8000870a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000870e:	40 3c       	lddsp	r12,sp[0xc]
80008710:	58 0c       	cp.w	r12,0
80008712:	c1 d0       	breq	8000874c <_vfprintf_r+0xcb8>
80008714:	10 36       	cp.w	r6,r8
80008716:	c0 64       	brge	80008722 <_vfprintf_r+0xc8e>
80008718:	fa cb f9 44 	sub	r11,sp,-1724
8000871c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008720:	c1 d8       	rjmp	8000875a <_vfprintf_r+0xcc6>
80008722:	fa c8 f9 50 	sub	r8,sp,-1712
80008726:	1a d8       	st.w	--sp,r8
80008728:	fa c8 fa b8 	sub	r8,sp,-1352
8000872c:	04 9a       	mov	r10,r2
8000872e:	1a d8       	st.w	--sp,r8
80008730:	fa c8 fb b4 	sub	r8,sp,-1100
80008734:	0c 9b       	mov	r11,r6
80008736:	1a d8       	st.w	--sp,r8
80008738:	08 9c       	mov	r12,r4
8000873a:	fa c8 f9 40 	sub	r8,sp,-1728
8000873e:	fa c9 ff b4 	sub	r9,sp,-76
80008742:	fe b0 f8 11 	rcall	80007764 <get_arg>
80008746:	2f dd       	sub	sp,-12
80008748:	78 0a       	ld.w	r10,r12[0x0]
8000874a:	c2 08       	rjmp	8000878a <_vfprintf_r+0xcf6>
8000874c:	2f f7       	sub	r7,-1
8000874e:	10 39       	cp.w	r9,r8
80008750:	c0 84       	brge	80008760 <_vfprintf_r+0xccc>
80008752:	fa ca f9 44 	sub	r10,sp,-1724
80008756:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000875a:	ec fa fd 88 	ld.w	r10,r6[-632]
8000875e:	c1 68       	rjmp	8000878a <_vfprintf_r+0xcf6>
80008760:	41 09       	lddsp	r9,sp[0x40]
80008762:	59 f8       	cp.w	r8,31
80008764:	e0 89 00 10 	brgt	80008784 <_vfprintf_r+0xcf0>
80008768:	f2 ca ff fc 	sub	r10,r9,-4
8000876c:	51 0a       	stdsp	sp[0x40],r10
8000876e:	fa c6 f9 44 	sub	r6,sp,-1724
80008772:	72 0a       	ld.w	r10,r9[0x0]
80008774:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008778:	f3 4a fd 88 	st.w	r9[-632],r10
8000877c:	2f f8       	sub	r8,-1
8000877e:	fb 48 06 b4 	st.w	sp[1716],r8
80008782:	c0 48       	rjmp	8000878a <_vfprintf_r+0xcf6>
80008784:	72 0a       	ld.w	r10,r9[0x0]
80008786:	2f c9       	sub	r9,-4
80008788:	51 09       	stdsp	sp[0x40],r9
8000878a:	40 be       	lddsp	lr,sp[0x2c]
8000878c:	95 0e       	st.w	r10[0x0],lr
8000878e:	fe 9f fa 11 	bral	80007bb0 <_vfprintf_r+0x11c>
80008792:	50 a7       	stdsp	sp[0x28],r7
80008794:	50 80       	stdsp	sp[0x20],r0
80008796:	0c 97       	mov	r7,r6
80008798:	04 94       	mov	r4,r2
8000879a:	06 96       	mov	r6,r3
8000879c:	02 92       	mov	r2,r1
8000879e:	40 93       	lddsp	r3,sp[0x24]
800087a0:	10 90       	mov	r0,r8
800087a2:	40 41       	lddsp	r1,sp[0x10]
800087a4:	a5 a5       	sbr	r5,0x4
800087a6:	c0 a8       	rjmp	800087ba <_vfprintf_r+0xd26>
800087a8:	50 a7       	stdsp	sp[0x28],r7
800087aa:	50 80       	stdsp	sp[0x20],r0
800087ac:	0c 97       	mov	r7,r6
800087ae:	04 94       	mov	r4,r2
800087b0:	06 96       	mov	r6,r3
800087b2:	02 92       	mov	r2,r1
800087b4:	40 93       	lddsp	r3,sp[0x24]
800087b6:	10 90       	mov	r0,r8
800087b8:	40 41       	lddsp	r1,sp[0x10]
800087ba:	ed b5 00 05 	bld	r5,0x5
800087be:	c5 d1       	brne	80008878 <_vfprintf_r+0xde4>
800087c0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800087c4:	40 3c       	lddsp	r12,sp[0xc]
800087c6:	58 0c       	cp.w	r12,0
800087c8:	c2 60       	breq	80008814 <_vfprintf_r+0xd80>
800087ca:	10 36       	cp.w	r6,r8
800087cc:	c0 a4       	brge	800087e0 <_vfprintf_r+0xd4c>
800087ce:	fa cb f9 44 	sub	r11,sp,-1724
800087d2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800087d6:	ec e8 fd 88 	ld.d	r8,r6[-632]
800087da:	fa e9 00 00 	st.d	sp[0],r8
800087de:	c1 88       	rjmp	8000880e <_vfprintf_r+0xd7a>
800087e0:	fa c8 f9 50 	sub	r8,sp,-1712
800087e4:	1a d8       	st.w	--sp,r8
800087e6:	fa c8 fa b8 	sub	r8,sp,-1352
800087ea:	04 9a       	mov	r10,r2
800087ec:	1a d8       	st.w	--sp,r8
800087ee:	0c 9b       	mov	r11,r6
800087f0:	fa c8 fb b4 	sub	r8,sp,-1100
800087f4:	08 9c       	mov	r12,r4
800087f6:	1a d8       	st.w	--sp,r8
800087f8:	fa c8 f9 40 	sub	r8,sp,-1728
800087fc:	fa c9 ff b4 	sub	r9,sp,-76
80008800:	fe b0 f7 b2 	rcall	80007764 <get_arg>
80008804:	2f dd       	sub	sp,-12
80008806:	f8 ea 00 00 	ld.d	r10,r12[0]
8000880a:	fa eb 00 00 	st.d	sp[0],r10
8000880e:	30 08       	mov	r8,0
80008810:	e0 8f 03 de 	bral	80008fcc <_vfprintf_r+0x1538>
80008814:	ee ca ff ff 	sub	r10,r7,-1
80008818:	10 37       	cp.w	r7,r8
8000881a:	c0 b4       	brge	80008830 <_vfprintf_r+0xd9c>
8000881c:	fa c9 f9 44 	sub	r9,sp,-1724
80008820:	14 97       	mov	r7,r10
80008822:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008826:	ec ea fd 88 	ld.d	r10,r6[-632]
8000882a:	fa eb 00 00 	st.d	sp[0],r10
8000882e:	c1 88       	rjmp	8000885e <_vfprintf_r+0xdca>
80008830:	41 09       	lddsp	r9,sp[0x40]
80008832:	59 f8       	cp.w	r8,31
80008834:	e0 89 00 18 	brgt	80008864 <_vfprintf_r+0xdd0>
80008838:	f2 e6 00 00 	ld.d	r6,r9[0]
8000883c:	f2 cb ff f8 	sub	r11,r9,-8
80008840:	fa e7 00 00 	st.d	sp[0],r6
80008844:	51 0b       	stdsp	sp[0x40],r11
80008846:	fa c6 f9 44 	sub	r6,sp,-1724
8000884a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000884e:	fa e6 00 00 	ld.d	r6,sp[0]
80008852:	f2 e7 fd 88 	st.d	r9[-632],r6
80008856:	2f f8       	sub	r8,-1
80008858:	14 97       	mov	r7,r10
8000885a:	fb 48 06 b4 	st.w	sp[1716],r8
8000885e:	40 38       	lddsp	r8,sp[0xc]
80008860:	e0 8f 03 b6 	bral	80008fcc <_vfprintf_r+0x1538>
80008864:	f2 e6 00 00 	ld.d	r6,r9[0]
80008868:	40 38       	lddsp	r8,sp[0xc]
8000886a:	fa e7 00 00 	st.d	sp[0],r6
8000886e:	2f 89       	sub	r9,-8
80008870:	14 97       	mov	r7,r10
80008872:	51 09       	stdsp	sp[0x40],r9
80008874:	e0 8f 03 ac 	bral	80008fcc <_vfprintf_r+0x1538>
80008878:	ed b5 00 04 	bld	r5,0x4
8000887c:	c1 61       	brne	800088a8 <_vfprintf_r+0xe14>
8000887e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008882:	40 3e       	lddsp	lr,sp[0xc]
80008884:	58 0e       	cp.w	lr,0
80008886:	c0 80       	breq	80008896 <_vfprintf_r+0xe02>
80008888:	10 36       	cp.w	r6,r8
8000888a:	c6 74       	brge	80008958 <_vfprintf_r+0xec4>
8000888c:	fa cc f9 44 	sub	r12,sp,-1724
80008890:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008894:	c8 08       	rjmp	80008994 <_vfprintf_r+0xf00>
80008896:	ee ca ff ff 	sub	r10,r7,-1
8000889a:	10 37       	cp.w	r7,r8
8000889c:	c7 f4       	brge	8000899a <_vfprintf_r+0xf06>
8000889e:	fa cb f9 44 	sub	r11,sp,-1724
800088a2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800088a6:	c7 68       	rjmp	80008992 <_vfprintf_r+0xefe>
800088a8:	ed b5 00 06 	bld	r5,0x6
800088ac:	c4 a1       	brne	80008940 <_vfprintf_r+0xeac>
800088ae:	fa f8 06 b4 	ld.w	r8,sp[1716]
800088b2:	40 3c       	lddsp	r12,sp[0xc]
800088b4:	58 0c       	cp.w	r12,0
800088b6:	c1 d0       	breq	800088f0 <_vfprintf_r+0xe5c>
800088b8:	10 36       	cp.w	r6,r8
800088ba:	c0 64       	brge	800088c6 <_vfprintf_r+0xe32>
800088bc:	fa cb f9 44 	sub	r11,sp,-1724
800088c0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800088c4:	c1 f8       	rjmp	80008902 <_vfprintf_r+0xe6e>
800088c6:	fa c8 f9 50 	sub	r8,sp,-1712
800088ca:	1a d8       	st.w	--sp,r8
800088cc:	fa c8 fa b8 	sub	r8,sp,-1352
800088d0:	1a d8       	st.w	--sp,r8
800088d2:	fa c8 fb b4 	sub	r8,sp,-1100
800088d6:	1a d8       	st.w	--sp,r8
800088d8:	fa c8 f9 40 	sub	r8,sp,-1728
800088dc:	fa c9 ff b4 	sub	r9,sp,-76
800088e0:	04 9a       	mov	r10,r2
800088e2:	0c 9b       	mov	r11,r6
800088e4:	08 9c       	mov	r12,r4
800088e6:	fe b0 f7 3f 	rcall	80007764 <get_arg>
800088ea:	2f dd       	sub	sp,-12
800088ec:	98 18       	ld.sh	r8,r12[0x2]
800088ee:	c2 68       	rjmp	8000893a <_vfprintf_r+0xea6>
800088f0:	ee ca ff ff 	sub	r10,r7,-1
800088f4:	10 37       	cp.w	r7,r8
800088f6:	c0 94       	brge	80008908 <_vfprintf_r+0xe74>
800088f8:	fa c9 f9 44 	sub	r9,sp,-1724
800088fc:	14 97       	mov	r7,r10
800088fe:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008902:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80008906:	c1 a8       	rjmp	8000893a <_vfprintf_r+0xea6>
80008908:	41 09       	lddsp	r9,sp[0x40]
8000890a:	59 f8       	cp.w	r8,31
8000890c:	e0 89 00 13 	brgt	80008932 <_vfprintf_r+0xe9e>
80008910:	f2 cb ff fc 	sub	r11,r9,-4
80008914:	51 0b       	stdsp	sp[0x40],r11
80008916:	72 09       	ld.w	r9,r9[0x0]
80008918:	fa c6 f9 44 	sub	r6,sp,-1724
8000891c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80008920:	2f f8       	sub	r8,-1
80008922:	f7 49 fd 88 	st.w	r11[-632],r9
80008926:	fb 48 06 b4 	st.w	sp[1716],r8
8000892a:	14 97       	mov	r7,r10
8000892c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80008930:	c0 58       	rjmp	8000893a <_vfprintf_r+0xea6>
80008932:	92 18       	ld.sh	r8,r9[0x2]
80008934:	14 97       	mov	r7,r10
80008936:	2f c9       	sub	r9,-4
80008938:	51 09       	stdsp	sp[0x40],r9
8000893a:	5c 78       	castu.h	r8
8000893c:	50 18       	stdsp	sp[0x4],r8
8000893e:	c4 68       	rjmp	800089ca <_vfprintf_r+0xf36>
80008940:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008944:	40 3c       	lddsp	r12,sp[0xc]
80008946:	58 0c       	cp.w	r12,0
80008948:	c1 d0       	breq	80008982 <_vfprintf_r+0xeee>
8000894a:	10 36       	cp.w	r6,r8
8000894c:	c0 64       	brge	80008958 <_vfprintf_r+0xec4>
8000894e:	fa cb f9 44 	sub	r11,sp,-1724
80008952:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008956:	c1 f8       	rjmp	80008994 <_vfprintf_r+0xf00>
80008958:	fa c8 f9 50 	sub	r8,sp,-1712
8000895c:	1a d8       	st.w	--sp,r8
8000895e:	fa c8 fa b8 	sub	r8,sp,-1352
80008962:	0c 9b       	mov	r11,r6
80008964:	1a d8       	st.w	--sp,r8
80008966:	fa c8 fb b4 	sub	r8,sp,-1100
8000896a:	04 9a       	mov	r10,r2
8000896c:	1a d8       	st.w	--sp,r8
8000896e:	08 9c       	mov	r12,r4
80008970:	fa c8 f9 40 	sub	r8,sp,-1728
80008974:	fa c9 ff b4 	sub	r9,sp,-76
80008978:	fe b0 f6 f6 	rcall	80007764 <get_arg>
8000897c:	2f dd       	sub	sp,-12
8000897e:	78 0b       	ld.w	r11,r12[0x0]
80008980:	c2 48       	rjmp	800089c8 <_vfprintf_r+0xf34>
80008982:	ee ca ff ff 	sub	r10,r7,-1
80008986:	10 37       	cp.w	r7,r8
80008988:	c0 94       	brge	8000899a <_vfprintf_r+0xf06>
8000898a:	fa c9 f9 44 	sub	r9,sp,-1724
8000898e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008992:	14 97       	mov	r7,r10
80008994:	ec fb fd 88 	ld.w	r11,r6[-632]
80008998:	c1 88       	rjmp	800089c8 <_vfprintf_r+0xf34>
8000899a:	41 09       	lddsp	r9,sp[0x40]
8000899c:	59 f8       	cp.w	r8,31
8000899e:	e0 89 00 11 	brgt	800089c0 <_vfprintf_r+0xf2c>
800089a2:	f2 cb ff fc 	sub	r11,r9,-4
800089a6:	51 0b       	stdsp	sp[0x40],r11
800089a8:	fa c6 f9 44 	sub	r6,sp,-1724
800089ac:	72 0b       	ld.w	r11,r9[0x0]
800089ae:	ec 08 00 39 	add	r9,r6,r8<<0x3
800089b2:	f3 4b fd 88 	st.w	r9[-632],r11
800089b6:	2f f8       	sub	r8,-1
800089b8:	14 97       	mov	r7,r10
800089ba:	fb 48 06 b4 	st.w	sp[1716],r8
800089be:	c0 58       	rjmp	800089c8 <_vfprintf_r+0xf34>
800089c0:	72 0b       	ld.w	r11,r9[0x0]
800089c2:	14 97       	mov	r7,r10
800089c4:	2f c9       	sub	r9,-4
800089c6:	51 09       	stdsp	sp[0x40],r9
800089c8:	50 1b       	stdsp	sp[0x4],r11
800089ca:	30 0e       	mov	lr,0
800089cc:	50 0e       	stdsp	sp[0x0],lr
800089ce:	1c 98       	mov	r8,lr
800089d0:	e0 8f 02 fe 	bral	80008fcc <_vfprintf_r+0x1538>
800089d4:	50 a7       	stdsp	sp[0x28],r7
800089d6:	50 80       	stdsp	sp[0x20],r0
800089d8:	0c 97       	mov	r7,r6
800089da:	04 94       	mov	r4,r2
800089dc:	06 96       	mov	r6,r3
800089de:	02 92       	mov	r2,r1
800089e0:	40 93       	lddsp	r3,sp[0x24]
800089e2:	40 41       	lddsp	r1,sp[0x10]
800089e4:	0e 99       	mov	r9,r7
800089e6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800089ea:	40 3c       	lddsp	r12,sp[0xc]
800089ec:	58 0c       	cp.w	r12,0
800089ee:	c1 d0       	breq	80008a28 <_vfprintf_r+0xf94>
800089f0:	10 36       	cp.w	r6,r8
800089f2:	c0 64       	brge	800089fe <_vfprintf_r+0xf6a>
800089f4:	fa cb f9 44 	sub	r11,sp,-1724
800089f8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800089fc:	c1 d8       	rjmp	80008a36 <_vfprintf_r+0xfa2>
800089fe:	fa c8 f9 50 	sub	r8,sp,-1712
80008a02:	1a d8       	st.w	--sp,r8
80008a04:	fa c8 fa b8 	sub	r8,sp,-1352
80008a08:	1a d8       	st.w	--sp,r8
80008a0a:	fa c8 fb b4 	sub	r8,sp,-1100
80008a0e:	1a d8       	st.w	--sp,r8
80008a10:	fa c9 ff b4 	sub	r9,sp,-76
80008a14:	fa c8 f9 40 	sub	r8,sp,-1728
80008a18:	04 9a       	mov	r10,r2
80008a1a:	0c 9b       	mov	r11,r6
80008a1c:	08 9c       	mov	r12,r4
80008a1e:	fe b0 f6 a3 	rcall	80007764 <get_arg>
80008a22:	2f dd       	sub	sp,-12
80008a24:	78 09       	ld.w	r9,r12[0x0]
80008a26:	c2 18       	rjmp	80008a68 <_vfprintf_r+0xfd4>
80008a28:	2f f7       	sub	r7,-1
80008a2a:	10 39       	cp.w	r9,r8
80008a2c:	c0 84       	brge	80008a3c <_vfprintf_r+0xfa8>
80008a2e:	fa ca f9 44 	sub	r10,sp,-1724
80008a32:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008a36:	ec f9 fd 88 	ld.w	r9,r6[-632]
80008a3a:	c1 78       	rjmp	80008a68 <_vfprintf_r+0xfd4>
80008a3c:	41 09       	lddsp	r9,sp[0x40]
80008a3e:	59 f8       	cp.w	r8,31
80008a40:	e0 89 00 10 	brgt	80008a60 <_vfprintf_r+0xfcc>
80008a44:	f2 ca ff fc 	sub	r10,r9,-4
80008a48:	51 0a       	stdsp	sp[0x40],r10
80008a4a:	fa c6 f9 44 	sub	r6,sp,-1724
80008a4e:	72 09       	ld.w	r9,r9[0x0]
80008a50:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80008a54:	f5 49 fd 88 	st.w	r10[-632],r9
80008a58:	2f f8       	sub	r8,-1
80008a5a:	fb 48 06 b4 	st.w	sp[1716],r8
80008a5e:	c0 58       	rjmp	80008a68 <_vfprintf_r+0xfd4>
80008a60:	f2 c8 ff fc 	sub	r8,r9,-4
80008a64:	51 08       	stdsp	sp[0x40],r8
80008a66:	72 09       	ld.w	r9,r9[0x0]
80008a68:	33 08       	mov	r8,48
80008a6a:	fb 68 06 b8 	st.b	sp[1720],r8
80008a6e:	37 88       	mov	r8,120
80008a70:	30 0e       	mov	lr,0
80008a72:	fb 68 06 b9 	st.b	sp[1721],r8
80008a76:	fe cc b6 b2 	sub	r12,pc,-18766
80008a7a:	50 19       	stdsp	sp[0x4],r9
80008a7c:	a1 b5       	sbr	r5,0x1
80008a7e:	50 0e       	stdsp	sp[0x0],lr
80008a80:	50 dc       	stdsp	sp[0x34],r12
80008a82:	30 28       	mov	r8,2
80008a84:	37 80       	mov	r0,120
80008a86:	e0 8f 02 a3 	bral	80008fcc <_vfprintf_r+0x1538>
80008a8a:	50 a7       	stdsp	sp[0x28],r7
80008a8c:	50 80       	stdsp	sp[0x20],r0
80008a8e:	10 90       	mov	r0,r8
80008a90:	30 08       	mov	r8,0
80008a92:	fb 68 06 bb 	st.b	sp[1723],r8
80008a96:	0c 97       	mov	r7,r6
80008a98:	04 94       	mov	r4,r2
80008a9a:	06 96       	mov	r6,r3
80008a9c:	02 92       	mov	r2,r1
80008a9e:	40 93       	lddsp	r3,sp[0x24]
80008aa0:	40 41       	lddsp	r1,sp[0x10]
80008aa2:	0e 99       	mov	r9,r7
80008aa4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008aa8:	40 3b       	lddsp	r11,sp[0xc]
80008aaa:	58 0b       	cp.w	r11,0
80008aac:	c1 d0       	breq	80008ae6 <_vfprintf_r+0x1052>
80008aae:	10 36       	cp.w	r6,r8
80008ab0:	c0 64       	brge	80008abc <_vfprintf_r+0x1028>
80008ab2:	fa ca f9 44 	sub	r10,sp,-1724
80008ab6:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008aba:	c1 d8       	rjmp	80008af4 <_vfprintf_r+0x1060>
80008abc:	fa c8 f9 50 	sub	r8,sp,-1712
80008ac0:	1a d8       	st.w	--sp,r8
80008ac2:	fa c8 fa b8 	sub	r8,sp,-1352
80008ac6:	1a d8       	st.w	--sp,r8
80008ac8:	fa c8 fb b4 	sub	r8,sp,-1100
80008acc:	0c 9b       	mov	r11,r6
80008ace:	1a d8       	st.w	--sp,r8
80008ad0:	04 9a       	mov	r10,r2
80008ad2:	fa c8 f9 40 	sub	r8,sp,-1728
80008ad6:	fa c9 ff b4 	sub	r9,sp,-76
80008ada:	08 9c       	mov	r12,r4
80008adc:	fe b0 f6 44 	rcall	80007764 <get_arg>
80008ae0:	2f dd       	sub	sp,-12
80008ae2:	78 06       	ld.w	r6,r12[0x0]
80008ae4:	c2 08       	rjmp	80008b24 <_vfprintf_r+0x1090>
80008ae6:	2f f7       	sub	r7,-1
80008ae8:	10 39       	cp.w	r9,r8
80008aea:	c0 84       	brge	80008afa <_vfprintf_r+0x1066>
80008aec:	fa c9 f9 44 	sub	r9,sp,-1724
80008af0:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008af4:	ec f6 fd 88 	ld.w	r6,r6[-632]
80008af8:	c1 68       	rjmp	80008b24 <_vfprintf_r+0x1090>
80008afa:	41 09       	lddsp	r9,sp[0x40]
80008afc:	59 f8       	cp.w	r8,31
80008afe:	e0 89 00 10 	brgt	80008b1e <_vfprintf_r+0x108a>
80008b02:	f2 ca ff fc 	sub	r10,r9,-4
80008b06:	51 0a       	stdsp	sp[0x40],r10
80008b08:	72 06       	ld.w	r6,r9[0x0]
80008b0a:	fa ce f9 44 	sub	lr,sp,-1724
80008b0e:	fc 08 00 39 	add	r9,lr,r8<<0x3
80008b12:	f3 46 fd 88 	st.w	r9[-632],r6
80008b16:	2f f8       	sub	r8,-1
80008b18:	fb 48 06 b4 	st.w	sp[1716],r8
80008b1c:	c0 48       	rjmp	80008b24 <_vfprintf_r+0x1090>
80008b1e:	72 06       	ld.w	r6,r9[0x0]
80008b20:	2f c9       	sub	r9,-4
80008b22:	51 09       	stdsp	sp[0x40],r9
80008b24:	40 2c       	lddsp	r12,sp[0x8]
80008b26:	58 0c       	cp.w	r12,0
80008b28:	c1 05       	brlt	80008b48 <_vfprintf_r+0x10b4>
80008b2a:	18 9a       	mov	r10,r12
80008b2c:	30 0b       	mov	r11,0
80008b2e:	0c 9c       	mov	r12,r6
80008b30:	e0 a0 14 58 	rcall	8000b3e0 <memchr>
80008b34:	e0 80 02 df 	breq	800090f2 <_vfprintf_r+0x165e>
80008b38:	f8 06 01 02 	sub	r2,r12,r6
80008b3c:	40 2b       	lddsp	r11,sp[0x8]
80008b3e:	16 32       	cp.w	r2,r11
80008b40:	e0 89 02 d9 	brgt	800090f2 <_vfprintf_r+0x165e>
80008b44:	e0 8f 02 d4 	bral	800090ec <_vfprintf_r+0x1658>
80008b48:	30 0a       	mov	r10,0
80008b4a:	0c 9c       	mov	r12,r6
80008b4c:	50 2a       	stdsp	sp[0x8],r10
80008b4e:	e0 a0 19 33 	rcall	8000bdb4 <strlen>
80008b52:	18 92       	mov	r2,r12
80008b54:	e0 8f 02 d2 	bral	800090f8 <_vfprintf_r+0x1664>
80008b58:	50 a7       	stdsp	sp[0x28],r7
80008b5a:	50 80       	stdsp	sp[0x20],r0
80008b5c:	0c 97       	mov	r7,r6
80008b5e:	04 94       	mov	r4,r2
80008b60:	06 96       	mov	r6,r3
80008b62:	02 92       	mov	r2,r1
80008b64:	40 93       	lddsp	r3,sp[0x24]
80008b66:	10 90       	mov	r0,r8
80008b68:	40 41       	lddsp	r1,sp[0x10]
80008b6a:	a5 a5       	sbr	r5,0x4
80008b6c:	c0 a8       	rjmp	80008b80 <_vfprintf_r+0x10ec>
80008b6e:	50 a7       	stdsp	sp[0x28],r7
80008b70:	50 80       	stdsp	sp[0x20],r0
80008b72:	0c 97       	mov	r7,r6
80008b74:	04 94       	mov	r4,r2
80008b76:	06 96       	mov	r6,r3
80008b78:	02 92       	mov	r2,r1
80008b7a:	40 93       	lddsp	r3,sp[0x24]
80008b7c:	10 90       	mov	r0,r8
80008b7e:	40 41       	lddsp	r1,sp[0x10]
80008b80:	ed b5 00 05 	bld	r5,0x5
80008b84:	c5 61       	brne	80008c30 <_vfprintf_r+0x119c>
80008b86:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008b8a:	40 39       	lddsp	r9,sp[0xc]
80008b8c:	58 09       	cp.w	r9,0
80008b8e:	c2 10       	breq	80008bd0 <_vfprintf_r+0x113c>
80008b90:	10 36       	cp.w	r6,r8
80008b92:	c0 74       	brge	80008ba0 <_vfprintf_r+0x110c>
80008b94:	fa c8 f9 44 	sub	r8,sp,-1724
80008b98:	f0 06 00 36 	add	r6,r8,r6<<0x3
80008b9c:	c2 38       	rjmp	80008be2 <_vfprintf_r+0x114e>
80008b9e:	d7 03       	nop
80008ba0:	fa c8 f9 50 	sub	r8,sp,-1712
80008ba4:	1a d8       	st.w	--sp,r8
80008ba6:	fa c8 fa b8 	sub	r8,sp,-1352
80008baa:	1a d8       	st.w	--sp,r8
80008bac:	fa c8 fb b4 	sub	r8,sp,-1100
80008bb0:	1a d8       	st.w	--sp,r8
80008bb2:	fa c8 f9 40 	sub	r8,sp,-1728
80008bb6:	fa c9 ff b4 	sub	r9,sp,-76
80008bba:	04 9a       	mov	r10,r2
80008bbc:	0c 9b       	mov	r11,r6
80008bbe:	08 9c       	mov	r12,r4
80008bc0:	fe b0 f5 d2 	rcall	80007764 <get_arg>
80008bc4:	2f dd       	sub	sp,-12
80008bc6:	f8 e8 00 00 	ld.d	r8,r12[0]
80008bca:	fa e9 00 00 	st.d	sp[0],r8
80008bce:	c2 e8       	rjmp	80008c2a <_vfprintf_r+0x1196>
80008bd0:	ee ca ff ff 	sub	r10,r7,-1
80008bd4:	10 37       	cp.w	r7,r8
80008bd6:	c0 b4       	brge	80008bec <_vfprintf_r+0x1158>
80008bd8:	fa c8 f9 44 	sub	r8,sp,-1724
80008bdc:	14 97       	mov	r7,r10
80008bde:	f0 06 00 36 	add	r6,r8,r6<<0x3
80008be2:	ec ea fd 88 	ld.d	r10,r6[-632]
80008be6:	fa eb 00 00 	st.d	sp[0],r10
80008bea:	c2 08       	rjmp	80008c2a <_vfprintf_r+0x1196>
80008bec:	41 09       	lddsp	r9,sp[0x40]
80008bee:	59 f8       	cp.w	r8,31
80008bf0:	e0 89 00 16 	brgt	80008c1c <_vfprintf_r+0x1188>
80008bf4:	f2 e6 00 00 	ld.d	r6,r9[0]
80008bf8:	f2 cb ff f8 	sub	r11,r9,-8
80008bfc:	fa e7 00 00 	st.d	sp[0],r6
80008c00:	51 0b       	stdsp	sp[0x40],r11
80008c02:	fa c6 f9 44 	sub	r6,sp,-1724
80008c06:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008c0a:	fa e6 00 00 	ld.d	r6,sp[0]
80008c0e:	f2 e7 fd 88 	st.d	r9[-632],r6
80008c12:	2f f8       	sub	r8,-1
80008c14:	14 97       	mov	r7,r10
80008c16:	fb 48 06 b4 	st.w	sp[1716],r8
80008c1a:	c0 88       	rjmp	80008c2a <_vfprintf_r+0x1196>
80008c1c:	f2 e6 00 00 	ld.d	r6,r9[0]
80008c20:	2f 89       	sub	r9,-8
80008c22:	fa e7 00 00 	st.d	sp[0],r6
80008c26:	51 09       	stdsp	sp[0x40],r9
80008c28:	14 97       	mov	r7,r10
80008c2a:	30 18       	mov	r8,1
80008c2c:	e0 8f 01 d0 	bral	80008fcc <_vfprintf_r+0x1538>
80008c30:	ed b5 00 04 	bld	r5,0x4
80008c34:	c1 61       	brne	80008c60 <_vfprintf_r+0x11cc>
80008c36:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008c3a:	40 3e       	lddsp	lr,sp[0xc]
80008c3c:	58 0e       	cp.w	lr,0
80008c3e:	c0 80       	breq	80008c4e <_vfprintf_r+0x11ba>
80008c40:	10 36       	cp.w	r6,r8
80008c42:	c6 74       	brge	80008d10 <_vfprintf_r+0x127c>
80008c44:	fa cc f9 44 	sub	r12,sp,-1724
80008c48:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008c4c:	c8 08       	rjmp	80008d4c <_vfprintf_r+0x12b8>
80008c4e:	ee ca ff ff 	sub	r10,r7,-1
80008c52:	10 37       	cp.w	r7,r8
80008c54:	c7 f4       	brge	80008d52 <_vfprintf_r+0x12be>
80008c56:	fa cb f9 44 	sub	r11,sp,-1724
80008c5a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008c5e:	c7 68       	rjmp	80008d4a <_vfprintf_r+0x12b6>
80008c60:	ed b5 00 06 	bld	r5,0x6
80008c64:	c4 a1       	brne	80008cf8 <_vfprintf_r+0x1264>
80008c66:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008c6a:	40 3c       	lddsp	r12,sp[0xc]
80008c6c:	58 0c       	cp.w	r12,0
80008c6e:	c1 d0       	breq	80008ca8 <_vfprintf_r+0x1214>
80008c70:	10 36       	cp.w	r6,r8
80008c72:	c0 64       	brge	80008c7e <_vfprintf_r+0x11ea>
80008c74:	fa cb f9 44 	sub	r11,sp,-1724
80008c78:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008c7c:	c1 f8       	rjmp	80008cba <_vfprintf_r+0x1226>
80008c7e:	fa c8 f9 50 	sub	r8,sp,-1712
80008c82:	1a d8       	st.w	--sp,r8
80008c84:	fa c8 fa b8 	sub	r8,sp,-1352
80008c88:	1a d8       	st.w	--sp,r8
80008c8a:	fa c8 fb b4 	sub	r8,sp,-1100
80008c8e:	1a d8       	st.w	--sp,r8
80008c90:	fa c8 f9 40 	sub	r8,sp,-1728
80008c94:	fa c9 ff b4 	sub	r9,sp,-76
80008c98:	04 9a       	mov	r10,r2
80008c9a:	0c 9b       	mov	r11,r6
80008c9c:	08 9c       	mov	r12,r4
80008c9e:	fe b0 f5 63 	rcall	80007764 <get_arg>
80008ca2:	2f dd       	sub	sp,-12
80008ca4:	98 18       	ld.sh	r8,r12[0x2]
80008ca6:	c2 68       	rjmp	80008cf2 <_vfprintf_r+0x125e>
80008ca8:	ee ca ff ff 	sub	r10,r7,-1
80008cac:	10 37       	cp.w	r7,r8
80008cae:	c0 94       	brge	80008cc0 <_vfprintf_r+0x122c>
80008cb0:	fa c9 f9 44 	sub	r9,sp,-1724
80008cb4:	14 97       	mov	r7,r10
80008cb6:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008cba:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80008cbe:	c1 a8       	rjmp	80008cf2 <_vfprintf_r+0x125e>
80008cc0:	41 09       	lddsp	r9,sp[0x40]
80008cc2:	59 f8       	cp.w	r8,31
80008cc4:	e0 89 00 13 	brgt	80008cea <_vfprintf_r+0x1256>
80008cc8:	f2 cb ff fc 	sub	r11,r9,-4
80008ccc:	51 0b       	stdsp	sp[0x40],r11
80008cce:	72 09       	ld.w	r9,r9[0x0]
80008cd0:	fa c6 f9 44 	sub	r6,sp,-1724
80008cd4:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80008cd8:	2f f8       	sub	r8,-1
80008cda:	f7 49 fd 88 	st.w	r11[-632],r9
80008cde:	fb 48 06 b4 	st.w	sp[1716],r8
80008ce2:	14 97       	mov	r7,r10
80008ce4:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80008ce8:	c0 58       	rjmp	80008cf2 <_vfprintf_r+0x125e>
80008cea:	92 18       	ld.sh	r8,r9[0x2]
80008cec:	14 97       	mov	r7,r10
80008cee:	2f c9       	sub	r9,-4
80008cf0:	51 09       	stdsp	sp[0x40],r9
80008cf2:	5c 78       	castu.h	r8
80008cf4:	50 18       	stdsp	sp[0x4],r8
80008cf6:	c4 68       	rjmp	80008d82 <_vfprintf_r+0x12ee>
80008cf8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008cfc:	40 3c       	lddsp	r12,sp[0xc]
80008cfe:	58 0c       	cp.w	r12,0
80008d00:	c1 d0       	breq	80008d3a <_vfprintf_r+0x12a6>
80008d02:	10 36       	cp.w	r6,r8
80008d04:	c0 64       	brge	80008d10 <_vfprintf_r+0x127c>
80008d06:	fa cb f9 44 	sub	r11,sp,-1724
80008d0a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008d0e:	c1 f8       	rjmp	80008d4c <_vfprintf_r+0x12b8>
80008d10:	fa c8 f9 50 	sub	r8,sp,-1712
80008d14:	1a d8       	st.w	--sp,r8
80008d16:	fa c8 fa b8 	sub	r8,sp,-1352
80008d1a:	0c 9b       	mov	r11,r6
80008d1c:	1a d8       	st.w	--sp,r8
80008d1e:	fa c8 fb b4 	sub	r8,sp,-1100
80008d22:	04 9a       	mov	r10,r2
80008d24:	1a d8       	st.w	--sp,r8
80008d26:	08 9c       	mov	r12,r4
80008d28:	fa c8 f9 40 	sub	r8,sp,-1728
80008d2c:	fa c9 ff b4 	sub	r9,sp,-76
80008d30:	fe b0 f5 1a 	rcall	80007764 <get_arg>
80008d34:	2f dd       	sub	sp,-12
80008d36:	78 0b       	ld.w	r11,r12[0x0]
80008d38:	c2 48       	rjmp	80008d80 <_vfprintf_r+0x12ec>
80008d3a:	ee ca ff ff 	sub	r10,r7,-1
80008d3e:	10 37       	cp.w	r7,r8
80008d40:	c0 94       	brge	80008d52 <_vfprintf_r+0x12be>
80008d42:	fa c9 f9 44 	sub	r9,sp,-1724
80008d46:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008d4a:	14 97       	mov	r7,r10
80008d4c:	ec fb fd 88 	ld.w	r11,r6[-632]
80008d50:	c1 88       	rjmp	80008d80 <_vfprintf_r+0x12ec>
80008d52:	41 09       	lddsp	r9,sp[0x40]
80008d54:	59 f8       	cp.w	r8,31
80008d56:	e0 89 00 11 	brgt	80008d78 <_vfprintf_r+0x12e4>
80008d5a:	f2 cb ff fc 	sub	r11,r9,-4
80008d5e:	51 0b       	stdsp	sp[0x40],r11
80008d60:	fa c6 f9 44 	sub	r6,sp,-1724
80008d64:	72 0b       	ld.w	r11,r9[0x0]
80008d66:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008d6a:	f3 4b fd 88 	st.w	r9[-632],r11
80008d6e:	2f f8       	sub	r8,-1
80008d70:	14 97       	mov	r7,r10
80008d72:	fb 48 06 b4 	st.w	sp[1716],r8
80008d76:	c0 58       	rjmp	80008d80 <_vfprintf_r+0x12ec>
80008d78:	72 0b       	ld.w	r11,r9[0x0]
80008d7a:	14 97       	mov	r7,r10
80008d7c:	2f c9       	sub	r9,-4
80008d7e:	51 09       	stdsp	sp[0x40],r9
80008d80:	50 1b       	stdsp	sp[0x4],r11
80008d82:	30 0e       	mov	lr,0
80008d84:	30 18       	mov	r8,1
80008d86:	50 0e       	stdsp	sp[0x0],lr
80008d88:	c2 29       	rjmp	80008fcc <_vfprintf_r+0x1538>
80008d8a:	50 a7       	stdsp	sp[0x28],r7
80008d8c:	50 80       	stdsp	sp[0x20],r0
80008d8e:	0c 97       	mov	r7,r6
80008d90:	04 94       	mov	r4,r2
80008d92:	06 96       	mov	r6,r3
80008d94:	02 92       	mov	r2,r1
80008d96:	fe cc b9 d2 	sub	r12,pc,-17966
80008d9a:	40 93       	lddsp	r3,sp[0x24]
80008d9c:	10 90       	mov	r0,r8
80008d9e:	40 41       	lddsp	r1,sp[0x10]
80008da0:	50 dc       	stdsp	sp[0x34],r12
80008da2:	ed b5 00 05 	bld	r5,0x5
80008da6:	c5 51       	brne	80008e50 <_vfprintf_r+0x13bc>
80008da8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008dac:	40 3b       	lddsp	r11,sp[0xc]
80008dae:	58 0b       	cp.w	r11,0
80008db0:	c2 20       	breq	80008df4 <_vfprintf_r+0x1360>
80008db2:	10 36       	cp.w	r6,r8
80008db4:	c0 a4       	brge	80008dc8 <_vfprintf_r+0x1334>
80008db6:	fa ca f9 44 	sub	r10,sp,-1724
80008dba:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008dbe:	ec e8 fd 88 	ld.d	r8,r6[-632]
80008dc2:	fa e9 00 00 	st.d	sp[0],r8
80008dc6:	cf 28       	rjmp	80008faa <_vfprintf_r+0x1516>
80008dc8:	fa c8 f9 50 	sub	r8,sp,-1712
80008dcc:	1a d8       	st.w	--sp,r8
80008dce:	fa c8 fa b8 	sub	r8,sp,-1352
80008dd2:	04 9a       	mov	r10,r2
80008dd4:	1a d8       	st.w	--sp,r8
80008dd6:	0c 9b       	mov	r11,r6
80008dd8:	fa c8 fb b4 	sub	r8,sp,-1100
80008ddc:	08 9c       	mov	r12,r4
80008dde:	1a d8       	st.w	--sp,r8
80008de0:	fa c8 f9 40 	sub	r8,sp,-1728
80008de4:	fa c9 ff b4 	sub	r9,sp,-76
80008de8:	fe b0 f4 be 	rcall	80007764 <get_arg>
80008dec:	2f dd       	sub	sp,-12
80008dee:	f8 ea 00 00 	ld.d	r10,r12[0]
80008df2:	c0 c8       	rjmp	80008e0a <_vfprintf_r+0x1376>
80008df4:	ee ca ff ff 	sub	r10,r7,-1
80008df8:	10 37       	cp.w	r7,r8
80008dfa:	c0 b4       	brge	80008e10 <_vfprintf_r+0x137c>
80008dfc:	fa c9 f9 44 	sub	r9,sp,-1724
80008e00:	14 97       	mov	r7,r10
80008e02:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008e06:	ec ea fd 88 	ld.d	r10,r6[-632]
80008e0a:	fa eb 00 00 	st.d	sp[0],r10
80008e0e:	cc e8       	rjmp	80008faa <_vfprintf_r+0x1516>
80008e10:	41 09       	lddsp	r9,sp[0x40]
80008e12:	59 f8       	cp.w	r8,31
80008e14:	e0 89 00 16 	brgt	80008e40 <_vfprintf_r+0x13ac>
80008e18:	f2 e6 00 00 	ld.d	r6,r9[0]
80008e1c:	f2 cb ff f8 	sub	r11,r9,-8
80008e20:	fa e7 00 00 	st.d	sp[0],r6
80008e24:	51 0b       	stdsp	sp[0x40],r11
80008e26:	fa c6 f9 44 	sub	r6,sp,-1724
80008e2a:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008e2e:	fa e6 00 00 	ld.d	r6,sp[0]
80008e32:	f2 e7 fd 88 	st.d	r9[-632],r6
80008e36:	2f f8       	sub	r8,-1
80008e38:	14 97       	mov	r7,r10
80008e3a:	fb 48 06 b4 	st.w	sp[1716],r8
80008e3e:	cb 68       	rjmp	80008faa <_vfprintf_r+0x1516>
80008e40:	f2 e6 00 00 	ld.d	r6,r9[0]
80008e44:	2f 89       	sub	r9,-8
80008e46:	fa e7 00 00 	st.d	sp[0],r6
80008e4a:	51 09       	stdsp	sp[0x40],r9
80008e4c:	14 97       	mov	r7,r10
80008e4e:	ca e8       	rjmp	80008faa <_vfprintf_r+0x1516>
80008e50:	ed b5 00 04 	bld	r5,0x4
80008e54:	c1 71       	brne	80008e82 <_vfprintf_r+0x13ee>
80008e56:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008e5a:	40 3e       	lddsp	lr,sp[0xc]
80008e5c:	58 0e       	cp.w	lr,0
80008e5e:	c0 80       	breq	80008e6e <_vfprintf_r+0x13da>
80008e60:	10 36       	cp.w	r6,r8
80008e62:	c6 94       	brge	80008f34 <_vfprintf_r+0x14a0>
80008e64:	fa cc f9 44 	sub	r12,sp,-1724
80008e68:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008e6c:	c8 28       	rjmp	80008f70 <_vfprintf_r+0x14dc>
80008e6e:	ee ca ff ff 	sub	r10,r7,-1
80008e72:	10 37       	cp.w	r7,r8
80008e74:	e0 84 00 81 	brge	80008f76 <_vfprintf_r+0x14e2>
80008e78:	fa cb f9 44 	sub	r11,sp,-1724
80008e7c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008e80:	c7 78       	rjmp	80008f6e <_vfprintf_r+0x14da>
80008e82:	ed b5 00 06 	bld	r5,0x6
80008e86:	c4 b1       	brne	80008f1c <_vfprintf_r+0x1488>
80008e88:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008e8c:	40 3c       	lddsp	r12,sp[0xc]
80008e8e:	58 0c       	cp.w	r12,0
80008e90:	c1 d0       	breq	80008eca <_vfprintf_r+0x1436>
80008e92:	10 36       	cp.w	r6,r8
80008e94:	c0 64       	brge	80008ea0 <_vfprintf_r+0x140c>
80008e96:	fa cb f9 44 	sub	r11,sp,-1724
80008e9a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008e9e:	c1 f8       	rjmp	80008edc <_vfprintf_r+0x1448>
80008ea0:	fa c8 f9 50 	sub	r8,sp,-1712
80008ea4:	1a d8       	st.w	--sp,r8
80008ea6:	fa c8 fa b8 	sub	r8,sp,-1352
80008eaa:	1a d8       	st.w	--sp,r8
80008eac:	fa c8 fb b4 	sub	r8,sp,-1100
80008eb0:	1a d8       	st.w	--sp,r8
80008eb2:	fa c8 f9 40 	sub	r8,sp,-1728
80008eb6:	fa c9 ff b4 	sub	r9,sp,-76
80008eba:	04 9a       	mov	r10,r2
80008ebc:	0c 9b       	mov	r11,r6
80008ebe:	08 9c       	mov	r12,r4
80008ec0:	fe b0 f4 52 	rcall	80007764 <get_arg>
80008ec4:	2f dd       	sub	sp,-12
80008ec6:	98 18       	ld.sh	r8,r12[0x2]
80008ec8:	c2 78       	rjmp	80008f16 <_vfprintf_r+0x1482>
80008eca:	ee ca ff ff 	sub	r10,r7,-1
80008ece:	10 37       	cp.w	r7,r8
80008ed0:	c0 a4       	brge	80008ee4 <_vfprintf_r+0x1450>
80008ed2:	fa c9 f9 44 	sub	r9,sp,-1724
80008ed6:	14 97       	mov	r7,r10
80008ed8:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008edc:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80008ee0:	c1 b8       	rjmp	80008f16 <_vfprintf_r+0x1482>
80008ee2:	d7 03       	nop
80008ee4:	41 09       	lddsp	r9,sp[0x40]
80008ee6:	59 f8       	cp.w	r8,31
80008ee8:	e0 89 00 13 	brgt	80008f0e <_vfprintf_r+0x147a>
80008eec:	f2 cb ff fc 	sub	r11,r9,-4
80008ef0:	51 0b       	stdsp	sp[0x40],r11
80008ef2:	72 09       	ld.w	r9,r9[0x0]
80008ef4:	fa c6 f9 44 	sub	r6,sp,-1724
80008ef8:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80008efc:	2f f8       	sub	r8,-1
80008efe:	f7 49 fd 88 	st.w	r11[-632],r9
80008f02:	fb 48 06 b4 	st.w	sp[1716],r8
80008f06:	14 97       	mov	r7,r10
80008f08:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80008f0c:	c0 58       	rjmp	80008f16 <_vfprintf_r+0x1482>
80008f0e:	92 18       	ld.sh	r8,r9[0x2]
80008f10:	14 97       	mov	r7,r10
80008f12:	2f c9       	sub	r9,-4
80008f14:	51 09       	stdsp	sp[0x40],r9
80008f16:	5c 78       	castu.h	r8
80008f18:	50 18       	stdsp	sp[0x4],r8
80008f1a:	c4 68       	rjmp	80008fa6 <_vfprintf_r+0x1512>
80008f1c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008f20:	40 3c       	lddsp	r12,sp[0xc]
80008f22:	58 0c       	cp.w	r12,0
80008f24:	c1 d0       	breq	80008f5e <_vfprintf_r+0x14ca>
80008f26:	10 36       	cp.w	r6,r8
80008f28:	c0 64       	brge	80008f34 <_vfprintf_r+0x14a0>
80008f2a:	fa cb f9 44 	sub	r11,sp,-1724
80008f2e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008f32:	c1 f8       	rjmp	80008f70 <_vfprintf_r+0x14dc>
80008f34:	fa c8 f9 50 	sub	r8,sp,-1712
80008f38:	1a d8       	st.w	--sp,r8
80008f3a:	fa c8 fa b8 	sub	r8,sp,-1352
80008f3e:	0c 9b       	mov	r11,r6
80008f40:	1a d8       	st.w	--sp,r8
80008f42:	fa c8 fb b4 	sub	r8,sp,-1100
80008f46:	04 9a       	mov	r10,r2
80008f48:	1a d8       	st.w	--sp,r8
80008f4a:	08 9c       	mov	r12,r4
80008f4c:	fa c8 f9 40 	sub	r8,sp,-1728
80008f50:	fa c9 ff b4 	sub	r9,sp,-76
80008f54:	fe b0 f4 08 	rcall	80007764 <get_arg>
80008f58:	2f dd       	sub	sp,-12
80008f5a:	78 0b       	ld.w	r11,r12[0x0]
80008f5c:	c2 48       	rjmp	80008fa4 <_vfprintf_r+0x1510>
80008f5e:	ee ca ff ff 	sub	r10,r7,-1
80008f62:	10 37       	cp.w	r7,r8
80008f64:	c0 94       	brge	80008f76 <_vfprintf_r+0x14e2>
80008f66:	fa c9 f9 44 	sub	r9,sp,-1724
80008f6a:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008f6e:	14 97       	mov	r7,r10
80008f70:	ec fb fd 88 	ld.w	r11,r6[-632]
80008f74:	c1 88       	rjmp	80008fa4 <_vfprintf_r+0x1510>
80008f76:	41 09       	lddsp	r9,sp[0x40]
80008f78:	59 f8       	cp.w	r8,31
80008f7a:	e0 89 00 11 	brgt	80008f9c <_vfprintf_r+0x1508>
80008f7e:	f2 cb ff fc 	sub	r11,r9,-4
80008f82:	51 0b       	stdsp	sp[0x40],r11
80008f84:	fa c6 f9 44 	sub	r6,sp,-1724
80008f88:	72 0b       	ld.w	r11,r9[0x0]
80008f8a:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008f8e:	f3 4b fd 88 	st.w	r9[-632],r11
80008f92:	2f f8       	sub	r8,-1
80008f94:	14 97       	mov	r7,r10
80008f96:	fb 48 06 b4 	st.w	sp[1716],r8
80008f9a:	c0 58       	rjmp	80008fa4 <_vfprintf_r+0x1510>
80008f9c:	72 0b       	ld.w	r11,r9[0x0]
80008f9e:	14 97       	mov	r7,r10
80008fa0:	2f c9       	sub	r9,-4
80008fa2:	51 09       	stdsp	sp[0x40],r9
80008fa4:	50 1b       	stdsp	sp[0x4],r11
80008fa6:	30 0e       	mov	lr,0
80008fa8:	50 0e       	stdsp	sp[0x0],lr
80008faa:	40 08       	lddsp	r8,sp[0x0]
80008fac:	40 1c       	lddsp	r12,sp[0x4]
80008fae:	18 48       	or	r8,r12
80008fb0:	5f 19       	srne	r9
80008fb2:	0a 98       	mov	r8,r5
80008fb4:	eb e9 00 09 	and	r9,r5,r9
80008fb8:	a1 b8       	sbr	r8,0x1
80008fba:	58 09       	cp.w	r9,0
80008fbc:	c0 70       	breq	80008fca <_vfprintf_r+0x1536>
80008fbe:	10 95       	mov	r5,r8
80008fc0:	fb 60 06 b9 	st.b	sp[1721],r0
80008fc4:	33 08       	mov	r8,48
80008fc6:	fb 68 06 b8 	st.b	sp[1720],r8
80008fca:	30 28       	mov	r8,2
80008fcc:	30 09       	mov	r9,0
80008fce:	fb 69 06 bb 	st.b	sp[1723],r9
80008fd2:	0a 99       	mov	r9,r5
80008fd4:	a7 d9       	cbr	r9,0x7
80008fd6:	40 2b       	lddsp	r11,sp[0x8]
80008fd8:	40 16       	lddsp	r6,sp[0x4]
80008fda:	58 0b       	cp.w	r11,0
80008fdc:	5f 1a       	srne	r10
80008fde:	f2 05 17 40 	movge	r5,r9
80008fe2:	fa c2 f9 78 	sub	r2,sp,-1672
80008fe6:	40 09       	lddsp	r9,sp[0x0]
80008fe8:	0c 49       	or	r9,r6
80008fea:	5f 19       	srne	r9
80008fec:	f5 e9 10 09 	or	r9,r10,r9
80008ff0:	c5 c0       	breq	800090a8 <_vfprintf_r+0x1614>
80008ff2:	30 19       	mov	r9,1
80008ff4:	f2 08 18 00 	cp.b	r8,r9
80008ff8:	c0 60       	breq	80009004 <_vfprintf_r+0x1570>
80008ffa:	30 29       	mov	r9,2
80008ffc:	f2 08 18 00 	cp.b	r8,r9
80009000:	c0 41       	brne	80009008 <_vfprintf_r+0x1574>
80009002:	c3 c8       	rjmp	8000907a <_vfprintf_r+0x15e6>
80009004:	04 96       	mov	r6,r2
80009006:	c3 08       	rjmp	80009066 <_vfprintf_r+0x15d2>
80009008:	04 96       	mov	r6,r2
8000900a:	fa e8 00 00 	ld.d	r8,sp[0]
8000900e:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80009012:	2d 0a       	sub	r10,-48
80009014:	0c fa       	st.b	--r6,r10
80009016:	f0 0b 16 03 	lsr	r11,r8,0x3
8000901a:	f2 0c 16 03 	lsr	r12,r9,0x3
8000901e:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80009022:	18 99       	mov	r9,r12
80009024:	16 98       	mov	r8,r11
80009026:	58 08       	cp.w	r8,0
80009028:	5c 29       	cpc	r9
8000902a:	cf 21       	brne	8000900e <_vfprintf_r+0x157a>
8000902c:	fa e9 00 00 	st.d	sp[0],r8
80009030:	ed b5 00 00 	bld	r5,0x0
80009034:	c4 51       	brne	800090be <_vfprintf_r+0x162a>
80009036:	33 09       	mov	r9,48
80009038:	f2 0a 18 00 	cp.b	r10,r9
8000903c:	c4 10       	breq	800090be <_vfprintf_r+0x162a>
8000903e:	0c f9       	st.b	--r6,r9
80009040:	c3 f8       	rjmp	800090be <_vfprintf_r+0x162a>
80009042:	fa ea 00 00 	ld.d	r10,sp[0]
80009046:	30 a8       	mov	r8,10
80009048:	30 09       	mov	r9,0
8000904a:	e0 a0 1c ff 	rcall	8000ca48 <__avr32_umod64>
8000904e:	30 a8       	mov	r8,10
80009050:	2d 0a       	sub	r10,-48
80009052:	30 09       	mov	r9,0
80009054:	ac 8a       	st.b	r6[0x0],r10
80009056:	fa ea 00 00 	ld.d	r10,sp[0]
8000905a:	fe b0 f1 93 	rcall	80007380 <__avr32_udiv64>
8000905e:	16 99       	mov	r9,r11
80009060:	14 98       	mov	r8,r10
80009062:	fa e9 00 00 	st.d	sp[0],r8
80009066:	20 16       	sub	r6,1
80009068:	fa ea 00 00 	ld.d	r10,sp[0]
8000906c:	58 9a       	cp.w	r10,9
8000906e:	5c 2b       	cpc	r11
80009070:	fe 9b ff e9 	brhi	80009042 <_vfprintf_r+0x15ae>
80009074:	1b f8       	ld.ub	r8,sp[0x7]
80009076:	2d 08       	sub	r8,-48
80009078:	c2 08       	rjmp	800090b8 <_vfprintf_r+0x1624>
8000907a:	04 96       	mov	r6,r2
8000907c:	fa e8 00 00 	ld.d	r8,sp[0]
80009080:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80009084:	40 de       	lddsp	lr,sp[0x34]
80009086:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
8000908a:	0c fa       	st.b	--r6,r10
8000908c:	f2 0b 16 04 	lsr	r11,r9,0x4
80009090:	f0 0a 16 04 	lsr	r10,r8,0x4
80009094:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80009098:	16 99       	mov	r9,r11
8000909a:	14 98       	mov	r8,r10
8000909c:	58 08       	cp.w	r8,0
8000909e:	5c 29       	cpc	r9
800090a0:	cf 01       	brne	80009080 <_vfprintf_r+0x15ec>
800090a2:	fa e9 00 00 	st.d	sp[0],r8
800090a6:	c0 c8       	rjmp	800090be <_vfprintf_r+0x162a>
800090a8:	58 08       	cp.w	r8,0
800090aa:	c0 91       	brne	800090bc <_vfprintf_r+0x1628>
800090ac:	ed b5 00 00 	bld	r5,0x0
800090b0:	c0 61       	brne	800090bc <_vfprintf_r+0x1628>
800090b2:	fa c6 f9 79 	sub	r6,sp,-1671
800090b6:	33 08       	mov	r8,48
800090b8:	ac 88       	st.b	r6[0x0],r8
800090ba:	c0 28       	rjmp	800090be <_vfprintf_r+0x162a>
800090bc:	04 96       	mov	r6,r2
800090be:	0c 12       	sub	r2,r6
800090c0:	c1 c8       	rjmp	800090f8 <_vfprintf_r+0x1664>
800090c2:	50 a7       	stdsp	sp[0x28],r7
800090c4:	50 80       	stdsp	sp[0x20],r0
800090c6:	40 93       	lddsp	r3,sp[0x24]
800090c8:	0c 97       	mov	r7,r6
800090ca:	10 90       	mov	r0,r8
800090cc:	04 94       	mov	r4,r2
800090ce:	40 41       	lddsp	r1,sp[0x10]
800090d0:	58 08       	cp.w	r8,0
800090d2:	e0 80 04 4f 	breq	80009970 <_vfprintf_r+0x1edc>
800090d6:	fb 68 06 60 	st.b	sp[1632],r8
800090da:	30 0c       	mov	r12,0
800090dc:	30 08       	mov	r8,0
800090de:	30 12       	mov	r2,1
800090e0:	fb 68 06 bb 	st.b	sp[1723],r8
800090e4:	50 2c       	stdsp	sp[0x8],r12
800090e6:	fa c6 f9 a0 	sub	r6,sp,-1632
800090ea:	c0 78       	rjmp	800090f8 <_vfprintf_r+0x1664>
800090ec:	30 0b       	mov	r11,0
800090ee:	50 2b       	stdsp	sp[0x8],r11
800090f0:	c0 48       	rjmp	800090f8 <_vfprintf_r+0x1664>
800090f2:	40 22       	lddsp	r2,sp[0x8]
800090f4:	30 0a       	mov	r10,0
800090f6:	50 2a       	stdsp	sp[0x8],r10
800090f8:	40 29       	lddsp	r9,sp[0x8]
800090fa:	e4 09 0c 49 	max	r9,r2,r9
800090fe:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80009102:	50 39       	stdsp	sp[0xc],r9
80009104:	0a 9e       	mov	lr,r5
80009106:	30 09       	mov	r9,0
80009108:	e2 1e 00 02 	andl	lr,0x2,COH
8000910c:	f2 08 18 00 	cp.b	r8,r9
80009110:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80009114:	f7 b8 01 ff 	subne	r8,-1
80009118:	fb f8 1a 03 	st.wne	sp[0xc],r8
8000911c:	0a 9b       	mov	r11,r5
8000911e:	58 0e       	cp.w	lr,0
80009120:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80009124:	f7 bc 01 fe 	subne	r12,-2
80009128:	fb fc 1a 03 	st.wne	sp[0xc],r12
8000912c:	e2 1b 00 84 	andl	r11,0x84,COH
80009130:	50 fe       	stdsp	sp[0x3c],lr
80009132:	50 9b       	stdsp	sp[0x24],r11
80009134:	c4 71       	brne	800091c2 <_vfprintf_r+0x172e>
80009136:	40 8a       	lddsp	r10,sp[0x20]
80009138:	40 39       	lddsp	r9,sp[0xc]
8000913a:	12 1a       	sub	r10,r9
8000913c:	50 4a       	stdsp	sp[0x10],r10
8000913e:	58 0a       	cp.w	r10,0
80009140:	e0 89 00 20 	brgt	80009180 <_vfprintf_r+0x16ec>
80009144:	c3 f8       	rjmp	800091c2 <_vfprintf_r+0x172e>
80009146:	2f 09       	sub	r9,-16
80009148:	2f f8       	sub	r8,-1
8000914a:	fe ce bd 6e 	sub	lr,pc,-17042
8000914e:	31 0c       	mov	r12,16
80009150:	fb 49 06 90 	st.w	sp[1680],r9
80009154:	87 0e       	st.w	r3[0x0],lr
80009156:	87 1c       	st.w	r3[0x4],r12
80009158:	fb 48 06 8c 	st.w	sp[1676],r8
8000915c:	58 78       	cp.w	r8,7
8000915e:	e0 89 00 04 	brgt	80009166 <_vfprintf_r+0x16d2>
80009162:	2f 83       	sub	r3,-8
80009164:	c0 b8       	rjmp	8000917a <_vfprintf_r+0x16e6>
80009166:	fa ca f9 78 	sub	r10,sp,-1672
8000916a:	02 9b       	mov	r11,r1
8000916c:	08 9c       	mov	r12,r4
8000916e:	fe b0 f4 85 	rcall	80007a78 <__sprint_r>
80009172:	e0 81 04 10 	brne	80009992 <_vfprintf_r+0x1efe>
80009176:	fa c3 f9 e0 	sub	r3,sp,-1568
8000917a:	40 4b       	lddsp	r11,sp[0x10]
8000917c:	21 0b       	sub	r11,16
8000917e:	50 4b       	stdsp	sp[0x10],r11
80009180:	fa f9 06 90 	ld.w	r9,sp[1680]
80009184:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009188:	fe ca bd ac 	sub	r10,pc,-16980
8000918c:	40 4e       	lddsp	lr,sp[0x10]
8000918e:	59 0e       	cp.w	lr,16
80009190:	fe 99 ff db 	brgt	80009146 <_vfprintf_r+0x16b2>
80009194:	1c 09       	add	r9,lr
80009196:	2f f8       	sub	r8,-1
80009198:	87 0a       	st.w	r3[0x0],r10
8000919a:	fb 49 06 90 	st.w	sp[1680],r9
8000919e:	87 1e       	st.w	r3[0x4],lr
800091a0:	fb 48 06 8c 	st.w	sp[1676],r8
800091a4:	58 78       	cp.w	r8,7
800091a6:	e0 89 00 04 	brgt	800091ae <_vfprintf_r+0x171a>
800091aa:	2f 83       	sub	r3,-8
800091ac:	c0 b8       	rjmp	800091c2 <_vfprintf_r+0x172e>
800091ae:	fa ca f9 78 	sub	r10,sp,-1672
800091b2:	02 9b       	mov	r11,r1
800091b4:	08 9c       	mov	r12,r4
800091b6:	fe b0 f4 61 	rcall	80007a78 <__sprint_r>
800091ba:	e0 81 03 ec 	brne	80009992 <_vfprintf_r+0x1efe>
800091be:	fa c3 f9 e0 	sub	r3,sp,-1568
800091c2:	30 09       	mov	r9,0
800091c4:	fb 38 06 bb 	ld.ub	r8,sp[1723]
800091c8:	f2 08 18 00 	cp.b	r8,r9
800091cc:	c1 f0       	breq	8000920a <_vfprintf_r+0x1776>
800091ce:	fa f8 06 90 	ld.w	r8,sp[1680]
800091d2:	fa c9 f9 45 	sub	r9,sp,-1723
800091d6:	2f f8       	sub	r8,-1
800091d8:	87 09       	st.w	r3[0x0],r9
800091da:	fb 48 06 90 	st.w	sp[1680],r8
800091de:	30 19       	mov	r9,1
800091e0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800091e4:	87 19       	st.w	r3[0x4],r9
800091e6:	2f f8       	sub	r8,-1
800091e8:	fb 48 06 8c 	st.w	sp[1676],r8
800091ec:	58 78       	cp.w	r8,7
800091ee:	e0 89 00 04 	brgt	800091f6 <_vfprintf_r+0x1762>
800091f2:	2f 83       	sub	r3,-8
800091f4:	c0 b8       	rjmp	8000920a <_vfprintf_r+0x1776>
800091f6:	fa ca f9 78 	sub	r10,sp,-1672
800091fa:	02 9b       	mov	r11,r1
800091fc:	08 9c       	mov	r12,r4
800091fe:	fe b0 f4 3d 	rcall	80007a78 <__sprint_r>
80009202:	e0 81 03 c8 	brne	80009992 <_vfprintf_r+0x1efe>
80009206:	fa c3 f9 e0 	sub	r3,sp,-1568
8000920a:	40 fc       	lddsp	r12,sp[0x3c]
8000920c:	58 0c       	cp.w	r12,0
8000920e:	c1 f0       	breq	8000924c <_vfprintf_r+0x17b8>
80009210:	fa f8 06 90 	ld.w	r8,sp[1680]
80009214:	fa c9 f9 48 	sub	r9,sp,-1720
80009218:	2f e8       	sub	r8,-2
8000921a:	87 09       	st.w	r3[0x0],r9
8000921c:	fb 48 06 90 	st.w	sp[1680],r8
80009220:	30 29       	mov	r9,2
80009222:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009226:	87 19       	st.w	r3[0x4],r9
80009228:	2f f8       	sub	r8,-1
8000922a:	fb 48 06 8c 	st.w	sp[1676],r8
8000922e:	58 78       	cp.w	r8,7
80009230:	e0 89 00 04 	brgt	80009238 <_vfprintf_r+0x17a4>
80009234:	2f 83       	sub	r3,-8
80009236:	c0 b8       	rjmp	8000924c <_vfprintf_r+0x17b8>
80009238:	fa ca f9 78 	sub	r10,sp,-1672
8000923c:	02 9b       	mov	r11,r1
8000923e:	08 9c       	mov	r12,r4
80009240:	fe b0 f4 1c 	rcall	80007a78 <__sprint_r>
80009244:	e0 81 03 a7 	brne	80009992 <_vfprintf_r+0x1efe>
80009248:	fa c3 f9 e0 	sub	r3,sp,-1568
8000924c:	40 9b       	lddsp	r11,sp[0x24]
8000924e:	e0 4b 00 80 	cp.w	r11,128
80009252:	c4 71       	brne	800092e0 <_vfprintf_r+0x184c>
80009254:	40 8a       	lddsp	r10,sp[0x20]
80009256:	40 39       	lddsp	r9,sp[0xc]
80009258:	12 1a       	sub	r10,r9
8000925a:	50 4a       	stdsp	sp[0x10],r10
8000925c:	58 0a       	cp.w	r10,0
8000925e:	e0 89 00 20 	brgt	8000929e <_vfprintf_r+0x180a>
80009262:	c3 f8       	rjmp	800092e0 <_vfprintf_r+0x184c>
80009264:	2f 09       	sub	r9,-16
80009266:	2f f8       	sub	r8,-1
80009268:	fe ce be 7c 	sub	lr,pc,-16772
8000926c:	31 0c       	mov	r12,16
8000926e:	fb 49 06 90 	st.w	sp[1680],r9
80009272:	87 0e       	st.w	r3[0x0],lr
80009274:	87 1c       	st.w	r3[0x4],r12
80009276:	fb 48 06 8c 	st.w	sp[1676],r8
8000927a:	58 78       	cp.w	r8,7
8000927c:	e0 89 00 04 	brgt	80009284 <_vfprintf_r+0x17f0>
80009280:	2f 83       	sub	r3,-8
80009282:	c0 b8       	rjmp	80009298 <_vfprintf_r+0x1804>
80009284:	fa ca f9 78 	sub	r10,sp,-1672
80009288:	02 9b       	mov	r11,r1
8000928a:	08 9c       	mov	r12,r4
8000928c:	fe b0 f3 f6 	rcall	80007a78 <__sprint_r>
80009290:	e0 81 03 81 	brne	80009992 <_vfprintf_r+0x1efe>
80009294:	fa c3 f9 e0 	sub	r3,sp,-1568
80009298:	40 4b       	lddsp	r11,sp[0x10]
8000929a:	21 0b       	sub	r11,16
8000929c:	50 4b       	stdsp	sp[0x10],r11
8000929e:	fa f9 06 90 	ld.w	r9,sp[1680]
800092a2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800092a6:	fe ca be ba 	sub	r10,pc,-16710
800092aa:	40 4e       	lddsp	lr,sp[0x10]
800092ac:	59 0e       	cp.w	lr,16
800092ae:	fe 99 ff db 	brgt	80009264 <_vfprintf_r+0x17d0>
800092b2:	1c 09       	add	r9,lr
800092b4:	2f f8       	sub	r8,-1
800092b6:	87 0a       	st.w	r3[0x0],r10
800092b8:	fb 49 06 90 	st.w	sp[1680],r9
800092bc:	87 1e       	st.w	r3[0x4],lr
800092be:	fb 48 06 8c 	st.w	sp[1676],r8
800092c2:	58 78       	cp.w	r8,7
800092c4:	e0 89 00 04 	brgt	800092cc <_vfprintf_r+0x1838>
800092c8:	2f 83       	sub	r3,-8
800092ca:	c0 b8       	rjmp	800092e0 <_vfprintf_r+0x184c>
800092cc:	fa ca f9 78 	sub	r10,sp,-1672
800092d0:	02 9b       	mov	r11,r1
800092d2:	08 9c       	mov	r12,r4
800092d4:	fe b0 f3 d2 	rcall	80007a78 <__sprint_r>
800092d8:	e0 81 03 5d 	brne	80009992 <_vfprintf_r+0x1efe>
800092dc:	fa c3 f9 e0 	sub	r3,sp,-1568
800092e0:	40 2c       	lddsp	r12,sp[0x8]
800092e2:	04 1c       	sub	r12,r2
800092e4:	50 2c       	stdsp	sp[0x8],r12
800092e6:	58 0c       	cp.w	r12,0
800092e8:	e0 89 00 20 	brgt	80009328 <_vfprintf_r+0x1894>
800092ec:	c3 f8       	rjmp	8000936a <_vfprintf_r+0x18d6>
800092ee:	2f 09       	sub	r9,-16
800092f0:	2f f8       	sub	r8,-1
800092f2:	fe cb bf 06 	sub	r11,pc,-16634
800092f6:	31 0a       	mov	r10,16
800092f8:	fb 49 06 90 	st.w	sp[1680],r9
800092fc:	87 0b       	st.w	r3[0x0],r11
800092fe:	87 1a       	st.w	r3[0x4],r10
80009300:	fb 48 06 8c 	st.w	sp[1676],r8
80009304:	58 78       	cp.w	r8,7
80009306:	e0 89 00 04 	brgt	8000930e <_vfprintf_r+0x187a>
8000930a:	2f 83       	sub	r3,-8
8000930c:	c0 b8       	rjmp	80009322 <_vfprintf_r+0x188e>
8000930e:	fa ca f9 78 	sub	r10,sp,-1672
80009312:	02 9b       	mov	r11,r1
80009314:	08 9c       	mov	r12,r4
80009316:	fe b0 f3 b1 	rcall	80007a78 <__sprint_r>
8000931a:	e0 81 03 3c 	brne	80009992 <_vfprintf_r+0x1efe>
8000931e:	fa c3 f9 e0 	sub	r3,sp,-1568
80009322:	40 29       	lddsp	r9,sp[0x8]
80009324:	21 09       	sub	r9,16
80009326:	50 29       	stdsp	sp[0x8],r9
80009328:	fa f9 06 90 	ld.w	r9,sp[1680]
8000932c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009330:	fe ca bf 44 	sub	r10,pc,-16572
80009334:	40 2e       	lddsp	lr,sp[0x8]
80009336:	59 0e       	cp.w	lr,16
80009338:	fe 99 ff db 	brgt	800092ee <_vfprintf_r+0x185a>
8000933c:	1c 09       	add	r9,lr
8000933e:	2f f8       	sub	r8,-1
80009340:	87 0a       	st.w	r3[0x0],r10
80009342:	fb 49 06 90 	st.w	sp[1680],r9
80009346:	87 1e       	st.w	r3[0x4],lr
80009348:	fb 48 06 8c 	st.w	sp[1676],r8
8000934c:	58 78       	cp.w	r8,7
8000934e:	e0 89 00 04 	brgt	80009356 <_vfprintf_r+0x18c2>
80009352:	2f 83       	sub	r3,-8
80009354:	c0 b8       	rjmp	8000936a <_vfprintf_r+0x18d6>
80009356:	fa ca f9 78 	sub	r10,sp,-1672
8000935a:	02 9b       	mov	r11,r1
8000935c:	08 9c       	mov	r12,r4
8000935e:	fe b0 f3 8d 	rcall	80007a78 <__sprint_r>
80009362:	e0 81 03 18 	brne	80009992 <_vfprintf_r+0x1efe>
80009366:	fa c3 f9 e0 	sub	r3,sp,-1568
8000936a:	ed b5 00 08 	bld	r5,0x8
8000936e:	c0 b0       	breq	80009384 <_vfprintf_r+0x18f0>
80009370:	fa f8 06 90 	ld.w	r8,sp[1680]
80009374:	87 12       	st.w	r3[0x4],r2
80009376:	87 06       	st.w	r3[0x0],r6
80009378:	f0 02 00 02 	add	r2,r8,r2
8000937c:	fb 42 06 90 	st.w	sp[1680],r2
80009380:	e0 8f 01 d4 	bral	80009728 <_vfprintf_r+0x1c94>
80009384:	e0 40 00 65 	cp.w	r0,101
80009388:	e0 8a 01 d6 	brle	80009734 <_vfprintf_r+0x1ca0>
8000938c:	30 08       	mov	r8,0
8000938e:	30 09       	mov	r9,0
80009390:	40 5b       	lddsp	r11,sp[0x14]
80009392:	40 7a       	lddsp	r10,sp[0x1c]
80009394:	e0 a0 19 53 	rcall	8000c63a <__avr32_f64_cmp_eq>
80009398:	c7 90       	breq	8000948a <_vfprintf_r+0x19f6>
8000939a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000939e:	fe c9 bf c6 	sub	r9,pc,-16442
800093a2:	2f f8       	sub	r8,-1
800093a4:	87 09       	st.w	r3[0x0],r9
800093a6:	fb 48 06 90 	st.w	sp[1680],r8
800093aa:	30 19       	mov	r9,1
800093ac:	fa f8 06 8c 	ld.w	r8,sp[1676]
800093b0:	87 19       	st.w	r3[0x4],r9
800093b2:	2f f8       	sub	r8,-1
800093b4:	fb 48 06 8c 	st.w	sp[1676],r8
800093b8:	58 78       	cp.w	r8,7
800093ba:	e0 89 00 05 	brgt	800093c4 <_vfprintf_r+0x1930>
800093be:	2f 83       	sub	r3,-8
800093c0:	c0 c8       	rjmp	800093d8 <_vfprintf_r+0x1944>
800093c2:	d7 03       	nop
800093c4:	fa ca f9 78 	sub	r10,sp,-1672
800093c8:	02 9b       	mov	r11,r1
800093ca:	08 9c       	mov	r12,r4
800093cc:	fe b0 f3 56 	rcall	80007a78 <__sprint_r>
800093d0:	e0 81 02 e1 	brne	80009992 <_vfprintf_r+0x1efe>
800093d4:	fa c3 f9 e0 	sub	r3,sp,-1568
800093d8:	fa f8 06 ac 	ld.w	r8,sp[1708]
800093dc:	40 6c       	lddsp	r12,sp[0x18]
800093de:	18 38       	cp.w	r8,r12
800093e0:	c0 55       	brlt	800093ea <_vfprintf_r+0x1956>
800093e2:	ed b5 00 00 	bld	r5,0x0
800093e6:	e0 81 02 6b 	brne	800098bc <_vfprintf_r+0x1e28>
800093ea:	fa f8 06 90 	ld.w	r8,sp[1680]
800093ee:	2f f8       	sub	r8,-1
800093f0:	40 cb       	lddsp	r11,sp[0x30]
800093f2:	fb 48 06 90 	st.w	sp[1680],r8
800093f6:	30 19       	mov	r9,1
800093f8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800093fc:	87 0b       	st.w	r3[0x0],r11
800093fe:	2f f8       	sub	r8,-1
80009400:	87 19       	st.w	r3[0x4],r9
80009402:	fb 48 06 8c 	st.w	sp[1676],r8
80009406:	58 78       	cp.w	r8,7
80009408:	e0 89 00 04 	brgt	80009410 <_vfprintf_r+0x197c>
8000940c:	2f 83       	sub	r3,-8
8000940e:	c0 b8       	rjmp	80009424 <_vfprintf_r+0x1990>
80009410:	fa ca f9 78 	sub	r10,sp,-1672
80009414:	02 9b       	mov	r11,r1
80009416:	08 9c       	mov	r12,r4
80009418:	fe b0 f3 30 	rcall	80007a78 <__sprint_r>
8000941c:	e0 81 02 bb 	brne	80009992 <_vfprintf_r+0x1efe>
80009420:	fa c3 f9 e0 	sub	r3,sp,-1568
80009424:	40 66       	lddsp	r6,sp[0x18]
80009426:	20 16       	sub	r6,1
80009428:	58 06       	cp.w	r6,0
8000942a:	e0 89 00 1d 	brgt	80009464 <_vfprintf_r+0x19d0>
8000942e:	e0 8f 02 47 	bral	800098bc <_vfprintf_r+0x1e28>
80009432:	2f 09       	sub	r9,-16
80009434:	2f f8       	sub	r8,-1
80009436:	fb 49 06 90 	st.w	sp[1680],r9
8000943a:	87 02       	st.w	r3[0x0],r2
8000943c:	87 10       	st.w	r3[0x4],r0
8000943e:	fb 48 06 8c 	st.w	sp[1676],r8
80009442:	58 78       	cp.w	r8,7
80009444:	e0 89 00 04 	brgt	8000944c <_vfprintf_r+0x19b8>
80009448:	2f 83       	sub	r3,-8
8000944a:	c0 b8       	rjmp	80009460 <_vfprintf_r+0x19cc>
8000944c:	fa ca f9 78 	sub	r10,sp,-1672
80009450:	02 9b       	mov	r11,r1
80009452:	08 9c       	mov	r12,r4
80009454:	fe b0 f3 12 	rcall	80007a78 <__sprint_r>
80009458:	e0 81 02 9d 	brne	80009992 <_vfprintf_r+0x1efe>
8000945c:	fa c3 f9 e0 	sub	r3,sp,-1568
80009460:	21 06       	sub	r6,16
80009462:	c0 48       	rjmp	8000946a <_vfprintf_r+0x19d6>
80009464:	fe c2 c0 78 	sub	r2,pc,-16264
80009468:	31 00       	mov	r0,16
8000946a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000946e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009472:	fe ca c0 86 	sub	r10,pc,-16250
80009476:	59 06       	cp.w	r6,16
80009478:	fe 99 ff dd 	brgt	80009432 <_vfprintf_r+0x199e>
8000947c:	0c 09       	add	r9,r6
8000947e:	87 0a       	st.w	r3[0x0],r10
80009480:	fb 49 06 90 	st.w	sp[1680],r9
80009484:	2f f8       	sub	r8,-1
80009486:	87 16       	st.w	r3[0x4],r6
80009488:	c5 39       	rjmp	8000972e <_vfprintf_r+0x1c9a>
8000948a:	fa fa 06 ac 	ld.w	r10,sp[1708]
8000948e:	58 0a       	cp.w	r10,0
80009490:	e0 89 00 92 	brgt	800095b4 <_vfprintf_r+0x1b20>
80009494:	fa f8 06 90 	ld.w	r8,sp[1680]
80009498:	fe c9 c0 c0 	sub	r9,pc,-16192
8000949c:	2f f8       	sub	r8,-1
8000949e:	87 09       	st.w	r3[0x0],r9
800094a0:	fb 48 06 90 	st.w	sp[1680],r8
800094a4:	30 19       	mov	r9,1
800094a6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800094aa:	87 19       	st.w	r3[0x4],r9
800094ac:	2f f8       	sub	r8,-1
800094ae:	fb 48 06 8c 	st.w	sp[1676],r8
800094b2:	58 78       	cp.w	r8,7
800094b4:	e0 89 00 04 	brgt	800094bc <_vfprintf_r+0x1a28>
800094b8:	2f 83       	sub	r3,-8
800094ba:	c0 b8       	rjmp	800094d0 <_vfprintf_r+0x1a3c>
800094bc:	fa ca f9 78 	sub	r10,sp,-1672
800094c0:	02 9b       	mov	r11,r1
800094c2:	08 9c       	mov	r12,r4
800094c4:	fe b0 f2 da 	rcall	80007a78 <__sprint_r>
800094c8:	e0 81 02 65 	brne	80009992 <_vfprintf_r+0x1efe>
800094cc:	fa c3 f9 e0 	sub	r3,sp,-1568
800094d0:	fa f8 06 ac 	ld.w	r8,sp[1708]
800094d4:	58 08       	cp.w	r8,0
800094d6:	c0 81       	brne	800094e6 <_vfprintf_r+0x1a52>
800094d8:	40 6a       	lddsp	r10,sp[0x18]
800094da:	58 0a       	cp.w	r10,0
800094dc:	c0 51       	brne	800094e6 <_vfprintf_r+0x1a52>
800094de:	ed b5 00 00 	bld	r5,0x0
800094e2:	e0 81 01 ed 	brne	800098bc <_vfprintf_r+0x1e28>
800094e6:	40 c9       	lddsp	r9,sp[0x30]
800094e8:	fa f8 06 90 	ld.w	r8,sp[1680]
800094ec:	2f f8       	sub	r8,-1
800094ee:	87 09       	st.w	r3[0x0],r9
800094f0:	fb 48 06 90 	st.w	sp[1680],r8
800094f4:	30 19       	mov	r9,1
800094f6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800094fa:	87 19       	st.w	r3[0x4],r9
800094fc:	2f f8       	sub	r8,-1
800094fe:	fb 48 06 8c 	st.w	sp[1676],r8
80009502:	58 78       	cp.w	r8,7
80009504:	e0 89 00 04 	brgt	8000950c <_vfprintf_r+0x1a78>
80009508:	2f 83       	sub	r3,-8
8000950a:	c0 b8       	rjmp	80009520 <_vfprintf_r+0x1a8c>
8000950c:	fa ca f9 78 	sub	r10,sp,-1672
80009510:	02 9b       	mov	r11,r1
80009512:	08 9c       	mov	r12,r4
80009514:	fe b0 f2 b2 	rcall	80007a78 <__sprint_r>
80009518:	e0 81 02 3d 	brne	80009992 <_vfprintf_r+0x1efe>
8000951c:	fa c3 f9 e0 	sub	r3,sp,-1568
80009520:	fa f2 06 ac 	ld.w	r2,sp[1708]
80009524:	5c 32       	neg	r2
80009526:	58 02       	cp.w	r2,0
80009528:	e0 89 00 1d 	brgt	80009562 <_vfprintf_r+0x1ace>
8000952c:	c3 d8       	rjmp	800095a6 <_vfprintf_r+0x1b12>
8000952e:	2f 09       	sub	r9,-16
80009530:	2f f8       	sub	r8,-1
80009532:	31 0e       	mov	lr,16
80009534:	fb 49 06 90 	st.w	sp[1680],r9
80009538:	87 00       	st.w	r3[0x0],r0
8000953a:	87 1e       	st.w	r3[0x4],lr
8000953c:	fb 48 06 8c 	st.w	sp[1676],r8
80009540:	58 78       	cp.w	r8,7
80009542:	e0 89 00 04 	brgt	8000954a <_vfprintf_r+0x1ab6>
80009546:	2f 83       	sub	r3,-8
80009548:	c0 b8       	rjmp	8000955e <_vfprintf_r+0x1aca>
8000954a:	fa ca f9 78 	sub	r10,sp,-1672
8000954e:	02 9b       	mov	r11,r1
80009550:	08 9c       	mov	r12,r4
80009552:	fe b0 f2 93 	rcall	80007a78 <__sprint_r>
80009556:	e0 81 02 1e 	brne	80009992 <_vfprintf_r+0x1efe>
8000955a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000955e:	21 02       	sub	r2,16
80009560:	c0 38       	rjmp	80009566 <_vfprintf_r+0x1ad2>
80009562:	fe c0 c1 76 	sub	r0,pc,-16010
80009566:	fa f9 06 90 	ld.w	r9,sp[1680]
8000956a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000956e:	fe ca c1 82 	sub	r10,pc,-15998
80009572:	59 02       	cp.w	r2,16
80009574:	fe 99 ff dd 	brgt	8000952e <_vfprintf_r+0x1a9a>
80009578:	04 09       	add	r9,r2
8000957a:	2f f8       	sub	r8,-1
8000957c:	87 0a       	st.w	r3[0x0],r10
8000957e:	fb 49 06 90 	st.w	sp[1680],r9
80009582:	87 12       	st.w	r3[0x4],r2
80009584:	fb 48 06 8c 	st.w	sp[1676],r8
80009588:	58 78       	cp.w	r8,7
8000958a:	e0 89 00 04 	brgt	80009592 <_vfprintf_r+0x1afe>
8000958e:	2f 83       	sub	r3,-8
80009590:	c0 b8       	rjmp	800095a6 <_vfprintf_r+0x1b12>
80009592:	fa ca f9 78 	sub	r10,sp,-1672
80009596:	02 9b       	mov	r11,r1
80009598:	08 9c       	mov	r12,r4
8000959a:	fe b0 f2 6f 	rcall	80007a78 <__sprint_r>
8000959e:	e0 81 01 fa 	brne	80009992 <_vfprintf_r+0x1efe>
800095a2:	fa c3 f9 e0 	sub	r3,sp,-1568
800095a6:	40 6c       	lddsp	r12,sp[0x18]
800095a8:	fa f8 06 90 	ld.w	r8,sp[1680]
800095ac:	87 06       	st.w	r3[0x0],r6
800095ae:	87 1c       	st.w	r3[0x4],r12
800095b0:	18 08       	add	r8,r12
800095b2:	cb 98       	rjmp	80009724 <_vfprintf_r+0x1c90>
800095b4:	fa f9 06 90 	ld.w	r9,sp[1680]
800095b8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800095bc:	40 6b       	lddsp	r11,sp[0x18]
800095be:	16 3a       	cp.w	r10,r11
800095c0:	c6 f5       	brlt	8000969e <_vfprintf_r+0x1c0a>
800095c2:	16 09       	add	r9,r11
800095c4:	2f f8       	sub	r8,-1
800095c6:	87 06       	st.w	r3[0x0],r6
800095c8:	fb 49 06 90 	st.w	sp[1680],r9
800095cc:	87 1b       	st.w	r3[0x4],r11
800095ce:	fb 48 06 8c 	st.w	sp[1676],r8
800095d2:	58 78       	cp.w	r8,7
800095d4:	e0 89 00 04 	brgt	800095dc <_vfprintf_r+0x1b48>
800095d8:	2f 83       	sub	r3,-8
800095da:	c0 b8       	rjmp	800095f0 <_vfprintf_r+0x1b5c>
800095dc:	fa ca f9 78 	sub	r10,sp,-1672
800095e0:	02 9b       	mov	r11,r1
800095e2:	08 9c       	mov	r12,r4
800095e4:	fe b0 f2 4a 	rcall	80007a78 <__sprint_r>
800095e8:	e0 81 01 d5 	brne	80009992 <_vfprintf_r+0x1efe>
800095ec:	fa c3 f9 e0 	sub	r3,sp,-1568
800095f0:	fa f6 06 ac 	ld.w	r6,sp[1708]
800095f4:	40 6a       	lddsp	r10,sp[0x18]
800095f6:	14 16       	sub	r6,r10
800095f8:	58 06       	cp.w	r6,0
800095fa:	e0 89 00 1c 	brgt	80009632 <_vfprintf_r+0x1b9e>
800095fe:	c3 d8       	rjmp	80009678 <_vfprintf_r+0x1be4>
80009600:	2f 09       	sub	r9,-16
80009602:	2f f8       	sub	r8,-1
80009604:	fb 49 06 90 	st.w	sp[1680],r9
80009608:	87 02       	st.w	r3[0x0],r2
8000960a:	87 10       	st.w	r3[0x4],r0
8000960c:	fb 48 06 8c 	st.w	sp[1676],r8
80009610:	58 78       	cp.w	r8,7
80009612:	e0 89 00 04 	brgt	8000961a <_vfprintf_r+0x1b86>
80009616:	2f 83       	sub	r3,-8
80009618:	c0 b8       	rjmp	8000962e <_vfprintf_r+0x1b9a>
8000961a:	fa ca f9 78 	sub	r10,sp,-1672
8000961e:	02 9b       	mov	r11,r1
80009620:	08 9c       	mov	r12,r4
80009622:	fe b0 f2 2b 	rcall	80007a78 <__sprint_r>
80009626:	e0 81 01 b6 	brne	80009992 <_vfprintf_r+0x1efe>
8000962a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000962e:	21 06       	sub	r6,16
80009630:	c0 48       	rjmp	80009638 <_vfprintf_r+0x1ba4>
80009632:	fe c2 c2 46 	sub	r2,pc,-15802
80009636:	31 00       	mov	r0,16
80009638:	fa f9 06 90 	ld.w	r9,sp[1680]
8000963c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009640:	fe ca c2 54 	sub	r10,pc,-15788
80009644:	59 06       	cp.w	r6,16
80009646:	fe 99 ff dd 	brgt	80009600 <_vfprintf_r+0x1b6c>
8000964a:	0c 09       	add	r9,r6
8000964c:	2f f8       	sub	r8,-1
8000964e:	87 0a       	st.w	r3[0x0],r10
80009650:	fb 49 06 90 	st.w	sp[1680],r9
80009654:	87 16       	st.w	r3[0x4],r6
80009656:	fb 48 06 8c 	st.w	sp[1676],r8
8000965a:	58 78       	cp.w	r8,7
8000965c:	e0 89 00 04 	brgt	80009664 <_vfprintf_r+0x1bd0>
80009660:	2f 83       	sub	r3,-8
80009662:	c0 b8       	rjmp	80009678 <_vfprintf_r+0x1be4>
80009664:	fa ca f9 78 	sub	r10,sp,-1672
80009668:	02 9b       	mov	r11,r1
8000966a:	08 9c       	mov	r12,r4
8000966c:	fe b0 f2 06 	rcall	80007a78 <__sprint_r>
80009670:	e0 81 01 91 	brne	80009992 <_vfprintf_r+0x1efe>
80009674:	fa c3 f9 e0 	sub	r3,sp,-1568
80009678:	ed b5 00 00 	bld	r5,0x0
8000967c:	e0 81 01 20 	brne	800098bc <_vfprintf_r+0x1e28>
80009680:	40 c9       	lddsp	r9,sp[0x30]
80009682:	fa f8 06 90 	ld.w	r8,sp[1680]
80009686:	2f f8       	sub	r8,-1
80009688:	87 09       	st.w	r3[0x0],r9
8000968a:	fb 48 06 90 	st.w	sp[1680],r8
8000968e:	30 19       	mov	r9,1
80009690:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009694:	87 19       	st.w	r3[0x4],r9
80009696:	2f f8       	sub	r8,-1
80009698:	fb 48 06 8c 	st.w	sp[1676],r8
8000969c:	c0 29       	rjmp	800098a0 <_vfprintf_r+0x1e0c>
8000969e:	14 09       	add	r9,r10
800096a0:	2f f8       	sub	r8,-1
800096a2:	fb 49 06 90 	st.w	sp[1680],r9
800096a6:	87 06       	st.w	r3[0x0],r6
800096a8:	87 1a       	st.w	r3[0x4],r10
800096aa:	fb 48 06 8c 	st.w	sp[1676],r8
800096ae:	58 78       	cp.w	r8,7
800096b0:	e0 89 00 04 	brgt	800096b8 <_vfprintf_r+0x1c24>
800096b4:	2f 83       	sub	r3,-8
800096b6:	c0 b8       	rjmp	800096cc <_vfprintf_r+0x1c38>
800096b8:	fa ca f9 78 	sub	r10,sp,-1672
800096bc:	02 9b       	mov	r11,r1
800096be:	08 9c       	mov	r12,r4
800096c0:	fe b0 f1 dc 	rcall	80007a78 <__sprint_r>
800096c4:	e0 81 01 67 	brne	80009992 <_vfprintf_r+0x1efe>
800096c8:	fa c3 f9 e0 	sub	r3,sp,-1568
800096cc:	40 c8       	lddsp	r8,sp[0x30]
800096ce:	87 08       	st.w	r3[0x0],r8
800096d0:	fa f8 06 90 	ld.w	r8,sp[1680]
800096d4:	2f f8       	sub	r8,-1
800096d6:	30 19       	mov	r9,1
800096d8:	fb 48 06 90 	st.w	sp[1680],r8
800096dc:	87 19       	st.w	r3[0x4],r9
800096de:	fa f8 06 8c 	ld.w	r8,sp[1676]
800096e2:	2f f8       	sub	r8,-1
800096e4:	fb 48 06 8c 	st.w	sp[1676],r8
800096e8:	fa f2 06 ac 	ld.w	r2,sp[1708]
800096ec:	58 78       	cp.w	r8,7
800096ee:	e0 89 00 04 	brgt	800096f6 <_vfprintf_r+0x1c62>
800096f2:	2f 83       	sub	r3,-8
800096f4:	c0 b8       	rjmp	8000970a <_vfprintf_r+0x1c76>
800096f6:	fa ca f9 78 	sub	r10,sp,-1672
800096fa:	02 9b       	mov	r11,r1
800096fc:	08 9c       	mov	r12,r4
800096fe:	fe b0 f1 bd 	rcall	80007a78 <__sprint_r>
80009702:	e0 81 01 48 	brne	80009992 <_vfprintf_r+0x1efe>
80009706:	fa c3 f9 e0 	sub	r3,sp,-1568
8000970a:	04 06       	add	r6,r2
8000970c:	fa f8 06 ac 	ld.w	r8,sp[1708]
80009710:	87 06       	st.w	r3[0x0],r6
80009712:	fa f9 06 90 	ld.w	r9,sp[1680]
80009716:	40 66       	lddsp	r6,sp[0x18]
80009718:	40 6e       	lddsp	lr,sp[0x18]
8000971a:	10 16       	sub	r6,r8
8000971c:	f2 08 01 08 	sub	r8,r9,r8
80009720:	87 16       	st.w	r3[0x4],r6
80009722:	1c 08       	add	r8,lr
80009724:	fb 48 06 90 	st.w	sp[1680],r8
80009728:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000972c:	2f f8       	sub	r8,-1
8000972e:	fb 48 06 8c 	st.w	sp[1676],r8
80009732:	cb 78       	rjmp	800098a0 <_vfprintf_r+0x1e0c>
80009734:	40 6c       	lddsp	r12,sp[0x18]
80009736:	58 1c       	cp.w	r12,1
80009738:	e0 89 00 06 	brgt	80009744 <_vfprintf_r+0x1cb0>
8000973c:	ed b5 00 00 	bld	r5,0x0
80009740:	e0 81 00 85 	brne	8000984a <_vfprintf_r+0x1db6>
80009744:	fa f8 06 90 	ld.w	r8,sp[1680]
80009748:	2f f8       	sub	r8,-1
8000974a:	30 19       	mov	r9,1
8000974c:	fb 48 06 90 	st.w	sp[1680],r8
80009750:	87 06       	st.w	r3[0x0],r6
80009752:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009756:	87 19       	st.w	r3[0x4],r9
80009758:	2f f8       	sub	r8,-1
8000975a:	fb 48 06 8c 	st.w	sp[1676],r8
8000975e:	58 78       	cp.w	r8,7
80009760:	e0 89 00 04 	brgt	80009768 <_vfprintf_r+0x1cd4>
80009764:	2f 83       	sub	r3,-8
80009766:	c0 b8       	rjmp	8000977c <_vfprintf_r+0x1ce8>
80009768:	fa ca f9 78 	sub	r10,sp,-1672
8000976c:	02 9b       	mov	r11,r1
8000976e:	08 9c       	mov	r12,r4
80009770:	fe b0 f1 84 	rcall	80007a78 <__sprint_r>
80009774:	e0 81 01 0f 	brne	80009992 <_vfprintf_r+0x1efe>
80009778:	fa c3 f9 e0 	sub	r3,sp,-1568
8000977c:	fa f8 06 90 	ld.w	r8,sp[1680]
80009780:	2f f8       	sub	r8,-1
80009782:	40 cb       	lddsp	r11,sp[0x30]
80009784:	fb 48 06 90 	st.w	sp[1680],r8
80009788:	30 19       	mov	r9,1
8000978a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000978e:	87 0b       	st.w	r3[0x0],r11
80009790:	2f f8       	sub	r8,-1
80009792:	87 19       	st.w	r3[0x4],r9
80009794:	fb 48 06 8c 	st.w	sp[1676],r8
80009798:	58 78       	cp.w	r8,7
8000979a:	e0 89 00 05 	brgt	800097a4 <_vfprintf_r+0x1d10>
8000979e:	2f 83       	sub	r3,-8
800097a0:	c0 c8       	rjmp	800097b8 <_vfprintf_r+0x1d24>
800097a2:	d7 03       	nop
800097a4:	fa ca f9 78 	sub	r10,sp,-1672
800097a8:	02 9b       	mov	r11,r1
800097aa:	08 9c       	mov	r12,r4
800097ac:	fe b0 f1 66 	rcall	80007a78 <__sprint_r>
800097b0:	e0 81 00 f1 	brne	80009992 <_vfprintf_r+0x1efe>
800097b4:	fa c3 f9 e0 	sub	r3,sp,-1568
800097b8:	30 08       	mov	r8,0
800097ba:	30 09       	mov	r9,0
800097bc:	40 5b       	lddsp	r11,sp[0x14]
800097be:	40 7a       	lddsp	r10,sp[0x1c]
800097c0:	e0 a0 17 3d 	rcall	8000c63a <__avr32_f64_cmp_eq>
800097c4:	40 68       	lddsp	r8,sp[0x18]
800097c6:	20 18       	sub	r8,1
800097c8:	58 0c       	cp.w	r12,0
800097ca:	c0 d1       	brne	800097e4 <_vfprintf_r+0x1d50>
800097cc:	2f f6       	sub	r6,-1
800097ce:	87 18       	st.w	r3[0x4],r8
800097d0:	87 06       	st.w	r3[0x0],r6
800097d2:	fa f6 06 90 	ld.w	r6,sp[1680]
800097d6:	10 06       	add	r6,r8
800097d8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800097dc:	fb 46 06 90 	st.w	sp[1680],r6
800097e0:	2f f8       	sub	r8,-1
800097e2:	c3 18       	rjmp	80009844 <_vfprintf_r+0x1db0>
800097e4:	10 96       	mov	r6,r8
800097e6:	58 08       	cp.w	r8,0
800097e8:	e0 89 00 1c 	brgt	80009820 <_vfprintf_r+0x1d8c>
800097ec:	c4 b8       	rjmp	80009882 <_vfprintf_r+0x1dee>
800097ee:	2f 09       	sub	r9,-16
800097f0:	2f f8       	sub	r8,-1
800097f2:	fb 49 06 90 	st.w	sp[1680],r9
800097f6:	87 02       	st.w	r3[0x0],r2
800097f8:	87 10       	st.w	r3[0x4],r0
800097fa:	fb 48 06 8c 	st.w	sp[1676],r8
800097fe:	58 78       	cp.w	r8,7
80009800:	e0 89 00 04 	brgt	80009808 <_vfprintf_r+0x1d74>
80009804:	2f 83       	sub	r3,-8
80009806:	c0 b8       	rjmp	8000981c <_vfprintf_r+0x1d88>
80009808:	fa ca f9 78 	sub	r10,sp,-1672
8000980c:	02 9b       	mov	r11,r1
8000980e:	08 9c       	mov	r12,r4
80009810:	fe b0 f1 34 	rcall	80007a78 <__sprint_r>
80009814:	e0 81 00 bf 	brne	80009992 <_vfprintf_r+0x1efe>
80009818:	fa c3 f9 e0 	sub	r3,sp,-1568
8000981c:	21 06       	sub	r6,16
8000981e:	c0 48       	rjmp	80009826 <_vfprintf_r+0x1d92>
80009820:	fe c2 c4 34 	sub	r2,pc,-15308
80009824:	31 00       	mov	r0,16
80009826:	fa f9 06 90 	ld.w	r9,sp[1680]
8000982a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000982e:	fe ca c4 42 	sub	r10,pc,-15294
80009832:	59 06       	cp.w	r6,16
80009834:	fe 99 ff dd 	brgt	800097ee <_vfprintf_r+0x1d5a>
80009838:	0c 09       	add	r9,r6
8000983a:	87 0a       	st.w	r3[0x0],r10
8000983c:	fb 49 06 90 	st.w	sp[1680],r9
80009840:	2f f8       	sub	r8,-1
80009842:	87 16       	st.w	r3[0x4],r6
80009844:	fb 48 06 8c 	st.w	sp[1676],r8
80009848:	c0 e8       	rjmp	80009864 <_vfprintf_r+0x1dd0>
8000984a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000984e:	2f f8       	sub	r8,-1
80009850:	30 19       	mov	r9,1
80009852:	fb 48 06 90 	st.w	sp[1680],r8
80009856:	87 06       	st.w	r3[0x0],r6
80009858:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000985c:	87 19       	st.w	r3[0x4],r9
8000985e:	2f f8       	sub	r8,-1
80009860:	fb 48 06 8c 	st.w	sp[1676],r8
80009864:	58 78       	cp.w	r8,7
80009866:	e0 89 00 04 	brgt	8000986e <_vfprintf_r+0x1dda>
8000986a:	2f 83       	sub	r3,-8
8000986c:	c0 b8       	rjmp	80009882 <_vfprintf_r+0x1dee>
8000986e:	fa ca f9 78 	sub	r10,sp,-1672
80009872:	02 9b       	mov	r11,r1
80009874:	08 9c       	mov	r12,r4
80009876:	fe b0 f1 01 	rcall	80007a78 <__sprint_r>
8000987a:	e0 81 00 8c 	brne	80009992 <_vfprintf_r+0x1efe>
8000987e:	fa c3 f9 e0 	sub	r3,sp,-1568
80009882:	40 ea       	lddsp	r10,sp[0x38]
80009884:	fa f8 06 90 	ld.w	r8,sp[1680]
80009888:	14 08       	add	r8,r10
8000988a:	fa c9 f9 64 	sub	r9,sp,-1692
8000988e:	fb 48 06 90 	st.w	sp[1680],r8
80009892:	87 1a       	st.w	r3[0x4],r10
80009894:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009898:	87 09       	st.w	r3[0x0],r9
8000989a:	2f f8       	sub	r8,-1
8000989c:	fb 48 06 8c 	st.w	sp[1676],r8
800098a0:	58 78       	cp.w	r8,7
800098a2:	e0 89 00 04 	brgt	800098aa <_vfprintf_r+0x1e16>
800098a6:	2f 83       	sub	r3,-8
800098a8:	c0 a8       	rjmp	800098bc <_vfprintf_r+0x1e28>
800098aa:	fa ca f9 78 	sub	r10,sp,-1672
800098ae:	02 9b       	mov	r11,r1
800098b0:	08 9c       	mov	r12,r4
800098b2:	fe b0 f0 e3 	rcall	80007a78 <__sprint_r>
800098b6:	c6 e1       	brne	80009992 <_vfprintf_r+0x1efe>
800098b8:	fa c3 f9 e0 	sub	r3,sp,-1568
800098bc:	e2 15 00 04 	andl	r5,0x4,COH
800098c0:	c3 f0       	breq	8000993e <_vfprintf_r+0x1eaa>
800098c2:	40 86       	lddsp	r6,sp[0x20]
800098c4:	40 39       	lddsp	r9,sp[0xc]
800098c6:	12 16       	sub	r6,r9
800098c8:	58 06       	cp.w	r6,0
800098ca:	e0 89 00 1a 	brgt	800098fe <_vfprintf_r+0x1e6a>
800098ce:	c3 88       	rjmp	8000993e <_vfprintf_r+0x1eaa>
800098d0:	2f 09       	sub	r9,-16
800098d2:	2f f8       	sub	r8,-1
800098d4:	fb 49 06 90 	st.w	sp[1680],r9
800098d8:	87 05       	st.w	r3[0x0],r5
800098da:	87 12       	st.w	r3[0x4],r2
800098dc:	fb 48 06 8c 	st.w	sp[1676],r8
800098e0:	58 78       	cp.w	r8,7
800098e2:	e0 89 00 04 	brgt	800098ea <_vfprintf_r+0x1e56>
800098e6:	2f 83       	sub	r3,-8
800098e8:	c0 98       	rjmp	800098fa <_vfprintf_r+0x1e66>
800098ea:	00 9a       	mov	r10,r0
800098ec:	02 9b       	mov	r11,r1
800098ee:	08 9c       	mov	r12,r4
800098f0:	fe b0 f0 c4 	rcall	80007a78 <__sprint_r>
800098f4:	c4 f1       	brne	80009992 <_vfprintf_r+0x1efe>
800098f6:	fa c3 f9 e0 	sub	r3,sp,-1568
800098fa:	21 06       	sub	r6,16
800098fc:	c0 68       	rjmp	80009908 <_vfprintf_r+0x1e74>
800098fe:	fe c5 c5 22 	sub	r5,pc,-15070
80009902:	31 02       	mov	r2,16
80009904:	fa c0 f9 78 	sub	r0,sp,-1672
80009908:	fa f9 06 90 	ld.w	r9,sp[1680]
8000990c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009910:	fe ca c5 34 	sub	r10,pc,-15052
80009914:	59 06       	cp.w	r6,16
80009916:	fe 99 ff dd 	brgt	800098d0 <_vfprintf_r+0x1e3c>
8000991a:	0c 09       	add	r9,r6
8000991c:	2f f8       	sub	r8,-1
8000991e:	87 0a       	st.w	r3[0x0],r10
80009920:	87 16       	st.w	r3[0x4],r6
80009922:	fb 49 06 90 	st.w	sp[1680],r9
80009926:	fb 48 06 8c 	st.w	sp[1676],r8
8000992a:	58 78       	cp.w	r8,7
8000992c:	e0 8a 00 09 	brle	8000993e <_vfprintf_r+0x1eaa>
80009930:	fa ca f9 78 	sub	r10,sp,-1672
80009934:	02 9b       	mov	r11,r1
80009936:	08 9c       	mov	r12,r4
80009938:	fe b0 f0 a0 	rcall	80007a78 <__sprint_r>
8000993c:	c2 b1       	brne	80009992 <_vfprintf_r+0x1efe>
8000993e:	40 bc       	lddsp	r12,sp[0x2c]
80009940:	40 36       	lddsp	r6,sp[0xc]
80009942:	40 8e       	lddsp	lr,sp[0x20]
80009944:	ec 0e 0c 48 	max	r8,r6,lr
80009948:	10 0c       	add	r12,r8
8000994a:	50 bc       	stdsp	sp[0x2c],r12
8000994c:	fa f8 06 90 	ld.w	r8,sp[1680]
80009950:	58 08       	cp.w	r8,0
80009952:	c0 80       	breq	80009962 <_vfprintf_r+0x1ece>
80009954:	fa ca f9 78 	sub	r10,sp,-1672
80009958:	02 9b       	mov	r11,r1
8000995a:	08 9c       	mov	r12,r4
8000995c:	fe b0 f0 8e 	rcall	80007a78 <__sprint_r>
80009960:	c1 91       	brne	80009992 <_vfprintf_r+0x1efe>
80009962:	30 0b       	mov	r11,0
80009964:	fa c3 f9 e0 	sub	r3,sp,-1568
80009968:	fb 4b 06 8c 	st.w	sp[1676],r11
8000996c:	fe 9f f1 22 	bral	80007bb0 <_vfprintf_r+0x11c>
80009970:	08 95       	mov	r5,r4
80009972:	fa f8 06 90 	ld.w	r8,sp[1680]
80009976:	58 08       	cp.w	r8,0
80009978:	c0 80       	breq	80009988 <_vfprintf_r+0x1ef4>
8000997a:	08 9c       	mov	r12,r4
8000997c:	fa ca f9 78 	sub	r10,sp,-1672
80009980:	02 9b       	mov	r11,r1
80009982:	fe b0 f0 7b 	rcall	80007a78 <__sprint_r>
80009986:	c0 61       	brne	80009992 <_vfprintf_r+0x1efe>
80009988:	30 08       	mov	r8,0
8000998a:	fb 48 06 8c 	st.w	sp[1676],r8
8000998e:	c0 28       	rjmp	80009992 <_vfprintf_r+0x1efe>
80009990:	40 41       	lddsp	r1,sp[0x10]
80009992:	82 68       	ld.sh	r8,r1[0xc]
80009994:	ed b8 00 06 	bld	r8,0x6
80009998:	c0 31       	brne	8000999e <_vfprintf_r+0x1f0a>
8000999a:	3f fa       	mov	r10,-1
8000999c:	50 ba       	stdsp	sp[0x2c],r10
8000999e:	40 bc       	lddsp	r12,sp[0x2c]
800099a0:	fe 3d f9 44 	sub	sp,-1724
800099a4:	d8 32       	popm	r0-r7,pc
800099a6:	d7 03       	nop

800099a8 <__swsetup_r>:
800099a8:	d4 21       	pushm	r4-r7,lr
800099aa:	e0 68 00 f8 	mov	r8,248
800099ae:	18 96       	mov	r6,r12
800099b0:	16 97       	mov	r7,r11
800099b2:	70 0c       	ld.w	r12,r8[0x0]
800099b4:	58 0c       	cp.w	r12,0
800099b6:	c0 60       	breq	800099c2 <__swsetup_r+0x1a>
800099b8:	78 68       	ld.w	r8,r12[0x18]
800099ba:	58 08       	cp.w	r8,0
800099bc:	c0 31       	brne	800099c2 <__swsetup_r+0x1a>
800099be:	e0 a0 07 b9 	rcall	8000a930 <__sinit>
800099c2:	fe c8 c4 b6 	sub	r8,pc,-15178
800099c6:	10 37       	cp.w	r7,r8
800099c8:	c0 61       	brne	800099d4 <__swsetup_r+0x2c>
800099ca:	e0 68 00 f8 	mov	r8,248
800099ce:	70 08       	ld.w	r8,r8[0x0]
800099d0:	70 07       	ld.w	r7,r8[0x0]
800099d2:	c1 28       	rjmp	800099f6 <__swsetup_r+0x4e>
800099d4:	fe c8 c4 a8 	sub	r8,pc,-15192
800099d8:	10 37       	cp.w	r7,r8
800099da:	c0 61       	brne	800099e6 <__swsetup_r+0x3e>
800099dc:	e0 68 00 f8 	mov	r8,248
800099e0:	70 08       	ld.w	r8,r8[0x0]
800099e2:	70 17       	ld.w	r7,r8[0x4]
800099e4:	c0 98       	rjmp	800099f6 <__swsetup_r+0x4e>
800099e6:	fe c8 c4 9a 	sub	r8,pc,-15206
800099ea:	10 37       	cp.w	r7,r8
800099ec:	c0 51       	brne	800099f6 <__swsetup_r+0x4e>
800099ee:	e0 68 00 f8 	mov	r8,248
800099f2:	70 08       	ld.w	r8,r8[0x0]
800099f4:	70 27       	ld.w	r7,r8[0x8]
800099f6:	8e 68       	ld.sh	r8,r7[0xc]
800099f8:	ed b8 00 03 	bld	r8,0x3
800099fc:	c1 e0       	breq	80009a38 <__swsetup_r+0x90>
800099fe:	ed b8 00 04 	bld	r8,0x4
80009a02:	c3 e1       	brne	80009a7e <__swsetup_r+0xd6>
80009a04:	ed b8 00 02 	bld	r8,0x2
80009a08:	c1 51       	brne	80009a32 <__swsetup_r+0x8a>
80009a0a:	6e db       	ld.w	r11,r7[0x34]
80009a0c:	58 0b       	cp.w	r11,0
80009a0e:	c0 a0       	breq	80009a22 <__swsetup_r+0x7a>
80009a10:	ee c8 ff bc 	sub	r8,r7,-68
80009a14:	10 3b       	cp.w	r11,r8
80009a16:	c0 40       	breq	80009a1e <__swsetup_r+0x76>
80009a18:	0c 9c       	mov	r12,r6
80009a1a:	e0 a0 08 25 	rcall	8000aa64 <_free_r>
80009a1e:	30 08       	mov	r8,0
80009a20:	8f d8       	st.w	r7[0x34],r8
80009a22:	8e 68       	ld.sh	r8,r7[0xc]
80009a24:	e0 18 ff db 	andl	r8,0xffdb
80009a28:	ae 68       	st.h	r7[0xc],r8
80009a2a:	30 08       	mov	r8,0
80009a2c:	8f 18       	st.w	r7[0x4],r8
80009a2e:	6e 48       	ld.w	r8,r7[0x10]
80009a30:	8f 08       	st.w	r7[0x0],r8
80009a32:	8e 68       	ld.sh	r8,r7[0xc]
80009a34:	a3 b8       	sbr	r8,0x3
80009a36:	ae 68       	st.h	r7[0xc],r8
80009a38:	6e 48       	ld.w	r8,r7[0x10]
80009a3a:	58 08       	cp.w	r8,0
80009a3c:	c0 b1       	brne	80009a52 <__swsetup_r+0xaa>
80009a3e:	8e 68       	ld.sh	r8,r7[0xc]
80009a40:	e2 18 02 80 	andl	r8,0x280,COH
80009a44:	e0 48 02 00 	cp.w	r8,512
80009a48:	c0 50       	breq	80009a52 <__swsetup_r+0xaa>
80009a4a:	0c 9c       	mov	r12,r6
80009a4c:	0e 9b       	mov	r11,r7
80009a4e:	e0 a0 0a 4b 	rcall	8000aee4 <__smakebuf_r>
80009a52:	8e 69       	ld.sh	r9,r7[0xc]
80009a54:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80009a58:	c0 70       	breq	80009a66 <__swsetup_r+0xbe>
80009a5a:	30 08       	mov	r8,0
80009a5c:	8f 28       	st.w	r7[0x8],r8
80009a5e:	6e 58       	ld.w	r8,r7[0x14]
80009a60:	5c 38       	neg	r8
80009a62:	8f 68       	st.w	r7[0x18],r8
80009a64:	c0 68       	rjmp	80009a70 <__swsetup_r+0xc8>
80009a66:	ed b9 00 01 	bld	r9,0x1
80009a6a:	ef f8 10 05 	ld.wne	r8,r7[0x14]
80009a6e:	8f 28       	st.w	r7[0x8],r8
80009a70:	6e 48       	ld.w	r8,r7[0x10]
80009a72:	58 08       	cp.w	r8,0
80009a74:	c0 61       	brne	80009a80 <__swsetup_r+0xd8>
80009a76:	8e 68       	ld.sh	r8,r7[0xc]
80009a78:	ed b8 00 07 	bld	r8,0x7
80009a7c:	c0 21       	brne	80009a80 <__swsetup_r+0xd8>
80009a7e:	dc 2a       	popm	r4-r7,pc,r12=-1
80009a80:	d8 2a       	popm	r4-r7,pc,r12=0
80009a82:	d7 03       	nop

80009a84 <quorem>:
80009a84:	d4 31       	pushm	r0-r7,lr
80009a86:	20 2d       	sub	sp,8
80009a88:	18 97       	mov	r7,r12
80009a8a:	78 48       	ld.w	r8,r12[0x10]
80009a8c:	76 46       	ld.w	r6,r11[0x10]
80009a8e:	0c 38       	cp.w	r8,r6
80009a90:	c0 34       	brge	80009a96 <quorem+0x12>
80009a92:	30 0c       	mov	r12,0
80009a94:	c8 58       	rjmp	80009b9e <quorem+0x11a>
80009a96:	ec c2 ff fc 	sub	r2,r6,-4
80009a9a:	f6 c3 ff ec 	sub	r3,r11,-20
80009a9e:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
80009aa2:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
80009aa6:	2f f9       	sub	r9,-1
80009aa8:	20 16       	sub	r6,1
80009aaa:	f8 09 0d 08 	divu	r8,r12,r9
80009aae:	f6 02 00 22 	add	r2,r11,r2<<0x2
80009ab2:	ee c4 ff ec 	sub	r4,r7,-20
80009ab6:	10 95       	mov	r5,r8
80009ab8:	58 08       	cp.w	r8,0
80009aba:	c4 10       	breq	80009b3c <quorem+0xb8>
80009abc:	30 09       	mov	r9,0
80009abe:	06 9a       	mov	r10,r3
80009ac0:	08 98       	mov	r8,r4
80009ac2:	12 91       	mov	r1,r9
80009ac4:	50 0b       	stdsp	sp[0x0],r11
80009ac6:	70 0e       	ld.w	lr,r8[0x0]
80009ac8:	b1 8e       	lsr	lr,0x10
80009aca:	50 1e       	stdsp	sp[0x4],lr
80009acc:	15 0e       	ld.w	lr,r10++
80009ace:	fc 00 16 10 	lsr	r0,lr,0x10
80009ad2:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80009ad6:	ea 0e 03 41 	mac	r1,r5,lr
80009ada:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
80009ade:	b1 81       	lsr	r1,0x10
80009ae0:	40 1b       	lddsp	r11,sp[0x4]
80009ae2:	ea 00 02 40 	mul	r0,r5,r0
80009ae6:	e2 00 00 00 	add	r0,r1,r0
80009aea:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
80009aee:	02 1b       	sub	r11,r1
80009af0:	50 1b       	stdsp	sp[0x4],r11
80009af2:	70 0b       	ld.w	r11,r8[0x0]
80009af4:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80009af8:	02 09       	add	r9,r1
80009afa:	f2 0e 01 0e 	sub	lr,r9,lr
80009afe:	b0 1e       	st.h	r8[0x2],lr
80009b00:	fc 09 14 10 	asr	r9,lr,0x10
80009b04:	40 1e       	lddsp	lr,sp[0x4]
80009b06:	fc 09 00 09 	add	r9,lr,r9
80009b0a:	b0 09       	st.h	r8[0x0],r9
80009b0c:	e0 01 16 10 	lsr	r1,r0,0x10
80009b10:	2f c8       	sub	r8,-4
80009b12:	b1 49       	asr	r9,0x10
80009b14:	04 3a       	cp.w	r10,r2
80009b16:	fe 98 ff d8 	brls	80009ac6 <quorem+0x42>
80009b1a:	40 0b       	lddsp	r11,sp[0x0]
80009b1c:	58 0c       	cp.w	r12,0
80009b1e:	c0 f1       	brne	80009b3c <quorem+0xb8>
80009b20:	ec c8 ff fb 	sub	r8,r6,-5
80009b24:	ee 08 00 28 	add	r8,r7,r8<<0x2
80009b28:	c0 28       	rjmp	80009b2c <quorem+0xa8>
80009b2a:	20 16       	sub	r6,1
80009b2c:	20 48       	sub	r8,4
80009b2e:	08 38       	cp.w	r8,r4
80009b30:	e0 88 00 05 	brls	80009b3a <quorem+0xb6>
80009b34:	70 09       	ld.w	r9,r8[0x0]
80009b36:	58 09       	cp.w	r9,0
80009b38:	cf 90       	breq	80009b2a <quorem+0xa6>
80009b3a:	8f 46       	st.w	r7[0x10],r6
80009b3c:	0e 9c       	mov	r12,r7
80009b3e:	e0 a0 0c fb 	rcall	8000b534 <__mcmp>
80009b42:	c2 d5       	brlt	80009b9c <quorem+0x118>
80009b44:	2f f5       	sub	r5,-1
80009b46:	08 98       	mov	r8,r4
80009b48:	30 09       	mov	r9,0
80009b4a:	07 0b       	ld.w	r11,r3++
80009b4c:	f6 0a 16 10 	lsr	r10,r11,0x10
80009b50:	70 0c       	ld.w	r12,r8[0x0]
80009b52:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009b56:	f8 0e 16 10 	lsr	lr,r12,0x10
80009b5a:	14 1e       	sub	lr,r10
80009b5c:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80009b60:	16 1a       	sub	r10,r11
80009b62:	12 0a       	add	r10,r9
80009b64:	b0 1a       	st.h	r8[0x2],r10
80009b66:	b1 4a       	asr	r10,0x10
80009b68:	fc 0a 00 09 	add	r9,lr,r10
80009b6c:	b0 09       	st.h	r8[0x0],r9
80009b6e:	2f c8       	sub	r8,-4
80009b70:	b1 49       	asr	r9,0x10
80009b72:	04 33       	cp.w	r3,r2
80009b74:	fe 98 ff eb 	brls	80009b4a <quorem+0xc6>
80009b78:	ec c8 ff fb 	sub	r8,r6,-5
80009b7c:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
80009b80:	58 09       	cp.w	r9,0
80009b82:	c0 d1       	brne	80009b9c <quorem+0x118>
80009b84:	ee 08 00 28 	add	r8,r7,r8<<0x2
80009b88:	c0 28       	rjmp	80009b8c <quorem+0x108>
80009b8a:	20 16       	sub	r6,1
80009b8c:	20 48       	sub	r8,4
80009b8e:	08 38       	cp.w	r8,r4
80009b90:	e0 88 00 05 	brls	80009b9a <quorem+0x116>
80009b94:	70 09       	ld.w	r9,r8[0x0]
80009b96:	58 09       	cp.w	r9,0
80009b98:	cf 90       	breq	80009b8a <quorem+0x106>
80009b9a:	8f 46       	st.w	r7[0x10],r6
80009b9c:	0a 9c       	mov	r12,r5
80009b9e:	2f ed       	sub	sp,-8
80009ba0:	d8 32       	popm	r0-r7,pc
80009ba2:	d7 03       	nop

80009ba4 <_dtoa_r>:
80009ba4:	d4 31       	pushm	r0-r7,lr
80009ba6:	21 ad       	sub	sp,104
80009ba8:	fa c4 ff 74 	sub	r4,sp,-140
80009bac:	18 97       	mov	r7,r12
80009bae:	16 95       	mov	r5,r11
80009bb0:	68 2c       	ld.w	r12,r4[0x8]
80009bb2:	50 c9       	stdsp	sp[0x30],r9
80009bb4:	68 16       	ld.w	r6,r4[0x4]
80009bb6:	68 09       	ld.w	r9,r4[0x0]
80009bb8:	50 e8       	stdsp	sp[0x38],r8
80009bba:	14 94       	mov	r4,r10
80009bbc:	51 2c       	stdsp	sp[0x48],r12
80009bbe:	fa e5 00 08 	st.d	sp[8],r4
80009bc2:	51 59       	stdsp	sp[0x54],r9
80009bc4:	6e 95       	ld.w	r5,r7[0x24]
80009bc6:	58 05       	cp.w	r5,0
80009bc8:	c0 91       	brne	80009bda <_dtoa_r+0x36>
80009bca:	31 0c       	mov	r12,16
80009bcc:	e0 a0 09 ea 	rcall	8000afa0 <malloc>
80009bd0:	99 35       	st.w	r12[0xc],r5
80009bd2:	8f 9c       	st.w	r7[0x24],r12
80009bd4:	99 15       	st.w	r12[0x4],r5
80009bd6:	99 25       	st.w	r12[0x8],r5
80009bd8:	99 05       	st.w	r12[0x0],r5
80009bda:	6e 99       	ld.w	r9,r7[0x24]
80009bdc:	72 08       	ld.w	r8,r9[0x0]
80009bde:	58 08       	cp.w	r8,0
80009be0:	c0 f0       	breq	80009bfe <_dtoa_r+0x5a>
80009be2:	72 1a       	ld.w	r10,r9[0x4]
80009be4:	91 1a       	st.w	r8[0x4],r10
80009be6:	30 1a       	mov	r10,1
80009be8:	72 19       	ld.w	r9,r9[0x4]
80009bea:	f4 09 09 49 	lsl	r9,r10,r9
80009bee:	10 9b       	mov	r11,r8
80009bf0:	91 29       	st.w	r8[0x8],r9
80009bf2:	0e 9c       	mov	r12,r7
80009bf4:	e0 a0 0c ba 	rcall	8000b568 <_Bfree>
80009bf8:	6e 98       	ld.w	r8,r7[0x24]
80009bfa:	30 09       	mov	r9,0
80009bfc:	91 09       	st.w	r8[0x0],r9
80009bfe:	40 28       	lddsp	r8,sp[0x8]
80009c00:	10 94       	mov	r4,r8
80009c02:	58 08       	cp.w	r8,0
80009c04:	c0 64       	brge	80009c10 <_dtoa_r+0x6c>
80009c06:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80009c0a:	50 28       	stdsp	sp[0x8],r8
80009c0c:	30 18       	mov	r8,1
80009c0e:	c0 28       	rjmp	80009c12 <_dtoa_r+0x6e>
80009c10:	30 08       	mov	r8,0
80009c12:	8d 08       	st.w	r6[0x0],r8
80009c14:	fc 1c 7f f0 	movh	r12,0x7ff0
80009c18:	40 26       	lddsp	r6,sp[0x8]
80009c1a:	0c 98       	mov	r8,r6
80009c1c:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80009c20:	18 38       	cp.w	r8,r12
80009c22:	c2 01       	brne	80009c62 <_dtoa_r+0xbe>
80009c24:	e0 68 27 0f 	mov	r8,9999
80009c28:	41 5b       	lddsp	r11,sp[0x54]
80009c2a:	97 08       	st.w	r11[0x0],r8
80009c2c:	40 3a       	lddsp	r10,sp[0xc]
80009c2e:	58 0a       	cp.w	r10,0
80009c30:	c0 71       	brne	80009c3e <_dtoa_r+0x9a>
80009c32:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80009c36:	c0 41       	brne	80009c3e <_dtoa_r+0x9a>
80009c38:	fe cc c7 3c 	sub	r12,pc,-14532
80009c3c:	c0 38       	rjmp	80009c42 <_dtoa_r+0x9e>
80009c3e:	fe cc c7 36 	sub	r12,pc,-14538
80009c42:	41 29       	lddsp	r9,sp[0x48]
80009c44:	58 09       	cp.w	r9,0
80009c46:	e0 80 05 9a 	breq	8000a77a <_dtoa_r+0xbd6>
80009c4a:	f8 c8 ff fd 	sub	r8,r12,-3
80009c4e:	f8 c9 ff f8 	sub	r9,r12,-8
80009c52:	11 8b       	ld.ub	r11,r8[0x0]
80009c54:	30 0a       	mov	r10,0
80009c56:	41 25       	lddsp	r5,sp[0x48]
80009c58:	f4 0b 18 00 	cp.b	r11,r10
80009c5c:	f2 08 17 10 	movne	r8,r9
80009c60:	c1 68       	rjmp	80009c8c <_dtoa_r+0xe8>
80009c62:	fa ea 00 08 	ld.d	r10,sp[8]
80009c66:	30 08       	mov	r8,0
80009c68:	fa eb 00 3c 	st.d	sp[60],r10
80009c6c:	30 09       	mov	r9,0
80009c6e:	e0 a0 14 e6 	rcall	8000c63a <__avr32_f64_cmp_eq>
80009c72:	c1 00       	breq	80009c92 <_dtoa_r+0xee>
80009c74:	30 18       	mov	r8,1
80009c76:	41 5a       	lddsp	r10,sp[0x54]
80009c78:	95 08       	st.w	r10[0x0],r8
80009c7a:	fe cc c8 a2 	sub	r12,pc,-14174
80009c7e:	41 29       	lddsp	r9,sp[0x48]
80009c80:	f8 08 00 08 	add	r8,r12,r8
80009c84:	58 09       	cp.w	r9,0
80009c86:	e0 80 05 7a 	breq	8000a77a <_dtoa_r+0xbd6>
80009c8a:	12 95       	mov	r5,r9
80009c8c:	8b 08       	st.w	r5[0x0],r8
80009c8e:	e0 8f 05 76 	bral	8000a77a <_dtoa_r+0xbd6>
80009c92:	fa c8 ff 9c 	sub	r8,sp,-100
80009c96:	fa c9 ff a0 	sub	r9,sp,-96
80009c9a:	fa ea 00 3c 	ld.d	r10,sp[60]
80009c9e:	0e 9c       	mov	r12,r7
80009ca0:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
80009ca4:	e0 a0 0c b4 	rcall	8000b60c <__d2b>
80009ca8:	18 93       	mov	r3,r12
80009caa:	58 05       	cp.w	r5,0
80009cac:	c0 d0       	breq	80009cc6 <_dtoa_r+0x122>
80009cae:	fa ea 00 3c 	ld.d	r10,sp[60]
80009cb2:	30 04       	mov	r4,0
80009cb4:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80009cb8:	ea c5 03 ff 	sub	r5,r5,1023
80009cbc:	10 9b       	mov	r11,r8
80009cbe:	51 74       	stdsp	sp[0x5c],r4
80009cc0:	ea 1b 3f f0 	orh	r11,0x3ff0
80009cc4:	c2 58       	rjmp	80009d0e <_dtoa_r+0x16a>
80009cc6:	41 88       	lddsp	r8,sp[0x60]
80009cc8:	41 9c       	lddsp	r12,sp[0x64]
80009cca:	10 0c       	add	r12,r8
80009ccc:	f8 c5 fb ce 	sub	r5,r12,-1074
80009cd0:	e0 45 00 20 	cp.w	r5,32
80009cd4:	e0 8a 00 0e 	brle	80009cf0 <_dtoa_r+0x14c>
80009cd8:	f8 cc fb ee 	sub	r12,r12,-1042
80009cdc:	40 3b       	lddsp	r11,sp[0xc]
80009cde:	ea 08 11 40 	rsub	r8,r5,64
80009ce2:	f6 0c 0a 4c 	lsr	r12,r11,r12
80009ce6:	ec 08 09 46 	lsl	r6,r6,r8
80009cea:	0c 4c       	or	r12,r6
80009cec:	c0 78       	rjmp	80009cfa <_dtoa_r+0x156>
80009cee:	d7 03       	nop
80009cf0:	ea 0c 11 20 	rsub	r12,r5,32
80009cf4:	40 3a       	lddsp	r10,sp[0xc]
80009cf6:	f4 0c 09 4c 	lsl	r12,r10,r12
80009cfa:	e0 a0 14 2c 	rcall	8000c552 <__avr32_u32_to_f64>
80009cfe:	fc 18 fe 10 	movh	r8,0xfe10
80009d02:	30 19       	mov	r9,1
80009d04:	ea c5 04 33 	sub	r5,r5,1075
80009d08:	f0 0b 00 0b 	add	r11,r8,r11
80009d0c:	51 79       	stdsp	sp[0x5c],r9
80009d0e:	30 08       	mov	r8,0
80009d10:	fc 19 3f f8 	movh	r9,0x3ff8
80009d14:	e0 a0 12 b4 	rcall	8000c27c <__avr32_f64_sub>
80009d18:	e0 68 43 61 	mov	r8,17249
80009d1c:	ea 18 63 6f 	orh	r8,0x636f
80009d20:	e0 69 87 a7 	mov	r9,34727
80009d24:	ea 19 3f d2 	orh	r9,0x3fd2
80009d28:	e0 a0 11 be 	rcall	8000c0a4 <__avr32_f64_mul>
80009d2c:	e0 68 c8 b3 	mov	r8,51379
80009d30:	ea 18 8b 60 	orh	r8,0x8b60
80009d34:	e0 69 8a 28 	mov	r9,35368
80009d38:	ea 19 3f c6 	orh	r9,0x3fc6
80009d3c:	e0 a0 13 6e 	rcall	8000c418 <__avr32_f64_add>
80009d40:	0a 9c       	mov	r12,r5
80009d42:	14 90       	mov	r0,r10
80009d44:	16 91       	mov	r1,r11
80009d46:	e0 a0 14 0a 	rcall	8000c55a <__avr32_s32_to_f64>
80009d4a:	e0 68 79 fb 	mov	r8,31227
80009d4e:	ea 18 50 9f 	orh	r8,0x509f
80009d52:	e0 69 44 13 	mov	r9,17427
80009d56:	ea 19 3f d3 	orh	r9,0x3fd3
80009d5a:	e0 a0 11 a5 	rcall	8000c0a4 <__avr32_f64_mul>
80009d5e:	14 98       	mov	r8,r10
80009d60:	16 99       	mov	r9,r11
80009d62:	00 9a       	mov	r10,r0
80009d64:	02 9b       	mov	r11,r1
80009d66:	e0 a0 13 59 	rcall	8000c418 <__avr32_f64_add>
80009d6a:	14 90       	mov	r0,r10
80009d6c:	16 91       	mov	r1,r11
80009d6e:	e0 a0 13 df 	rcall	8000c52c <__avr32_f64_to_s32>
80009d72:	30 08       	mov	r8,0
80009d74:	18 96       	mov	r6,r12
80009d76:	30 09       	mov	r9,0
80009d78:	00 9a       	mov	r10,r0
80009d7a:	02 9b       	mov	r11,r1
80009d7c:	e0 a0 14 a6 	rcall	8000c6c8 <__avr32_f64_cmp_lt>
80009d80:	c0 c0       	breq	80009d98 <_dtoa_r+0x1f4>
80009d82:	0c 9c       	mov	r12,r6
80009d84:	e0 a0 13 eb 	rcall	8000c55a <__avr32_s32_to_f64>
80009d88:	14 98       	mov	r8,r10
80009d8a:	16 99       	mov	r9,r11
80009d8c:	00 9a       	mov	r10,r0
80009d8e:	02 9b       	mov	r11,r1
80009d90:	e0 a0 14 55 	rcall	8000c63a <__avr32_f64_cmp_eq>
80009d94:	f7 b6 00 01 	subeq	r6,1
80009d98:	59 66       	cp.w	r6,22
80009d9a:	e0 88 00 05 	brls	80009da4 <_dtoa_r+0x200>
80009d9e:	30 18       	mov	r8,1
80009da0:	51 48       	stdsp	sp[0x50],r8
80009da2:	c1 38       	rjmp	80009dc8 <_dtoa_r+0x224>
80009da4:	fe c8 c7 e4 	sub	r8,pc,-14364
80009da8:	fa ea 00 3c 	ld.d	r10,sp[60]
80009dac:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80009db0:	e0 a0 14 8c 	rcall	8000c6c8 <__avr32_f64_cmp_lt>
80009db4:	f9 b4 00 00 	moveq	r4,0
80009db8:	fb f4 0a 14 	st.weq	sp[0x50],r4
80009dbc:	f7 b6 01 01 	subne	r6,1
80009dc0:	f9 bc 01 00 	movne	r12,0
80009dc4:	fb fc 1a 14 	st.wne	sp[0x50],r12
80009dc8:	41 90       	lddsp	r0,sp[0x64]
80009dca:	20 10       	sub	r0,1
80009dcc:	0a 10       	sub	r0,r5
80009dce:	c0 46       	brmi	80009dd6 <_dtoa_r+0x232>
80009dd0:	50 40       	stdsp	sp[0x10],r0
80009dd2:	30 00       	mov	r0,0
80009dd4:	c0 48       	rjmp	80009ddc <_dtoa_r+0x238>
80009dd6:	30 0b       	mov	r11,0
80009dd8:	5c 30       	neg	r0
80009dda:	50 4b       	stdsp	sp[0x10],r11
80009ddc:	ec 02 11 00 	rsub	r2,r6,0
80009de0:	58 06       	cp.w	r6,0
80009de2:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80009de6:	f5 d6 e4 0a 	addge	r10,r10,r6
80009dea:	fb fa 4a 04 	st.wge	sp[0x10],r10
80009dee:	fb f6 4a 11 	st.wge	sp[0x44],r6
80009df2:	f9 b2 04 00 	movge	r2,0
80009df6:	e1 d6 e5 10 	sublt	r0,r0,r6
80009dfa:	f9 b9 05 00 	movlt	r9,0
80009dfe:	fb f9 5a 11 	st.wlt	sp[0x44],r9
80009e02:	40 c8       	lddsp	r8,sp[0x30]
80009e04:	58 98       	cp.w	r8,9
80009e06:	e0 8b 00 20 	brhi	80009e46 <_dtoa_r+0x2a2>
80009e0a:	58 58       	cp.w	r8,5
80009e0c:	f9 b4 0a 01 	movle	r4,1
80009e10:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80009e14:	f7 b5 09 04 	subgt	r5,4
80009e18:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80009e1c:	f9 b4 09 00 	movgt	r4,0
80009e20:	40 cc       	lddsp	r12,sp[0x30]
80009e22:	58 3c       	cp.w	r12,3
80009e24:	c2 d0       	breq	80009e7e <_dtoa_r+0x2da>
80009e26:	e0 89 00 05 	brgt	80009e30 <_dtoa_r+0x28c>
80009e2a:	58 2c       	cp.w	r12,2
80009e2c:	c1 01       	brne	80009e4c <_dtoa_r+0x2a8>
80009e2e:	c1 88       	rjmp	80009e5e <_dtoa_r+0x2ba>
80009e30:	40 cb       	lddsp	r11,sp[0x30]
80009e32:	58 4b       	cp.w	r11,4
80009e34:	c0 60       	breq	80009e40 <_dtoa_r+0x29c>
80009e36:	58 5b       	cp.w	r11,5
80009e38:	c0 a1       	brne	80009e4c <_dtoa_r+0x2a8>
80009e3a:	30 1a       	mov	r10,1
80009e3c:	50 da       	stdsp	sp[0x34],r10
80009e3e:	c2 28       	rjmp	80009e82 <_dtoa_r+0x2de>
80009e40:	30 19       	mov	r9,1
80009e42:	50 d9       	stdsp	sp[0x34],r9
80009e44:	c0 f8       	rjmp	80009e62 <_dtoa_r+0x2be>
80009e46:	30 08       	mov	r8,0
80009e48:	30 14       	mov	r4,1
80009e4a:	50 c8       	stdsp	sp[0x30],r8
80009e4c:	3f f5       	mov	r5,-1
80009e4e:	30 1c       	mov	r12,1
80009e50:	30 0b       	mov	r11,0
80009e52:	50 95       	stdsp	sp[0x24],r5
80009e54:	50 dc       	stdsp	sp[0x34],r12
80009e56:	0a 91       	mov	r1,r5
80009e58:	31 28       	mov	r8,18
80009e5a:	50 eb       	stdsp	sp[0x38],r11
80009e5c:	c2 08       	rjmp	80009e9c <_dtoa_r+0x2f8>
80009e5e:	30 0a       	mov	r10,0
80009e60:	50 da       	stdsp	sp[0x34],r10
80009e62:	40 e9       	lddsp	r9,sp[0x38]
80009e64:	58 09       	cp.w	r9,0
80009e66:	e0 89 00 07 	brgt	80009e74 <_dtoa_r+0x2d0>
80009e6a:	30 18       	mov	r8,1
80009e6c:	50 98       	stdsp	sp[0x24],r8
80009e6e:	10 91       	mov	r1,r8
80009e70:	50 e8       	stdsp	sp[0x38],r8
80009e72:	c1 58       	rjmp	80009e9c <_dtoa_r+0x2f8>
80009e74:	40 e5       	lddsp	r5,sp[0x38]
80009e76:	50 95       	stdsp	sp[0x24],r5
80009e78:	0a 91       	mov	r1,r5
80009e7a:	0a 98       	mov	r8,r5
80009e7c:	c1 08       	rjmp	80009e9c <_dtoa_r+0x2f8>
80009e7e:	30 0c       	mov	r12,0
80009e80:	50 dc       	stdsp	sp[0x34],r12
80009e82:	40 eb       	lddsp	r11,sp[0x38]
80009e84:	ec 0b 00 0b 	add	r11,r6,r11
80009e88:	50 9b       	stdsp	sp[0x24],r11
80009e8a:	16 98       	mov	r8,r11
80009e8c:	2f f8       	sub	r8,-1
80009e8e:	58 08       	cp.w	r8,0
80009e90:	e0 89 00 05 	brgt	80009e9a <_dtoa_r+0x2f6>
80009e94:	10 91       	mov	r1,r8
80009e96:	30 18       	mov	r8,1
80009e98:	c0 28       	rjmp	80009e9c <_dtoa_r+0x2f8>
80009e9a:	10 91       	mov	r1,r8
80009e9c:	30 09       	mov	r9,0
80009e9e:	6e 9a       	ld.w	r10,r7[0x24]
80009ea0:	95 19       	st.w	r10[0x4],r9
80009ea2:	30 49       	mov	r9,4
80009ea4:	c0 68       	rjmp	80009eb0 <_dtoa_r+0x30c>
80009ea6:	d7 03       	nop
80009ea8:	6a 1a       	ld.w	r10,r5[0x4]
80009eaa:	a1 79       	lsl	r9,0x1
80009eac:	2f fa       	sub	r10,-1
80009eae:	8b 1a       	st.w	r5[0x4],r10
80009eb0:	6e 95       	ld.w	r5,r7[0x24]
80009eb2:	f2 ca ff ec 	sub	r10,r9,-20
80009eb6:	10 3a       	cp.w	r10,r8
80009eb8:	fe 98 ff f8 	brls	80009ea8 <_dtoa_r+0x304>
80009ebc:	6a 1b       	ld.w	r11,r5[0x4]
80009ebe:	0e 9c       	mov	r12,r7
80009ec0:	e0 a0 0b 6e 	rcall	8000b59c <_Balloc>
80009ec4:	58 e1       	cp.w	r1,14
80009ec6:	5f 88       	srls	r8
80009ec8:	8b 0c       	st.w	r5[0x0],r12
80009eca:	f1 e4 00 04 	and	r4,r8,r4
80009ece:	6e 98       	ld.w	r8,r7[0x24]
80009ed0:	70 08       	ld.w	r8,r8[0x0]
80009ed2:	50 88       	stdsp	sp[0x20],r8
80009ed4:	e0 80 01 82 	breq	8000a1d8 <_dtoa_r+0x634>
80009ed8:	58 06       	cp.w	r6,0
80009eda:	e0 8a 00 43 	brle	80009f60 <_dtoa_r+0x3bc>
80009ede:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80009ee2:	fe c8 c9 22 	sub	r8,pc,-14046
80009ee6:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
80009eea:	fa e5 00 18 	st.d	sp[24],r4
80009eee:	ec 04 14 04 	asr	r4,r6,0x4
80009ef2:	ed b4 00 04 	bld	r4,0x4
80009ef6:	c0 30       	breq	80009efc <_dtoa_r+0x358>
80009ef8:	30 25       	mov	r5,2
80009efa:	c1 08       	rjmp	80009f1a <_dtoa_r+0x376>
80009efc:	fe c8 c8 74 	sub	r8,pc,-14220
80009f00:	f0 e8 00 20 	ld.d	r8,r8[32]
80009f04:	fa ea 00 3c 	ld.d	r10,sp[60]
80009f08:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80009f0c:	e0 a0 14 12 	rcall	8000c730 <__avr32_f64_div>
80009f10:	30 35       	mov	r5,3
80009f12:	14 98       	mov	r8,r10
80009f14:	16 99       	mov	r9,r11
80009f16:	fa e9 00 08 	st.d	sp[8],r8
80009f1a:	fe cc c8 92 	sub	r12,pc,-14190
80009f1e:	50 a3       	stdsp	sp[0x28],r3
80009f20:	0c 93       	mov	r3,r6
80009f22:	18 96       	mov	r6,r12
80009f24:	c0 f8       	rjmp	80009f42 <_dtoa_r+0x39e>
80009f26:	fa ea 00 18 	ld.d	r10,sp[24]
80009f2a:	ed b4 00 00 	bld	r4,0x0
80009f2e:	c0 81       	brne	80009f3e <_dtoa_r+0x39a>
80009f30:	ec e8 00 00 	ld.d	r8,r6[0]
80009f34:	2f f5       	sub	r5,-1
80009f36:	e0 a0 10 b7 	rcall	8000c0a4 <__avr32_f64_mul>
80009f3a:	fa eb 00 18 	st.d	sp[24],r10
80009f3e:	a1 54       	asr	r4,0x1
80009f40:	2f 86       	sub	r6,-8
80009f42:	58 04       	cp.w	r4,0
80009f44:	cf 11       	brne	80009f26 <_dtoa_r+0x382>
80009f46:	fa e8 00 18 	ld.d	r8,sp[24]
80009f4a:	fa ea 00 08 	ld.d	r10,sp[8]
80009f4e:	06 96       	mov	r6,r3
80009f50:	e0 a0 13 f0 	rcall	8000c730 <__avr32_f64_div>
80009f54:	40 a3       	lddsp	r3,sp[0x28]
80009f56:	14 98       	mov	r8,r10
80009f58:	16 99       	mov	r9,r11
80009f5a:	fa e9 00 08 	st.d	sp[8],r8
80009f5e:	c2 f8       	rjmp	80009fbc <_dtoa_r+0x418>
80009f60:	ec 08 11 00 	rsub	r8,r6,0
80009f64:	c0 31       	brne	80009f6a <_dtoa_r+0x3c6>
80009f66:	30 25       	mov	r5,2
80009f68:	c2 a8       	rjmp	80009fbc <_dtoa_r+0x418>
80009f6a:	fe cc c8 e2 	sub	r12,pc,-14110
80009f6e:	f0 04 14 04 	asr	r4,r8,0x4
80009f72:	50 1c       	stdsp	sp[0x4],r12
80009f74:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80009f78:	fe c9 c9 b8 	sub	r9,pc,-13896
80009f7c:	fa ea 00 3c 	ld.d	r10,sp[60]
80009f80:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80009f84:	e0 a0 10 90 	rcall	8000c0a4 <__avr32_f64_mul>
80009f88:	40 1c       	lddsp	r12,sp[0x4]
80009f8a:	50 63       	stdsp	sp[0x18],r3
80009f8c:	30 25       	mov	r5,2
80009f8e:	0c 93       	mov	r3,r6
80009f90:	fa eb 00 08 	st.d	sp[8],r10
80009f94:	18 96       	mov	r6,r12
80009f96:	c0 f8       	rjmp	80009fb4 <_dtoa_r+0x410>
80009f98:	fa ea 00 08 	ld.d	r10,sp[8]
80009f9c:	ed b4 00 00 	bld	r4,0x0
80009fa0:	c0 81       	brne	80009fb0 <_dtoa_r+0x40c>
80009fa2:	ec e8 00 00 	ld.d	r8,r6[0]
80009fa6:	2f f5       	sub	r5,-1
80009fa8:	e0 a0 10 7e 	rcall	8000c0a4 <__avr32_f64_mul>
80009fac:	fa eb 00 08 	st.d	sp[8],r10
80009fb0:	a1 54       	asr	r4,0x1
80009fb2:	2f 86       	sub	r6,-8
80009fb4:	58 04       	cp.w	r4,0
80009fb6:	cf 11       	brne	80009f98 <_dtoa_r+0x3f4>
80009fb8:	06 96       	mov	r6,r3
80009fba:	40 63       	lddsp	r3,sp[0x18]
80009fbc:	41 4a       	lddsp	r10,sp[0x50]
80009fbe:	58 0a       	cp.w	r10,0
80009fc0:	c2 a0       	breq	8000a014 <_dtoa_r+0x470>
80009fc2:	fa e8 00 08 	ld.d	r8,sp[8]
80009fc6:	58 01       	cp.w	r1,0
80009fc8:	5f 94       	srgt	r4
80009fca:	fa e9 00 18 	st.d	sp[24],r8
80009fce:	30 08       	mov	r8,0
80009fd0:	fc 19 3f f0 	movh	r9,0x3ff0
80009fd4:	fa ea 00 18 	ld.d	r10,sp[24]
80009fd8:	e0 a0 13 78 	rcall	8000c6c8 <__avr32_f64_cmp_lt>
80009fdc:	f9 bc 00 00 	moveq	r12,0
80009fe0:	f9 bc 01 01 	movne	r12,1
80009fe4:	e9 ec 00 0c 	and	r12,r4,r12
80009fe8:	c1 60       	breq	8000a014 <_dtoa_r+0x470>
80009fea:	40 98       	lddsp	r8,sp[0x24]
80009fec:	58 08       	cp.w	r8,0
80009fee:	e0 8a 00 f1 	brle	8000a1d0 <_dtoa_r+0x62c>
80009ff2:	30 08       	mov	r8,0
80009ff4:	fc 19 40 24 	movh	r9,0x4024
80009ff8:	ec c4 00 01 	sub	r4,r6,1
80009ffc:	fa ea 00 18 	ld.d	r10,sp[24]
8000a000:	2f f5       	sub	r5,-1
8000a002:	50 64       	stdsp	sp[0x18],r4
8000a004:	e0 a0 10 50 	rcall	8000c0a4 <__avr32_f64_mul>
8000a008:	40 94       	lddsp	r4,sp[0x24]
8000a00a:	14 98       	mov	r8,r10
8000a00c:	16 99       	mov	r9,r11
8000a00e:	fa e9 00 08 	st.d	sp[8],r8
8000a012:	c0 38       	rjmp	8000a018 <_dtoa_r+0x474>
8000a014:	50 66       	stdsp	sp[0x18],r6
8000a016:	02 94       	mov	r4,r1
8000a018:	0a 9c       	mov	r12,r5
8000a01a:	e0 a0 12 a0 	rcall	8000c55a <__avr32_s32_to_f64>
8000a01e:	fa e8 00 08 	ld.d	r8,sp[8]
8000a022:	e0 a0 10 41 	rcall	8000c0a4 <__avr32_f64_mul>
8000a026:	30 08       	mov	r8,0
8000a028:	fc 19 40 1c 	movh	r9,0x401c
8000a02c:	e0 a0 11 f6 	rcall	8000c418 <__avr32_f64_add>
8000a030:	14 98       	mov	r8,r10
8000a032:	16 99       	mov	r9,r11
8000a034:	fa e9 00 28 	st.d	sp[40],r8
8000a038:	fc 18 fc c0 	movh	r8,0xfcc0
8000a03c:	40 a5       	lddsp	r5,sp[0x28]
8000a03e:	10 05       	add	r5,r8
8000a040:	50 a5       	stdsp	sp[0x28],r5
8000a042:	58 04       	cp.w	r4,0
8000a044:	c2 11       	brne	8000a086 <_dtoa_r+0x4e2>
8000a046:	fa ea 00 08 	ld.d	r10,sp[8]
8000a04a:	30 08       	mov	r8,0
8000a04c:	fc 19 40 14 	movh	r9,0x4014
8000a050:	e0 a0 11 16 	rcall	8000c27c <__avr32_f64_sub>
8000a054:	40 bc       	lddsp	r12,sp[0x2c]
8000a056:	fa eb 00 08 	st.d	sp[8],r10
8000a05a:	14 98       	mov	r8,r10
8000a05c:	16 99       	mov	r9,r11
8000a05e:	18 9a       	mov	r10,r12
8000a060:	0a 9b       	mov	r11,r5
8000a062:	e0 a0 13 33 	rcall	8000c6c8 <__avr32_f64_cmp_lt>
8000a066:	e0 81 02 54 	brne	8000a50e <_dtoa_r+0x96a>
8000a06a:	0a 98       	mov	r8,r5
8000a06c:	40 b9       	lddsp	r9,sp[0x2c]
8000a06e:	ee 18 80 00 	eorh	r8,0x8000
8000a072:	fa ea 00 08 	ld.d	r10,sp[8]
8000a076:	10 95       	mov	r5,r8
8000a078:	12 98       	mov	r8,r9
8000a07a:	0a 99       	mov	r9,r5
8000a07c:	e0 a0 13 26 	rcall	8000c6c8 <__avr32_f64_cmp_lt>
8000a080:	e0 81 02 3e 	brne	8000a4fc <_dtoa_r+0x958>
8000a084:	ca 68       	rjmp	8000a1d0 <_dtoa_r+0x62c>
8000a086:	fe c9 ca c6 	sub	r9,pc,-13626
8000a08a:	e8 c8 00 01 	sub	r8,r4,1
8000a08e:	40 d5       	lddsp	r5,sp[0x34]
8000a090:	58 05       	cp.w	r5,0
8000a092:	c4 f0       	breq	8000a130 <_dtoa_r+0x58c>
8000a094:	30 0c       	mov	r12,0
8000a096:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000a09a:	51 3c       	stdsp	sp[0x4c],r12
8000a09c:	30 0a       	mov	r10,0
8000a09e:	fc 1b 3f e0 	movh	r11,0x3fe0
8000a0a2:	e0 a0 13 47 	rcall	8000c730 <__avr32_f64_div>
8000a0a6:	fa e8 00 28 	ld.d	r8,sp[40]
8000a0aa:	40 85       	lddsp	r5,sp[0x20]
8000a0ac:	e0 a0 10 e8 	rcall	8000c27c <__avr32_f64_sub>
8000a0b0:	fa eb 00 28 	st.d	sp[40],r10
8000a0b4:	fa ea 00 08 	ld.d	r10,sp[8]
8000a0b8:	e0 a0 12 3a 	rcall	8000c52c <__avr32_f64_to_s32>
8000a0bc:	51 6c       	stdsp	sp[0x58],r12
8000a0be:	e0 a0 12 4e 	rcall	8000c55a <__avr32_s32_to_f64>
8000a0c2:	14 98       	mov	r8,r10
8000a0c4:	16 99       	mov	r9,r11
8000a0c6:	fa ea 00 08 	ld.d	r10,sp[8]
8000a0ca:	e0 a0 10 d9 	rcall	8000c27c <__avr32_f64_sub>
8000a0ce:	fa eb 00 08 	st.d	sp[8],r10
8000a0d2:	41 68       	lddsp	r8,sp[0x58]
8000a0d4:	2d 08       	sub	r8,-48
8000a0d6:	0a c8       	st.b	r5++,r8
8000a0d8:	41 39       	lddsp	r9,sp[0x4c]
8000a0da:	2f f9       	sub	r9,-1
8000a0dc:	51 39       	stdsp	sp[0x4c],r9
8000a0de:	fa e8 00 28 	ld.d	r8,sp[40]
8000a0e2:	e0 a0 12 f3 	rcall	8000c6c8 <__avr32_f64_cmp_lt>
8000a0e6:	e0 81 03 39 	brne	8000a758 <_dtoa_r+0xbb4>
8000a0ea:	fa e8 00 08 	ld.d	r8,sp[8]
8000a0ee:	30 0a       	mov	r10,0
8000a0f0:	fc 1b 3f f0 	movh	r11,0x3ff0
8000a0f4:	e0 a0 10 c4 	rcall	8000c27c <__avr32_f64_sub>
8000a0f8:	fa e8 00 28 	ld.d	r8,sp[40]
8000a0fc:	e0 a0 12 e6 	rcall	8000c6c8 <__avr32_f64_cmp_lt>
8000a100:	fa ea 00 28 	ld.d	r10,sp[40]
8000a104:	30 08       	mov	r8,0
8000a106:	fc 19 40 24 	movh	r9,0x4024
8000a10a:	e0 81 00 da 	brne	8000a2be <_dtoa_r+0x71a>
8000a10e:	41 3c       	lddsp	r12,sp[0x4c]
8000a110:	08 3c       	cp.w	r12,r4
8000a112:	c5 f4       	brge	8000a1d0 <_dtoa_r+0x62c>
8000a114:	e0 a0 0f c8 	rcall	8000c0a4 <__avr32_f64_mul>
8000a118:	30 08       	mov	r8,0
8000a11a:	fa eb 00 28 	st.d	sp[40],r10
8000a11e:	fc 19 40 24 	movh	r9,0x4024
8000a122:	fa ea 00 08 	ld.d	r10,sp[8]
8000a126:	e0 a0 0f bf 	rcall	8000c0a4 <__avr32_f64_mul>
8000a12a:	fa eb 00 08 	st.d	sp[8],r10
8000a12e:	cc 3b       	rjmp	8000a0b4 <_dtoa_r+0x510>
8000a130:	40 85       	lddsp	r5,sp[0x20]
8000a132:	08 05       	add	r5,r4
8000a134:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
8000a138:	51 35       	stdsp	sp[0x4c],r5
8000a13a:	fa e8 00 28 	ld.d	r8,sp[40]
8000a13e:	40 85       	lddsp	r5,sp[0x20]
8000a140:	e0 a0 0f b2 	rcall	8000c0a4 <__avr32_f64_mul>
8000a144:	fa eb 00 28 	st.d	sp[40],r10
8000a148:	fa ea 00 08 	ld.d	r10,sp[8]
8000a14c:	e0 a0 11 f0 	rcall	8000c52c <__avr32_f64_to_s32>
8000a150:	51 6c       	stdsp	sp[0x58],r12
8000a152:	e0 a0 12 04 	rcall	8000c55a <__avr32_s32_to_f64>
8000a156:	14 98       	mov	r8,r10
8000a158:	16 99       	mov	r9,r11
8000a15a:	fa ea 00 08 	ld.d	r10,sp[8]
8000a15e:	e0 a0 10 8f 	rcall	8000c27c <__avr32_f64_sub>
8000a162:	fa eb 00 08 	st.d	sp[8],r10
8000a166:	41 68       	lddsp	r8,sp[0x58]
8000a168:	2d 08       	sub	r8,-48
8000a16a:	0a c8       	st.b	r5++,r8
8000a16c:	41 3c       	lddsp	r12,sp[0x4c]
8000a16e:	18 35       	cp.w	r5,r12
8000a170:	c2 81       	brne	8000a1c0 <_dtoa_r+0x61c>
8000a172:	30 08       	mov	r8,0
8000a174:	fc 19 3f e0 	movh	r9,0x3fe0
8000a178:	fa ea 00 28 	ld.d	r10,sp[40]
8000a17c:	e0 a0 11 4e 	rcall	8000c418 <__avr32_f64_add>
8000a180:	40 85       	lddsp	r5,sp[0x20]
8000a182:	fa e8 00 08 	ld.d	r8,sp[8]
8000a186:	08 05       	add	r5,r4
8000a188:	e0 a0 12 a0 	rcall	8000c6c8 <__avr32_f64_cmp_lt>
8000a18c:	e0 81 00 99 	brne	8000a2be <_dtoa_r+0x71a>
8000a190:	fa e8 00 28 	ld.d	r8,sp[40]
8000a194:	30 0a       	mov	r10,0
8000a196:	fc 1b 3f e0 	movh	r11,0x3fe0
8000a19a:	e0 a0 10 71 	rcall	8000c27c <__avr32_f64_sub>
8000a19e:	14 98       	mov	r8,r10
8000a1a0:	16 99       	mov	r9,r11
8000a1a2:	fa ea 00 08 	ld.d	r10,sp[8]
8000a1a6:	e0 a0 12 91 	rcall	8000c6c8 <__avr32_f64_cmp_lt>
8000a1aa:	c1 30       	breq	8000a1d0 <_dtoa_r+0x62c>
8000a1ac:	33 09       	mov	r9,48
8000a1ae:	0a 98       	mov	r8,r5
8000a1b0:	11 7a       	ld.ub	r10,--r8
8000a1b2:	f2 0a 18 00 	cp.b	r10,r9
8000a1b6:	e0 81 02 d1 	brne	8000a758 <_dtoa_r+0xbb4>
8000a1ba:	10 95       	mov	r5,r8
8000a1bc:	cf 9b       	rjmp	8000a1ae <_dtoa_r+0x60a>
8000a1be:	d7 03       	nop
8000a1c0:	30 08       	mov	r8,0
8000a1c2:	fc 19 40 24 	movh	r9,0x4024
8000a1c6:	e0 a0 0f 6f 	rcall	8000c0a4 <__avr32_f64_mul>
8000a1ca:	fa eb 00 08 	st.d	sp[8],r10
8000a1ce:	cb db       	rjmp	8000a148 <_dtoa_r+0x5a4>
8000a1d0:	fa ea 00 3c 	ld.d	r10,sp[60]
8000a1d4:	fa eb 00 08 	st.d	sp[8],r10
8000a1d8:	58 e6       	cp.w	r6,14
8000a1da:	5f ab       	srle	r11
8000a1dc:	41 8a       	lddsp	r10,sp[0x60]
8000a1de:	30 08       	mov	r8,0
8000a1e0:	f4 09 11 ff 	rsub	r9,r10,-1
8000a1e4:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
8000a1e8:	f0 09 18 00 	cp.b	r9,r8
8000a1ec:	e0 80 00 82 	breq	8000a2f0 <_dtoa_r+0x74c>
8000a1f0:	40 ea       	lddsp	r10,sp[0x38]
8000a1f2:	58 01       	cp.w	r1,0
8000a1f4:	5f a9       	srle	r9
8000a1f6:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
8000a1fa:	fe ca cc 3a 	sub	r10,pc,-13254
8000a1fe:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
8000a202:	fa e5 00 10 	st.d	sp[16],r4
8000a206:	f0 09 18 00 	cp.b	r9,r8
8000a20a:	c1 40       	breq	8000a232 <_dtoa_r+0x68e>
8000a20c:	58 01       	cp.w	r1,0
8000a20e:	e0 81 01 77 	brne	8000a4fc <_dtoa_r+0x958>
8000a212:	30 08       	mov	r8,0
8000a214:	fc 19 40 14 	movh	r9,0x4014
8000a218:	08 9a       	mov	r10,r4
8000a21a:	0a 9b       	mov	r11,r5
8000a21c:	e0 a0 0f 44 	rcall	8000c0a4 <__avr32_f64_mul>
8000a220:	fa e8 00 08 	ld.d	r8,sp[8]
8000a224:	e0 a0 12 1e 	rcall	8000c660 <__avr32_f64_cmp_ge>
8000a228:	e0 81 01 6a 	brne	8000a4fc <_dtoa_r+0x958>
8000a22c:	02 92       	mov	r2,r1
8000a22e:	e0 8f 01 72 	bral	8000a512 <_dtoa_r+0x96e>
8000a232:	40 85       	lddsp	r5,sp[0x20]
8000a234:	30 14       	mov	r4,1
8000a236:	fa e8 00 10 	ld.d	r8,sp[16]
8000a23a:	fa ea 00 08 	ld.d	r10,sp[8]
8000a23e:	e0 a0 12 79 	rcall	8000c730 <__avr32_f64_div>
8000a242:	e0 a0 11 75 	rcall	8000c52c <__avr32_f64_to_s32>
8000a246:	18 92       	mov	r2,r12
8000a248:	e0 a0 11 89 	rcall	8000c55a <__avr32_s32_to_f64>
8000a24c:	fa e8 00 10 	ld.d	r8,sp[16]
8000a250:	e0 a0 0f 2a 	rcall	8000c0a4 <__avr32_f64_mul>
8000a254:	14 98       	mov	r8,r10
8000a256:	16 99       	mov	r9,r11
8000a258:	fa ea 00 08 	ld.d	r10,sp[8]
8000a25c:	e0 a0 10 10 	rcall	8000c27c <__avr32_f64_sub>
8000a260:	fa eb 00 08 	st.d	sp[8],r10
8000a264:	e4 c8 ff d0 	sub	r8,r2,-48
8000a268:	0a c8       	st.b	r5++,r8
8000a26a:	fc 19 40 24 	movh	r9,0x4024
8000a26e:	30 08       	mov	r8,0
8000a270:	02 34       	cp.w	r4,r1
8000a272:	c3 31       	brne	8000a2d8 <_dtoa_r+0x734>
8000a274:	fa e8 00 08 	ld.d	r8,sp[8]
8000a278:	e0 a0 10 d0 	rcall	8000c418 <__avr32_f64_add>
8000a27c:	16 91       	mov	r1,r11
8000a27e:	14 90       	mov	r0,r10
8000a280:	14 98       	mov	r8,r10
8000a282:	02 99       	mov	r9,r1
8000a284:	fa ea 00 10 	ld.d	r10,sp[16]
8000a288:	e0 a0 12 20 	rcall	8000c6c8 <__avr32_f64_cmp_lt>
8000a28c:	c1 a1       	brne	8000a2c0 <_dtoa_r+0x71c>
8000a28e:	fa e8 00 10 	ld.d	r8,sp[16]
8000a292:	00 9a       	mov	r10,r0
8000a294:	02 9b       	mov	r11,r1
8000a296:	e0 a0 11 d2 	rcall	8000c63a <__avr32_f64_cmp_eq>
8000a29a:	e0 80 02 5e 	breq	8000a756 <_dtoa_r+0xbb2>
8000a29e:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
8000a2a2:	c0 f1       	brne	8000a2c0 <_dtoa_r+0x71c>
8000a2a4:	e0 8f 02 59 	bral	8000a756 <_dtoa_r+0xbb2>
8000a2a8:	40 8a       	lddsp	r10,sp[0x20]
8000a2aa:	14 38       	cp.w	r8,r10
8000a2ac:	c0 30       	breq	8000a2b2 <_dtoa_r+0x70e>
8000a2ae:	10 95       	mov	r5,r8
8000a2b0:	c0 98       	rjmp	8000a2c2 <_dtoa_r+0x71e>
8000a2b2:	33 08       	mov	r8,48
8000a2b4:	40 89       	lddsp	r9,sp[0x20]
8000a2b6:	2f f6       	sub	r6,-1
8000a2b8:	b2 88       	st.b	r9[0x0],r8
8000a2ba:	40 88       	lddsp	r8,sp[0x20]
8000a2bc:	c0 88       	rjmp	8000a2cc <_dtoa_r+0x728>
8000a2be:	40 66       	lddsp	r6,sp[0x18]
8000a2c0:	33 99       	mov	r9,57
8000a2c2:	0a 98       	mov	r8,r5
8000a2c4:	11 7a       	ld.ub	r10,--r8
8000a2c6:	f2 0a 18 00 	cp.b	r10,r9
8000a2ca:	ce f0       	breq	8000a2a8 <_dtoa_r+0x704>
8000a2cc:	50 66       	stdsp	sp[0x18],r6
8000a2ce:	11 89       	ld.ub	r9,r8[0x0]
8000a2d0:	2f f9       	sub	r9,-1
8000a2d2:	b0 89       	st.b	r8[0x0],r9
8000a2d4:	e0 8f 02 42 	bral	8000a758 <_dtoa_r+0xbb4>
8000a2d8:	e0 a0 0e e6 	rcall	8000c0a4 <__avr32_f64_mul>
8000a2dc:	2f f4       	sub	r4,-1
8000a2de:	fa eb 00 08 	st.d	sp[8],r10
8000a2e2:	30 08       	mov	r8,0
8000a2e4:	30 09       	mov	r9,0
8000a2e6:	e0 a0 11 aa 	rcall	8000c63a <__avr32_f64_cmp_eq>
8000a2ea:	ca 60       	breq	8000a236 <_dtoa_r+0x692>
8000a2ec:	e0 8f 02 35 	bral	8000a756 <_dtoa_r+0xbb2>
8000a2f0:	40 d8       	lddsp	r8,sp[0x34]
8000a2f2:	58 08       	cp.w	r8,0
8000a2f4:	c0 51       	brne	8000a2fe <_dtoa_r+0x75a>
8000a2f6:	04 98       	mov	r8,r2
8000a2f8:	00 95       	mov	r5,r0
8000a2fa:	40 d4       	lddsp	r4,sp[0x34]
8000a2fc:	c3 78       	rjmp	8000a36a <_dtoa_r+0x7c6>
8000a2fe:	40 c5       	lddsp	r5,sp[0x30]
8000a300:	58 15       	cp.w	r5,1
8000a302:	e0 89 00 0f 	brgt	8000a320 <_dtoa_r+0x77c>
8000a306:	41 74       	lddsp	r4,sp[0x5c]
8000a308:	58 04       	cp.w	r4,0
8000a30a:	c0 40       	breq	8000a312 <_dtoa_r+0x76e>
8000a30c:	f4 c9 fb cd 	sub	r9,r10,-1075
8000a310:	c0 48       	rjmp	8000a318 <_dtoa_r+0x774>
8000a312:	41 99       	lddsp	r9,sp[0x64]
8000a314:	f2 09 11 36 	rsub	r9,r9,54
8000a318:	04 98       	mov	r8,r2
8000a31a:	00 95       	mov	r5,r0
8000a31c:	c1 c8       	rjmp	8000a354 <_dtoa_r+0x7b0>
8000a31e:	d7 03       	nop
8000a320:	e2 c8 00 01 	sub	r8,r1,1
8000a324:	58 01       	cp.w	r1,0
8000a326:	e0 05 17 40 	movge	r5,r0
8000a32a:	e2 09 17 40 	movge	r9,r1
8000a32e:	e1 d1 e5 15 	sublt	r5,r0,r1
8000a332:	f9 b9 05 00 	movlt	r9,0
8000a336:	10 32       	cp.w	r2,r8
8000a338:	e5 d8 e4 18 	subge	r8,r2,r8
8000a33c:	f1 d2 e5 18 	sublt	r8,r8,r2
8000a340:	e5 d8 e5 02 	addlt	r2,r2,r8
8000a344:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
8000a348:	f9 d8 e5 0c 	addlt	r12,r12,r8
8000a34c:	fb fc 5a 11 	st.wlt	sp[0x44],r12
8000a350:	f9 b8 05 00 	movlt	r8,0
8000a354:	40 4b       	lddsp	r11,sp[0x10]
8000a356:	12 0b       	add	r11,r9
8000a358:	50 08       	stdsp	sp[0x0],r8
8000a35a:	50 4b       	stdsp	sp[0x10],r11
8000a35c:	12 00       	add	r0,r9
8000a35e:	30 1b       	mov	r11,1
8000a360:	0e 9c       	mov	r12,r7
8000a362:	e0 a0 0a d1 	rcall	8000b904 <__i2b>
8000a366:	40 08       	lddsp	r8,sp[0x0]
8000a368:	18 94       	mov	r4,r12
8000a36a:	40 4a       	lddsp	r10,sp[0x10]
8000a36c:	58 05       	cp.w	r5,0
8000a36e:	5f 99       	srgt	r9
8000a370:	58 0a       	cp.w	r10,0
8000a372:	5f 9a       	srgt	r10
8000a374:	f5 e9 00 09 	and	r9,r10,r9
8000a378:	c0 80       	breq	8000a388 <_dtoa_r+0x7e4>
8000a37a:	40 4c       	lddsp	r12,sp[0x10]
8000a37c:	f8 05 0d 49 	min	r9,r12,r5
8000a380:	12 1c       	sub	r12,r9
8000a382:	12 10       	sub	r0,r9
8000a384:	50 4c       	stdsp	sp[0x10],r12
8000a386:	12 15       	sub	r5,r9
8000a388:	58 02       	cp.w	r2,0
8000a38a:	e0 8a 00 27 	brle	8000a3d8 <_dtoa_r+0x834>
8000a38e:	40 db       	lddsp	r11,sp[0x34]
8000a390:	58 0b       	cp.w	r11,0
8000a392:	c1 d0       	breq	8000a3cc <_dtoa_r+0x828>
8000a394:	58 08       	cp.w	r8,0
8000a396:	e0 8a 00 17 	brle	8000a3c4 <_dtoa_r+0x820>
8000a39a:	10 9a       	mov	r10,r8
8000a39c:	50 08       	stdsp	sp[0x0],r8
8000a39e:	08 9b       	mov	r11,r4
8000a3a0:	0e 9c       	mov	r12,r7
8000a3a2:	e0 a0 0a f7 	rcall	8000b990 <__pow5mult>
8000a3a6:	06 9a       	mov	r10,r3
8000a3a8:	18 9b       	mov	r11,r12
8000a3aa:	18 94       	mov	r4,r12
8000a3ac:	0e 9c       	mov	r12,r7
8000a3ae:	e0 a0 0a 2b 	rcall	8000b804 <__multiply>
8000a3b2:	18 99       	mov	r9,r12
8000a3b4:	06 9b       	mov	r11,r3
8000a3b6:	50 19       	stdsp	sp[0x4],r9
8000a3b8:	0e 9c       	mov	r12,r7
8000a3ba:	e0 a0 08 d7 	rcall	8000b568 <_Bfree>
8000a3be:	40 19       	lddsp	r9,sp[0x4]
8000a3c0:	40 08       	lddsp	r8,sp[0x0]
8000a3c2:	12 93       	mov	r3,r9
8000a3c4:	e4 08 01 0a 	sub	r10,r2,r8
8000a3c8:	c0 80       	breq	8000a3d8 <_dtoa_r+0x834>
8000a3ca:	c0 28       	rjmp	8000a3ce <_dtoa_r+0x82a>
8000a3cc:	04 9a       	mov	r10,r2
8000a3ce:	06 9b       	mov	r11,r3
8000a3d0:	0e 9c       	mov	r12,r7
8000a3d2:	e0 a0 0a df 	rcall	8000b990 <__pow5mult>
8000a3d6:	18 93       	mov	r3,r12
8000a3d8:	30 1b       	mov	r11,1
8000a3da:	0e 9c       	mov	r12,r7
8000a3dc:	e0 a0 0a 94 	rcall	8000b904 <__i2b>
8000a3e0:	41 1a       	lddsp	r10,sp[0x44]
8000a3e2:	18 92       	mov	r2,r12
8000a3e4:	58 0a       	cp.w	r10,0
8000a3e6:	e0 8a 00 07 	brle	8000a3f4 <_dtoa_r+0x850>
8000a3ea:	18 9b       	mov	r11,r12
8000a3ec:	0e 9c       	mov	r12,r7
8000a3ee:	e0 a0 0a d1 	rcall	8000b990 <__pow5mult>
8000a3f2:	18 92       	mov	r2,r12
8000a3f4:	40 c9       	lddsp	r9,sp[0x30]
8000a3f6:	58 19       	cp.w	r9,1
8000a3f8:	e0 89 00 14 	brgt	8000a420 <_dtoa_r+0x87c>
8000a3fc:	40 38       	lddsp	r8,sp[0xc]
8000a3fe:	58 08       	cp.w	r8,0
8000a400:	c1 01       	brne	8000a420 <_dtoa_r+0x87c>
8000a402:	40 29       	lddsp	r9,sp[0x8]
8000a404:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
8000a408:	c0 c1       	brne	8000a420 <_dtoa_r+0x87c>
8000a40a:	12 98       	mov	r8,r9
8000a40c:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000a410:	c0 80       	breq	8000a420 <_dtoa_r+0x87c>
8000a412:	40 4c       	lddsp	r12,sp[0x10]
8000a414:	30 1b       	mov	r11,1
8000a416:	2f fc       	sub	r12,-1
8000a418:	2f f0       	sub	r0,-1
8000a41a:	50 4c       	stdsp	sp[0x10],r12
8000a41c:	50 6b       	stdsp	sp[0x18],r11
8000a41e:	c0 38       	rjmp	8000a424 <_dtoa_r+0x880>
8000a420:	30 0a       	mov	r10,0
8000a422:	50 6a       	stdsp	sp[0x18],r10
8000a424:	41 19       	lddsp	r9,sp[0x44]
8000a426:	58 09       	cp.w	r9,0
8000a428:	c0 31       	brne	8000a42e <_dtoa_r+0x88a>
8000a42a:	30 1c       	mov	r12,1
8000a42c:	c0 98       	rjmp	8000a43e <_dtoa_r+0x89a>
8000a42e:	64 48       	ld.w	r8,r2[0x10]
8000a430:	2f c8       	sub	r8,-4
8000a432:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
8000a436:	e0 a0 08 08 	rcall	8000b446 <__hi0bits>
8000a43a:	f8 0c 11 20 	rsub	r12,r12,32
8000a43e:	40 4b       	lddsp	r11,sp[0x10]
8000a440:	f8 0b 00 08 	add	r8,r12,r11
8000a444:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000a448:	c0 c0       	breq	8000a460 <_dtoa_r+0x8bc>
8000a44a:	f0 08 11 20 	rsub	r8,r8,32
8000a44e:	58 48       	cp.w	r8,4
8000a450:	e0 8a 00 06 	brle	8000a45c <_dtoa_r+0x8b8>
8000a454:	20 48       	sub	r8,4
8000a456:	10 0b       	add	r11,r8
8000a458:	50 4b       	stdsp	sp[0x10],r11
8000a45a:	c0 78       	rjmp	8000a468 <_dtoa_r+0x8c4>
8000a45c:	58 48       	cp.w	r8,4
8000a45e:	c0 70       	breq	8000a46c <_dtoa_r+0x8c8>
8000a460:	40 4a       	lddsp	r10,sp[0x10]
8000a462:	2e 48       	sub	r8,-28
8000a464:	10 0a       	add	r10,r8
8000a466:	50 4a       	stdsp	sp[0x10],r10
8000a468:	10 00       	add	r0,r8
8000a46a:	10 05       	add	r5,r8
8000a46c:	58 00       	cp.w	r0,0
8000a46e:	e0 8a 00 08 	brle	8000a47e <_dtoa_r+0x8da>
8000a472:	06 9b       	mov	r11,r3
8000a474:	00 9a       	mov	r10,r0
8000a476:	0e 9c       	mov	r12,r7
8000a478:	e0 a0 09 82 	rcall	8000b77c <__lshift>
8000a47c:	18 93       	mov	r3,r12
8000a47e:	40 49       	lddsp	r9,sp[0x10]
8000a480:	58 09       	cp.w	r9,0
8000a482:	e0 8a 00 08 	brle	8000a492 <_dtoa_r+0x8ee>
8000a486:	04 9b       	mov	r11,r2
8000a488:	12 9a       	mov	r10,r9
8000a48a:	0e 9c       	mov	r12,r7
8000a48c:	e0 a0 09 78 	rcall	8000b77c <__lshift>
8000a490:	18 92       	mov	r2,r12
8000a492:	41 48       	lddsp	r8,sp[0x50]
8000a494:	58 08       	cp.w	r8,0
8000a496:	c1 b0       	breq	8000a4cc <_dtoa_r+0x928>
8000a498:	04 9b       	mov	r11,r2
8000a49a:	06 9c       	mov	r12,r3
8000a49c:	e0 a0 08 4c 	rcall	8000b534 <__mcmp>
8000a4a0:	c1 64       	brge	8000a4cc <_dtoa_r+0x928>
8000a4a2:	06 9b       	mov	r11,r3
8000a4a4:	30 09       	mov	r9,0
8000a4a6:	30 aa       	mov	r10,10
8000a4a8:	0e 9c       	mov	r12,r7
8000a4aa:	e0 a0 0a 35 	rcall	8000b914 <__multadd>
8000a4ae:	20 16       	sub	r6,1
8000a4b0:	18 93       	mov	r3,r12
8000a4b2:	40 dc       	lddsp	r12,sp[0x34]
8000a4b4:	58 0c       	cp.w	r12,0
8000a4b6:	c0 31       	brne	8000a4bc <_dtoa_r+0x918>
8000a4b8:	40 91       	lddsp	r1,sp[0x24]
8000a4ba:	c0 98       	rjmp	8000a4cc <_dtoa_r+0x928>
8000a4bc:	08 9b       	mov	r11,r4
8000a4be:	40 91       	lddsp	r1,sp[0x24]
8000a4c0:	30 09       	mov	r9,0
8000a4c2:	30 aa       	mov	r10,10
8000a4c4:	0e 9c       	mov	r12,r7
8000a4c6:	e0 a0 0a 27 	rcall	8000b914 <__multadd>
8000a4ca:	18 94       	mov	r4,r12
8000a4cc:	58 01       	cp.w	r1,0
8000a4ce:	5f a9       	srle	r9
8000a4d0:	40 cb       	lddsp	r11,sp[0x30]
8000a4d2:	58 2b       	cp.w	r11,2
8000a4d4:	5f 98       	srgt	r8
8000a4d6:	f3 e8 00 08 	and	r8,r9,r8
8000a4da:	c2 50       	breq	8000a524 <_dtoa_r+0x980>
8000a4dc:	58 01       	cp.w	r1,0
8000a4de:	c1 11       	brne	8000a500 <_dtoa_r+0x95c>
8000a4e0:	04 9b       	mov	r11,r2
8000a4e2:	02 99       	mov	r9,r1
8000a4e4:	30 5a       	mov	r10,5
8000a4e6:	0e 9c       	mov	r12,r7
8000a4e8:	e0 a0 0a 16 	rcall	8000b914 <__multadd>
8000a4ec:	18 92       	mov	r2,r12
8000a4ee:	18 9b       	mov	r11,r12
8000a4f0:	06 9c       	mov	r12,r3
8000a4f2:	e0 a0 08 21 	rcall	8000b534 <__mcmp>
8000a4f6:	e0 89 00 0f 	brgt	8000a514 <_dtoa_r+0x970>
8000a4fa:	c0 38       	rjmp	8000a500 <_dtoa_r+0x95c>
8000a4fc:	30 02       	mov	r2,0
8000a4fe:	04 94       	mov	r4,r2
8000a500:	40 ea       	lddsp	r10,sp[0x38]
8000a502:	30 09       	mov	r9,0
8000a504:	5c da       	com	r10
8000a506:	40 85       	lddsp	r5,sp[0x20]
8000a508:	50 6a       	stdsp	sp[0x18],r10
8000a50a:	50 49       	stdsp	sp[0x10],r9
8000a50c:	c0 f9       	rjmp	8000a72a <_dtoa_r+0xb86>
8000a50e:	08 92       	mov	r2,r4
8000a510:	40 66       	lddsp	r6,sp[0x18]
8000a512:	04 94       	mov	r4,r2
8000a514:	2f f6       	sub	r6,-1
8000a516:	50 66       	stdsp	sp[0x18],r6
8000a518:	33 18       	mov	r8,49
8000a51a:	40 85       	lddsp	r5,sp[0x20]
8000a51c:	0a c8       	st.b	r5++,r8
8000a51e:	30 08       	mov	r8,0
8000a520:	50 48       	stdsp	sp[0x10],r8
8000a522:	c0 49       	rjmp	8000a72a <_dtoa_r+0xb86>
8000a524:	40 dc       	lddsp	r12,sp[0x34]
8000a526:	58 0c       	cp.w	r12,0
8000a528:	e0 80 00 b5 	breq	8000a692 <_dtoa_r+0xaee>
8000a52c:	58 05       	cp.w	r5,0
8000a52e:	e0 8a 00 08 	brle	8000a53e <_dtoa_r+0x99a>
8000a532:	08 9b       	mov	r11,r4
8000a534:	0a 9a       	mov	r10,r5
8000a536:	0e 9c       	mov	r12,r7
8000a538:	e0 a0 09 22 	rcall	8000b77c <__lshift>
8000a53c:	18 94       	mov	r4,r12
8000a53e:	40 6b       	lddsp	r11,sp[0x18]
8000a540:	58 0b       	cp.w	r11,0
8000a542:	c0 31       	brne	8000a548 <_dtoa_r+0x9a4>
8000a544:	08 9c       	mov	r12,r4
8000a546:	c1 38       	rjmp	8000a56c <_dtoa_r+0x9c8>
8000a548:	68 1b       	ld.w	r11,r4[0x4]
8000a54a:	0e 9c       	mov	r12,r7
8000a54c:	e0 a0 08 28 	rcall	8000b59c <_Balloc>
8000a550:	68 4a       	ld.w	r10,r4[0x10]
8000a552:	18 95       	mov	r5,r12
8000a554:	e8 cb ff f4 	sub	r11,r4,-12
8000a558:	2f ea       	sub	r10,-2
8000a55a:	2f 4c       	sub	r12,-12
8000a55c:	a3 6a       	lsl	r10,0x2
8000a55e:	fe b0 e8 43 	rcall	800075e4 <memcpy>
8000a562:	0a 9b       	mov	r11,r5
8000a564:	30 1a       	mov	r10,1
8000a566:	0e 9c       	mov	r12,r7
8000a568:	e0 a0 09 0a 	rcall	8000b77c <__lshift>
8000a56c:	50 44       	stdsp	sp[0x10],r4
8000a56e:	40 3a       	lddsp	r10,sp[0xc]
8000a570:	30 19       	mov	r9,1
8000a572:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000a576:	18 94       	mov	r4,r12
8000a578:	50 da       	stdsp	sp[0x34],r10
8000a57a:	40 85       	lddsp	r5,sp[0x20]
8000a57c:	50 99       	stdsp	sp[0x24],r9
8000a57e:	50 26       	stdsp	sp[0x8],r6
8000a580:	50 e1       	stdsp	sp[0x38],r1
8000a582:	04 9b       	mov	r11,r2
8000a584:	06 9c       	mov	r12,r3
8000a586:	fe b0 fa 7f 	rcall	80009a84 <quorem>
8000a58a:	40 4b       	lddsp	r11,sp[0x10]
8000a58c:	f8 c0 ff d0 	sub	r0,r12,-48
8000a590:	06 9c       	mov	r12,r3
8000a592:	e0 a0 07 d1 	rcall	8000b534 <__mcmp>
8000a596:	08 9a       	mov	r10,r4
8000a598:	50 6c       	stdsp	sp[0x18],r12
8000a59a:	04 9b       	mov	r11,r2
8000a59c:	0e 9c       	mov	r12,r7
8000a59e:	e0 a0 08 87 	rcall	8000b6ac <__mdiff>
8000a5a2:	18 91       	mov	r1,r12
8000a5a4:	78 38       	ld.w	r8,r12[0xc]
8000a5a6:	58 08       	cp.w	r8,0
8000a5a8:	c0 30       	breq	8000a5ae <_dtoa_r+0xa0a>
8000a5aa:	30 16       	mov	r6,1
8000a5ac:	c0 68       	rjmp	8000a5b8 <_dtoa_r+0xa14>
8000a5ae:	18 9b       	mov	r11,r12
8000a5b0:	06 9c       	mov	r12,r3
8000a5b2:	e0 a0 07 c1 	rcall	8000b534 <__mcmp>
8000a5b6:	18 96       	mov	r6,r12
8000a5b8:	0e 9c       	mov	r12,r7
8000a5ba:	02 9b       	mov	r11,r1
8000a5bc:	e0 a0 07 d6 	rcall	8000b568 <_Bfree>
8000a5c0:	40 cc       	lddsp	r12,sp[0x30]
8000a5c2:	ed ec 10 08 	or	r8,r6,r12
8000a5c6:	c0 d1       	brne	8000a5e0 <_dtoa_r+0xa3c>
8000a5c8:	40 db       	lddsp	r11,sp[0x34]
8000a5ca:	58 0b       	cp.w	r11,0
8000a5cc:	c0 a1       	brne	8000a5e0 <_dtoa_r+0xa3c>
8000a5ce:	40 26       	lddsp	r6,sp[0x8]
8000a5d0:	e0 40 00 39 	cp.w	r0,57
8000a5d4:	c3 00       	breq	8000a634 <_dtoa_r+0xa90>
8000a5d6:	40 6a       	lddsp	r10,sp[0x18]
8000a5d8:	58 0a       	cp.w	r10,0
8000a5da:	e0 89 00 24 	brgt	8000a622 <_dtoa_r+0xa7e>
8000a5de:	c2 f8       	rjmp	8000a63c <_dtoa_r+0xa98>
8000a5e0:	40 69       	lddsp	r9,sp[0x18]
8000a5e2:	58 09       	cp.w	r9,0
8000a5e4:	c0 85       	brlt	8000a5f4 <_dtoa_r+0xa50>
8000a5e6:	12 98       	mov	r8,r9
8000a5e8:	40 cc       	lddsp	r12,sp[0x30]
8000a5ea:	18 48       	or	r8,r12
8000a5ec:	c1 d1       	brne	8000a626 <_dtoa_r+0xa82>
8000a5ee:	40 db       	lddsp	r11,sp[0x34]
8000a5f0:	58 0b       	cp.w	r11,0
8000a5f2:	c1 a1       	brne	8000a626 <_dtoa_r+0xa82>
8000a5f4:	0c 99       	mov	r9,r6
8000a5f6:	40 26       	lddsp	r6,sp[0x8]
8000a5f8:	58 09       	cp.w	r9,0
8000a5fa:	e0 8a 00 21 	brle	8000a63c <_dtoa_r+0xa98>
8000a5fe:	06 9b       	mov	r11,r3
8000a600:	30 1a       	mov	r10,1
8000a602:	0e 9c       	mov	r12,r7
8000a604:	e0 a0 08 bc 	rcall	8000b77c <__lshift>
8000a608:	04 9b       	mov	r11,r2
8000a60a:	18 93       	mov	r3,r12
8000a60c:	e0 a0 07 94 	rcall	8000b534 <__mcmp>
8000a610:	e0 89 00 06 	brgt	8000a61c <_dtoa_r+0xa78>
8000a614:	c1 41       	brne	8000a63c <_dtoa_r+0xa98>
8000a616:	ed b0 00 00 	bld	r0,0x0
8000a61a:	c1 11       	brne	8000a63c <_dtoa_r+0xa98>
8000a61c:	e0 40 00 39 	cp.w	r0,57
8000a620:	c0 a0       	breq	8000a634 <_dtoa_r+0xa90>
8000a622:	2f f0       	sub	r0,-1
8000a624:	c0 c8       	rjmp	8000a63c <_dtoa_r+0xa98>
8000a626:	58 06       	cp.w	r6,0
8000a628:	e0 8a 00 0c 	brle	8000a640 <_dtoa_r+0xa9c>
8000a62c:	40 26       	lddsp	r6,sp[0x8]
8000a62e:	e0 40 00 39 	cp.w	r0,57
8000a632:	c0 41       	brne	8000a63a <_dtoa_r+0xa96>
8000a634:	33 98       	mov	r8,57
8000a636:	0a c8       	st.b	r5++,r8
8000a638:	c6 78       	rjmp	8000a706 <_dtoa_r+0xb62>
8000a63a:	2f f0       	sub	r0,-1
8000a63c:	0a c0       	st.b	r5++,r0
8000a63e:	c7 58       	rjmp	8000a728 <_dtoa_r+0xb84>
8000a640:	0a c0       	st.b	r5++,r0
8000a642:	40 9a       	lddsp	r10,sp[0x24]
8000a644:	40 e9       	lddsp	r9,sp[0x38]
8000a646:	12 3a       	cp.w	r10,r9
8000a648:	c4 30       	breq	8000a6ce <_dtoa_r+0xb2a>
8000a64a:	06 9b       	mov	r11,r3
8000a64c:	30 09       	mov	r9,0
8000a64e:	30 aa       	mov	r10,10
8000a650:	0e 9c       	mov	r12,r7
8000a652:	e0 a0 09 61 	rcall	8000b914 <__multadd>
8000a656:	40 48       	lddsp	r8,sp[0x10]
8000a658:	18 93       	mov	r3,r12
8000a65a:	08 38       	cp.w	r8,r4
8000a65c:	c0 91       	brne	8000a66e <_dtoa_r+0xaca>
8000a65e:	10 9b       	mov	r11,r8
8000a660:	30 09       	mov	r9,0
8000a662:	30 aa       	mov	r10,10
8000a664:	0e 9c       	mov	r12,r7
8000a666:	e0 a0 09 57 	rcall	8000b914 <__multadd>
8000a66a:	50 4c       	stdsp	sp[0x10],r12
8000a66c:	c0 e8       	rjmp	8000a688 <_dtoa_r+0xae4>
8000a66e:	40 4b       	lddsp	r11,sp[0x10]
8000a670:	30 09       	mov	r9,0
8000a672:	30 aa       	mov	r10,10
8000a674:	0e 9c       	mov	r12,r7
8000a676:	e0 a0 09 4f 	rcall	8000b914 <__multadd>
8000a67a:	08 9b       	mov	r11,r4
8000a67c:	50 4c       	stdsp	sp[0x10],r12
8000a67e:	30 09       	mov	r9,0
8000a680:	30 aa       	mov	r10,10
8000a682:	0e 9c       	mov	r12,r7
8000a684:	e0 a0 09 48 	rcall	8000b914 <__multadd>
8000a688:	18 94       	mov	r4,r12
8000a68a:	40 9c       	lddsp	r12,sp[0x24]
8000a68c:	2f fc       	sub	r12,-1
8000a68e:	50 9c       	stdsp	sp[0x24],r12
8000a690:	c7 9b       	rjmp	8000a582 <_dtoa_r+0x9de>
8000a692:	30 18       	mov	r8,1
8000a694:	06 90       	mov	r0,r3
8000a696:	40 85       	lddsp	r5,sp[0x20]
8000a698:	08 93       	mov	r3,r4
8000a69a:	0c 94       	mov	r4,r6
8000a69c:	10 96       	mov	r6,r8
8000a69e:	04 9b       	mov	r11,r2
8000a6a0:	00 9c       	mov	r12,r0
8000a6a2:	fe b0 f9 f1 	rcall	80009a84 <quorem>
8000a6a6:	2d 0c       	sub	r12,-48
8000a6a8:	0a cc       	st.b	r5++,r12
8000a6aa:	02 36       	cp.w	r6,r1
8000a6ac:	c0 a4       	brge	8000a6c0 <_dtoa_r+0xb1c>
8000a6ae:	00 9b       	mov	r11,r0
8000a6b0:	30 09       	mov	r9,0
8000a6b2:	30 aa       	mov	r10,10
8000a6b4:	0e 9c       	mov	r12,r7
8000a6b6:	2f f6       	sub	r6,-1
8000a6b8:	e0 a0 09 2e 	rcall	8000b914 <__multadd>
8000a6bc:	18 90       	mov	r0,r12
8000a6be:	cf 0b       	rjmp	8000a69e <_dtoa_r+0xafa>
8000a6c0:	08 96       	mov	r6,r4
8000a6c2:	30 0b       	mov	r11,0
8000a6c4:	06 94       	mov	r4,r3
8000a6c6:	50 4b       	stdsp	sp[0x10],r11
8000a6c8:	00 93       	mov	r3,r0
8000a6ca:	18 90       	mov	r0,r12
8000a6cc:	c0 28       	rjmp	8000a6d0 <_dtoa_r+0xb2c>
8000a6ce:	40 26       	lddsp	r6,sp[0x8]
8000a6d0:	06 9b       	mov	r11,r3
8000a6d2:	30 1a       	mov	r10,1
8000a6d4:	0e 9c       	mov	r12,r7
8000a6d6:	e0 a0 08 53 	rcall	8000b77c <__lshift>
8000a6da:	04 9b       	mov	r11,r2
8000a6dc:	18 93       	mov	r3,r12
8000a6de:	e0 a0 07 2b 	rcall	8000b534 <__mcmp>
8000a6e2:	e0 89 00 12 	brgt	8000a706 <_dtoa_r+0xb62>
8000a6e6:	c1 b1       	brne	8000a71c <_dtoa_r+0xb78>
8000a6e8:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
8000a6ec:	c0 d1       	brne	8000a706 <_dtoa_r+0xb62>
8000a6ee:	c1 78       	rjmp	8000a71c <_dtoa_r+0xb78>
8000a6f0:	40 89       	lddsp	r9,sp[0x20]
8000a6f2:	12 38       	cp.w	r8,r9
8000a6f4:	c0 30       	breq	8000a6fa <_dtoa_r+0xb56>
8000a6f6:	10 95       	mov	r5,r8
8000a6f8:	c0 88       	rjmp	8000a708 <_dtoa_r+0xb64>
8000a6fa:	2f f6       	sub	r6,-1
8000a6fc:	50 66       	stdsp	sp[0x18],r6
8000a6fe:	33 18       	mov	r8,49
8000a700:	40 8c       	lddsp	r12,sp[0x20]
8000a702:	b8 88       	st.b	r12[0x0],r8
8000a704:	c1 38       	rjmp	8000a72a <_dtoa_r+0xb86>
8000a706:	33 9a       	mov	r10,57
8000a708:	0a 98       	mov	r8,r5
8000a70a:	11 79       	ld.ub	r9,--r8
8000a70c:	f4 09 18 00 	cp.b	r9,r10
8000a710:	cf 00       	breq	8000a6f0 <_dtoa_r+0xb4c>
8000a712:	2f f9       	sub	r9,-1
8000a714:	b0 89       	st.b	r8[0x0],r9
8000a716:	c0 98       	rjmp	8000a728 <_dtoa_r+0xb84>
8000a718:	10 95       	mov	r5,r8
8000a71a:	c0 28       	rjmp	8000a71e <_dtoa_r+0xb7a>
8000a71c:	33 09       	mov	r9,48
8000a71e:	0a 98       	mov	r8,r5
8000a720:	11 7a       	ld.ub	r10,--r8
8000a722:	f2 0a 18 00 	cp.b	r10,r9
8000a726:	cf 90       	breq	8000a718 <_dtoa_r+0xb74>
8000a728:	50 66       	stdsp	sp[0x18],r6
8000a72a:	04 9b       	mov	r11,r2
8000a72c:	0e 9c       	mov	r12,r7
8000a72e:	e0 a0 07 1d 	rcall	8000b568 <_Bfree>
8000a732:	58 04       	cp.w	r4,0
8000a734:	c1 20       	breq	8000a758 <_dtoa_r+0xbb4>
8000a736:	40 4b       	lddsp	r11,sp[0x10]
8000a738:	08 3b       	cp.w	r11,r4
8000a73a:	5f 19       	srne	r9
8000a73c:	58 0b       	cp.w	r11,0
8000a73e:	5f 18       	srne	r8
8000a740:	f3 e8 00 08 	and	r8,r9,r8
8000a744:	c0 40       	breq	8000a74c <_dtoa_r+0xba8>
8000a746:	0e 9c       	mov	r12,r7
8000a748:	e0 a0 07 10 	rcall	8000b568 <_Bfree>
8000a74c:	08 9b       	mov	r11,r4
8000a74e:	0e 9c       	mov	r12,r7
8000a750:	e0 a0 07 0c 	rcall	8000b568 <_Bfree>
8000a754:	c0 28       	rjmp	8000a758 <_dtoa_r+0xbb4>
8000a756:	50 66       	stdsp	sp[0x18],r6
8000a758:	0e 9c       	mov	r12,r7
8000a75a:	06 9b       	mov	r11,r3
8000a75c:	e0 a0 07 06 	rcall	8000b568 <_Bfree>
8000a760:	30 08       	mov	r8,0
8000a762:	aa 88       	st.b	r5[0x0],r8
8000a764:	40 68       	lddsp	r8,sp[0x18]
8000a766:	41 5a       	lddsp	r10,sp[0x54]
8000a768:	2f f8       	sub	r8,-1
8000a76a:	41 29       	lddsp	r9,sp[0x48]
8000a76c:	95 08       	st.w	r10[0x0],r8
8000a76e:	40 8c       	lddsp	r12,sp[0x20]
8000a770:	58 09       	cp.w	r9,0
8000a772:	fb f8 10 12 	ld.wne	r8,sp[0x48]
8000a776:	f1 f5 1a 00 	st.wne	r8[0x0],r5
8000a77a:	2e 6d       	sub	sp,-104
8000a77c:	d8 32       	popm	r0-r7,pc
8000a77e:	d7 03       	nop

8000a780 <_fflush_r>:
8000a780:	d4 21       	pushm	r4-r7,lr
8000a782:	16 97       	mov	r7,r11
8000a784:	18 96       	mov	r6,r12
8000a786:	76 48       	ld.w	r8,r11[0x10]
8000a788:	58 08       	cp.w	r8,0
8000a78a:	c7 f0       	breq	8000a888 <_fflush_r+0x108>
8000a78c:	58 0c       	cp.w	r12,0
8000a78e:	c0 50       	breq	8000a798 <_fflush_r+0x18>
8000a790:	78 68       	ld.w	r8,r12[0x18]
8000a792:	58 08       	cp.w	r8,0
8000a794:	c0 21       	brne	8000a798 <_fflush_r+0x18>
8000a796:	cc dc       	rcall	8000a930 <__sinit>
8000a798:	fe c8 d2 8c 	sub	r8,pc,-11636
8000a79c:	10 37       	cp.w	r7,r8
8000a79e:	c0 31       	brne	8000a7a4 <_fflush_r+0x24>
8000a7a0:	6c 07       	ld.w	r7,r6[0x0]
8000a7a2:	c0 c8       	rjmp	8000a7ba <_fflush_r+0x3a>
8000a7a4:	fe c8 d2 78 	sub	r8,pc,-11656
8000a7a8:	10 37       	cp.w	r7,r8
8000a7aa:	c0 31       	brne	8000a7b0 <_fflush_r+0x30>
8000a7ac:	6c 17       	ld.w	r7,r6[0x4]
8000a7ae:	c0 68       	rjmp	8000a7ba <_fflush_r+0x3a>
8000a7b0:	fe c8 d2 64 	sub	r8,pc,-11676
8000a7b4:	10 37       	cp.w	r7,r8
8000a7b6:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000a7ba:	8e 6a       	ld.sh	r10,r7[0xc]
8000a7bc:	14 98       	mov	r8,r10
8000a7be:	ed ba 00 03 	bld	r10,0x3
8000a7c2:	c4 20       	breq	8000a846 <_fflush_r+0xc6>
8000a7c4:	ab ba       	sbr	r10,0xb
8000a7c6:	ae 6a       	st.h	r7[0xc],r10
8000a7c8:	6e 18       	ld.w	r8,r7[0x4]
8000a7ca:	58 08       	cp.w	r8,0
8000a7cc:	e0 89 00 06 	brgt	8000a7d8 <_fflush_r+0x58>
8000a7d0:	6f 08       	ld.w	r8,r7[0x40]
8000a7d2:	58 08       	cp.w	r8,0
8000a7d4:	e0 8a 00 5a 	brle	8000a888 <_fflush_r+0x108>
8000a7d8:	6e b8       	ld.w	r8,r7[0x2c]
8000a7da:	58 08       	cp.w	r8,0
8000a7dc:	c5 60       	breq	8000a888 <_fflush_r+0x108>
8000a7de:	e2 1a 10 00 	andl	r10,0x1000,COH
8000a7e2:	c0 30       	breq	8000a7e8 <_fflush_r+0x68>
8000a7e4:	6f 55       	ld.w	r5,r7[0x54]
8000a7e6:	c0 f8       	rjmp	8000a804 <_fflush_r+0x84>
8000a7e8:	30 19       	mov	r9,1
8000a7ea:	6e 8b       	ld.w	r11,r7[0x20]
8000a7ec:	0c 9c       	mov	r12,r6
8000a7ee:	5d 18       	icall	r8
8000a7f0:	18 95       	mov	r5,r12
8000a7f2:	5b fc       	cp.w	r12,-1
8000a7f4:	c0 81       	brne	8000a804 <_fflush_r+0x84>
8000a7f6:	6c 38       	ld.w	r8,r6[0xc]
8000a7f8:	59 d8       	cp.w	r8,29
8000a7fa:	c4 70       	breq	8000a888 <_fflush_r+0x108>
8000a7fc:	8e 68       	ld.sh	r8,r7[0xc]
8000a7fe:	a7 a8       	sbr	r8,0x6
8000a800:	ae 68       	st.h	r7[0xc],r8
8000a802:	d8 22       	popm	r4-r7,pc
8000a804:	8e 68       	ld.sh	r8,r7[0xc]
8000a806:	ed b8 00 02 	bld	r8,0x2
8000a80a:	c0 91       	brne	8000a81c <_fflush_r+0x9c>
8000a80c:	6e 18       	ld.w	r8,r7[0x4]
8000a80e:	10 15       	sub	r5,r8
8000a810:	6e d8       	ld.w	r8,r7[0x34]
8000a812:	58 08       	cp.w	r8,0
8000a814:	ef f8 10 10 	ld.wne	r8,r7[0x40]
8000a818:	eb d8 e1 15 	subne	r5,r5,r8
8000a81c:	6e b8       	ld.w	r8,r7[0x2c]
8000a81e:	0c 9c       	mov	r12,r6
8000a820:	30 09       	mov	r9,0
8000a822:	0a 9a       	mov	r10,r5
8000a824:	6e 8b       	ld.w	r11,r7[0x20]
8000a826:	5d 18       	icall	r8
8000a828:	8e 68       	ld.sh	r8,r7[0xc]
8000a82a:	0a 3c       	cp.w	r12,r5
8000a82c:	c2 61       	brne	8000a878 <_fflush_r+0xf8>
8000a82e:	ab d8       	cbr	r8,0xb
8000a830:	30 0c       	mov	r12,0
8000a832:	6e 49       	ld.w	r9,r7[0x10]
8000a834:	ae 68       	st.h	r7[0xc],r8
8000a836:	8f 1c       	st.w	r7[0x4],r12
8000a838:	8f 09       	st.w	r7[0x0],r9
8000a83a:	ed b8 00 0c 	bld	r8,0xc
8000a83e:	c2 51       	brne	8000a888 <_fflush_r+0x108>
8000a840:	ef 45 00 54 	st.w	r7[84],r5
8000a844:	d8 22       	popm	r4-r7,pc
8000a846:	6e 45       	ld.w	r5,r7[0x10]
8000a848:	58 05       	cp.w	r5,0
8000a84a:	c1 f0       	breq	8000a888 <_fflush_r+0x108>
8000a84c:	6e 04       	ld.w	r4,r7[0x0]
8000a84e:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000a852:	8f 05       	st.w	r7[0x0],r5
8000a854:	f9 b8 01 00 	movne	r8,0
8000a858:	ef f8 00 05 	ld.weq	r8,r7[0x14]
8000a85c:	0a 14       	sub	r4,r5
8000a85e:	8f 28       	st.w	r7[0x8],r8
8000a860:	c1 18       	rjmp	8000a882 <_fflush_r+0x102>
8000a862:	08 99       	mov	r9,r4
8000a864:	0a 9a       	mov	r10,r5
8000a866:	6e a8       	ld.w	r8,r7[0x28]
8000a868:	6e 8b       	ld.w	r11,r7[0x20]
8000a86a:	0c 9c       	mov	r12,r6
8000a86c:	5d 18       	icall	r8
8000a86e:	18 14       	sub	r4,r12
8000a870:	58 0c       	cp.w	r12,0
8000a872:	e0 89 00 07 	brgt	8000a880 <_fflush_r+0x100>
8000a876:	8e 68       	ld.sh	r8,r7[0xc]
8000a878:	a7 a8       	sbr	r8,0x6
8000a87a:	3f fc       	mov	r12,-1
8000a87c:	ae 68       	st.h	r7[0xc],r8
8000a87e:	d8 22       	popm	r4-r7,pc
8000a880:	18 05       	add	r5,r12
8000a882:	58 04       	cp.w	r4,0
8000a884:	fe 99 ff ef 	brgt	8000a862 <_fflush_r+0xe2>
8000a888:	d8 2a       	popm	r4-r7,pc,r12=0
8000a88a:	d7 03       	nop

8000a88c <__sfp_lock_acquire>:
8000a88c:	5e fc       	retal	r12

8000a88e <__sfp_lock_release>:
8000a88e:	5e fc       	retal	r12

8000a890 <_cleanup_r>:
8000a890:	d4 01       	pushm	lr
8000a892:	fe cb e8 6a 	sub	r11,pc,-6038
8000a896:	e0 a0 02 fd 	rcall	8000ae90 <_fwalk>
8000a89a:	d8 02       	popm	pc

8000a89c <__sfmoreglue>:
8000a89c:	d4 21       	pushm	r4-r7,lr
8000a89e:	16 95       	mov	r5,r11
8000a8a0:	f6 06 10 5c 	mul	r6,r11,92
8000a8a4:	ec cb ff f4 	sub	r11,r6,-12
8000a8a8:	e0 a0 03 84 	rcall	8000afb0 <_malloc_r>
8000a8ac:	18 97       	mov	r7,r12
8000a8ae:	c0 90       	breq	8000a8c0 <__sfmoreglue+0x24>
8000a8b0:	99 15       	st.w	r12[0x4],r5
8000a8b2:	30 0b       	mov	r11,0
8000a8b4:	2f 4c       	sub	r12,-12
8000a8b6:	0c 9a       	mov	r10,r6
8000a8b8:	8f 2c       	st.w	r7[0x8],r12
8000a8ba:	8f 0b       	st.w	r7[0x0],r11
8000a8bc:	e0 a0 05 bc 	rcall	8000b434 <memset>
8000a8c0:	0e 9c       	mov	r12,r7
8000a8c2:	d8 22       	popm	r4-r7,pc

8000a8c4 <__sfp>:
8000a8c4:	d4 21       	pushm	r4-r7,lr
8000a8c6:	fe c8 d3 56 	sub	r8,pc,-11434
8000a8ca:	18 96       	mov	r6,r12
8000a8cc:	70 07       	ld.w	r7,r8[0x0]
8000a8ce:	6e 68       	ld.w	r8,r7[0x18]
8000a8d0:	58 08       	cp.w	r8,0
8000a8d2:	c0 31       	brne	8000a8d8 <__sfp+0x14>
8000a8d4:	0e 9c       	mov	r12,r7
8000a8d6:	c2 dc       	rcall	8000a930 <__sinit>
8000a8d8:	ee c7 ff 28 	sub	r7,r7,-216
8000a8dc:	30 05       	mov	r5,0
8000a8de:	6e 2c       	ld.w	r12,r7[0x8]
8000a8e0:	6e 18       	ld.w	r8,r7[0x4]
8000a8e2:	c0 68       	rjmp	8000a8ee <__sfp+0x2a>
8000a8e4:	98 69       	ld.sh	r9,r12[0xc]
8000a8e6:	ea 09 19 00 	cp.h	r9,r5
8000a8ea:	c1 10       	breq	8000a90c <__sfp+0x48>
8000a8ec:	2a 4c       	sub	r12,-92
8000a8ee:	20 18       	sub	r8,1
8000a8f0:	cf a7       	brpl	8000a8e4 <__sfp+0x20>
8000a8f2:	6e 08       	ld.w	r8,r7[0x0]
8000a8f4:	58 08       	cp.w	r8,0
8000a8f6:	c0 61       	brne	8000a902 <__sfp+0x3e>
8000a8f8:	30 4b       	mov	r11,4
8000a8fa:	0c 9c       	mov	r12,r6
8000a8fc:	cd 0f       	rcall	8000a89c <__sfmoreglue>
8000a8fe:	8f 0c       	st.w	r7[0x0],r12
8000a900:	c0 30       	breq	8000a906 <__sfp+0x42>
8000a902:	6e 07       	ld.w	r7,r7[0x0]
8000a904:	ce db       	rjmp	8000a8de <__sfp+0x1a>
8000a906:	30 c8       	mov	r8,12
8000a908:	8d 38       	st.w	r6[0xc],r8
8000a90a:	d8 22       	popm	r4-r7,pc
8000a90c:	30 08       	mov	r8,0
8000a90e:	f9 48 00 4c 	st.w	r12[76],r8
8000a912:	99 08       	st.w	r12[0x0],r8
8000a914:	99 28       	st.w	r12[0x8],r8
8000a916:	99 18       	st.w	r12[0x4],r8
8000a918:	99 48       	st.w	r12[0x10],r8
8000a91a:	99 58       	st.w	r12[0x14],r8
8000a91c:	99 68       	st.w	r12[0x18],r8
8000a91e:	99 d8       	st.w	r12[0x34],r8
8000a920:	99 e8       	st.w	r12[0x38],r8
8000a922:	f9 48 00 48 	st.w	r12[72],r8
8000a926:	3f f8       	mov	r8,-1
8000a928:	b8 78       	st.h	r12[0xe],r8
8000a92a:	30 18       	mov	r8,1
8000a92c:	b8 68       	st.h	r12[0xc],r8
8000a92e:	d8 22       	popm	r4-r7,pc

8000a930 <__sinit>:
8000a930:	d4 21       	pushm	r4-r7,lr
8000a932:	18 96       	mov	r6,r12
8000a934:	78 67       	ld.w	r7,r12[0x18]
8000a936:	58 07       	cp.w	r7,0
8000a938:	c4 91       	brne	8000a9ca <__sinit+0x9a>
8000a93a:	fe c8 00 aa 	sub	r8,pc,170
8000a93e:	30 15       	mov	r5,1
8000a940:	99 a8       	st.w	r12[0x28],r8
8000a942:	f9 47 00 d8 	st.w	r12[216],r7
8000a946:	f9 47 00 dc 	st.w	r12[220],r7
8000a94a:	f9 47 00 e0 	st.w	r12[224],r7
8000a94e:	99 65       	st.w	r12[0x18],r5
8000a950:	cb af       	rcall	8000a8c4 <__sfp>
8000a952:	8d 0c       	st.w	r6[0x0],r12
8000a954:	0c 9c       	mov	r12,r6
8000a956:	cb 7f       	rcall	8000a8c4 <__sfp>
8000a958:	8d 1c       	st.w	r6[0x4],r12
8000a95a:	0c 9c       	mov	r12,r6
8000a95c:	cb 4f       	rcall	8000a8c4 <__sfp>
8000a95e:	6c 09       	ld.w	r9,r6[0x0]
8000a960:	30 48       	mov	r8,4
8000a962:	93 07       	st.w	r9[0x0],r7
8000a964:	b2 68       	st.h	r9[0xc],r8
8000a966:	93 17       	st.w	r9[0x4],r7
8000a968:	93 27       	st.w	r9[0x8],r7
8000a96a:	6c 18       	ld.w	r8,r6[0x4]
8000a96c:	b2 77       	st.h	r9[0xe],r7
8000a96e:	93 47       	st.w	r9[0x10],r7
8000a970:	93 57       	st.w	r9[0x14],r7
8000a972:	93 67       	st.w	r9[0x18],r7
8000a974:	93 89       	st.w	r9[0x20],r9
8000a976:	91 07       	st.w	r8[0x0],r7
8000a978:	91 17       	st.w	r8[0x4],r7
8000a97a:	91 27       	st.w	r8[0x8],r7
8000a97c:	fe ce eb e4 	sub	lr,pc,-5148
8000a980:	fe cb ec 14 	sub	r11,pc,-5100
8000a984:	93 9e       	st.w	r9[0x24],lr
8000a986:	93 ab       	st.w	r9[0x28],r11
8000a988:	fe ca ec 3c 	sub	r10,pc,-5060
8000a98c:	fe c4 ec 48 	sub	r4,pc,-5048
8000a990:	93 ba       	st.w	r9[0x2c],r10
8000a992:	93 c4       	st.w	r9[0x30],r4
8000a994:	30 99       	mov	r9,9
8000a996:	b0 69       	st.h	r8[0xc],r9
8000a998:	b0 75       	st.h	r8[0xe],r5
8000a99a:	91 c4       	st.w	r8[0x30],r4
8000a99c:	91 47       	st.w	r8[0x10],r7
8000a99e:	91 57       	st.w	r8[0x14],r7
8000a9a0:	91 67       	st.w	r8[0x18],r7
8000a9a2:	91 88       	st.w	r8[0x20],r8
8000a9a4:	91 9e       	st.w	r8[0x24],lr
8000a9a6:	91 ab       	st.w	r8[0x28],r11
8000a9a8:	91 ba       	st.w	r8[0x2c],r10
8000a9aa:	8d 2c       	st.w	r6[0x8],r12
8000a9ac:	31 28       	mov	r8,18
8000a9ae:	99 07       	st.w	r12[0x0],r7
8000a9b0:	b8 68       	st.h	r12[0xc],r8
8000a9b2:	99 17       	st.w	r12[0x4],r7
8000a9b4:	99 27       	st.w	r12[0x8],r7
8000a9b6:	30 28       	mov	r8,2
8000a9b8:	b8 78       	st.h	r12[0xe],r8
8000a9ba:	99 c4       	st.w	r12[0x30],r4
8000a9bc:	99 67       	st.w	r12[0x18],r7
8000a9be:	99 9e       	st.w	r12[0x24],lr
8000a9c0:	99 ab       	st.w	r12[0x28],r11
8000a9c2:	99 ba       	st.w	r12[0x2c],r10
8000a9c4:	99 47       	st.w	r12[0x10],r7
8000a9c6:	99 57       	st.w	r12[0x14],r7
8000a9c8:	99 8c       	st.w	r12[0x20],r12
8000a9ca:	d8 22       	popm	r4-r7,pc

8000a9cc <_malloc_trim_r>:
8000a9cc:	d4 21       	pushm	r4-r7,lr
8000a9ce:	16 95       	mov	r5,r11
8000a9d0:	18 97       	mov	r7,r12
8000a9d2:	e0 a0 05 38 	rcall	8000b442 <__malloc_lock>
8000a9d6:	e0 64 00 fc 	mov	r4,252
8000a9da:	68 28       	ld.w	r8,r4[0x8]
8000a9dc:	70 16       	ld.w	r6,r8[0x4]
8000a9de:	e0 16 ff fc 	andl	r6,0xfffc
8000a9e2:	ec c8 ff 91 	sub	r8,r6,-111
8000a9e6:	f0 05 01 05 	sub	r5,r8,r5
8000a9ea:	e0 15 ff 80 	andl	r5,0xff80
8000a9ee:	ea c5 00 80 	sub	r5,r5,128
8000a9f2:	e0 45 00 7f 	cp.w	r5,127
8000a9f6:	e0 8a 00 25 	brle	8000aa40 <_malloc_trim_r+0x74>
8000a9fa:	30 0b       	mov	r11,0
8000a9fc:	0e 9c       	mov	r12,r7
8000a9fe:	e0 a0 09 93 	rcall	8000bd24 <_sbrk_r>
8000aa02:	68 28       	ld.w	r8,r4[0x8]
8000aa04:	0c 08       	add	r8,r6
8000aa06:	10 3c       	cp.w	r12,r8
8000aa08:	c1 c1       	brne	8000aa40 <_malloc_trim_r+0x74>
8000aa0a:	ea 0b 11 00 	rsub	r11,r5,0
8000aa0e:	0e 9c       	mov	r12,r7
8000aa10:	e0 a0 09 8a 	rcall	8000bd24 <_sbrk_r>
8000aa14:	5b fc       	cp.w	r12,-1
8000aa16:	c1 91       	brne	8000aa48 <_malloc_trim_r+0x7c>
8000aa18:	30 0b       	mov	r11,0
8000aa1a:	0e 9c       	mov	r12,r7
8000aa1c:	e0 a0 09 84 	rcall	8000bd24 <_sbrk_r>
8000aa20:	68 28       	ld.w	r8,r4[0x8]
8000aa22:	f8 08 01 09 	sub	r9,r12,r8
8000aa26:	58 f9       	cp.w	r9,15
8000aa28:	e0 8a 00 0c 	brle	8000aa40 <_malloc_trim_r+0x74>
8000aa2c:	a1 a9       	sbr	r9,0x0
8000aa2e:	91 19       	st.w	r8[0x4],r9
8000aa30:	e0 68 05 08 	mov	r8,1288
8000aa34:	70 09       	ld.w	r9,r8[0x0]
8000aa36:	e0 68 06 38 	mov	r8,1592
8000aa3a:	f8 09 01 09 	sub	r9,r12,r9
8000aa3e:	91 09       	st.w	r8[0x0],r9
8000aa40:	0e 9c       	mov	r12,r7
8000aa42:	e0 a0 05 01 	rcall	8000b444 <__malloc_unlock>
8000aa46:	d8 2a       	popm	r4-r7,pc,r12=0
8000aa48:	68 28       	ld.w	r8,r4[0x8]
8000aa4a:	0a 16       	sub	r6,r5
8000aa4c:	a1 a6       	sbr	r6,0x0
8000aa4e:	91 16       	st.w	r8[0x4],r6
8000aa50:	e0 68 06 38 	mov	r8,1592
8000aa54:	70 09       	ld.w	r9,r8[0x0]
8000aa56:	0a 19       	sub	r9,r5
8000aa58:	0e 9c       	mov	r12,r7
8000aa5a:	91 09       	st.w	r8[0x0],r9
8000aa5c:	e0 a0 04 f4 	rcall	8000b444 <__malloc_unlock>
8000aa60:	da 2a       	popm	r4-r7,pc,r12=1
8000aa62:	d7 03       	nop

8000aa64 <_free_r>:
8000aa64:	d4 21       	pushm	r4-r7,lr
8000aa66:	16 96       	mov	r6,r11
8000aa68:	18 97       	mov	r7,r12
8000aa6a:	58 0b       	cp.w	r11,0
8000aa6c:	e0 80 00 c0 	breq	8000abec <_free_r+0x188>
8000aa70:	e0 a0 04 e9 	rcall	8000b442 <__malloc_lock>
8000aa74:	20 86       	sub	r6,8
8000aa76:	e0 6a 00 fc 	mov	r10,252
8000aa7a:	6c 18       	ld.w	r8,r6[0x4]
8000aa7c:	74 2e       	ld.w	lr,r10[0x8]
8000aa7e:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
8000aa82:	a1 c8       	cbr	r8,0x0
8000aa84:	ec 08 00 09 	add	r9,r6,r8
8000aa88:	72 1b       	ld.w	r11,r9[0x4]
8000aa8a:	e0 1b ff fc 	andl	r11,0xfffc
8000aa8e:	1c 39       	cp.w	r9,lr
8000aa90:	c1 e1       	brne	8000aacc <_free_r+0x68>
8000aa92:	f6 08 00 08 	add	r8,r11,r8
8000aa96:	58 0c       	cp.w	r12,0
8000aa98:	c0 81       	brne	8000aaa8 <_free_r+0x44>
8000aa9a:	6c 09       	ld.w	r9,r6[0x0]
8000aa9c:	12 16       	sub	r6,r9
8000aa9e:	12 08       	add	r8,r9
8000aaa0:	6c 3b       	ld.w	r11,r6[0xc]
8000aaa2:	6c 29       	ld.w	r9,r6[0x8]
8000aaa4:	97 29       	st.w	r11[0x8],r9
8000aaa6:	93 3b       	st.w	r9[0xc],r11
8000aaa8:	10 99       	mov	r9,r8
8000aaaa:	95 26       	st.w	r10[0x8],r6
8000aaac:	a1 a9       	sbr	r9,0x0
8000aaae:	8d 19       	st.w	r6[0x4],r9
8000aab0:	e0 69 05 04 	mov	r9,1284
8000aab4:	72 09       	ld.w	r9,r9[0x0]
8000aab6:	12 38       	cp.w	r8,r9
8000aab8:	c0 63       	brcs	8000aac4 <_free_r+0x60>
8000aaba:	e0 68 06 34 	mov	r8,1588
8000aabe:	0e 9c       	mov	r12,r7
8000aac0:	70 0b       	ld.w	r11,r8[0x0]
8000aac2:	c8 5f       	rcall	8000a9cc <_malloc_trim_r>
8000aac4:	0e 9c       	mov	r12,r7
8000aac6:	e0 a0 04 bf 	rcall	8000b444 <__malloc_unlock>
8000aaca:	d8 22       	popm	r4-r7,pc
8000aacc:	93 1b       	st.w	r9[0x4],r11
8000aace:	58 0c       	cp.w	r12,0
8000aad0:	c0 30       	breq	8000aad6 <_free_r+0x72>
8000aad2:	30 0c       	mov	r12,0
8000aad4:	c1 08       	rjmp	8000aaf4 <_free_r+0x90>
8000aad6:	6c 0e       	ld.w	lr,r6[0x0]
8000aad8:	f4 c5 ff f8 	sub	r5,r10,-8
8000aadc:	1c 16       	sub	r6,lr
8000aade:	1c 08       	add	r8,lr
8000aae0:	6c 2e       	ld.w	lr,r6[0x8]
8000aae2:	0a 3e       	cp.w	lr,r5
8000aae4:	f9 bc 00 01 	moveq	r12,1
8000aae8:	ed f5 10 03 	ld.wne	r5,r6[0xc]
8000aaec:	eb fe 1a 02 	st.wne	r5[0x8],lr
8000aaf0:	fd f5 1a 03 	st.wne	lr[0xc],r5
8000aaf4:	f2 0b 00 0e 	add	lr,r9,r11
8000aaf8:	7c 1e       	ld.w	lr,lr[0x4]
8000aafa:	ed be 00 00 	bld	lr,0x0
8000aafe:	c1 40       	breq	8000ab26 <_free_r+0xc2>
8000ab00:	16 08       	add	r8,r11
8000ab02:	58 0c       	cp.w	r12,0
8000ab04:	c0 d1       	brne	8000ab1e <_free_r+0xba>
8000ab06:	e0 6e 00 fc 	mov	lr,252
8000ab0a:	72 2b       	ld.w	r11,r9[0x8]
8000ab0c:	2f 8e       	sub	lr,-8
8000ab0e:	1c 3b       	cp.w	r11,lr
8000ab10:	c0 71       	brne	8000ab1e <_free_r+0xba>
8000ab12:	97 36       	st.w	r11[0xc],r6
8000ab14:	97 26       	st.w	r11[0x8],r6
8000ab16:	8d 2b       	st.w	r6[0x8],r11
8000ab18:	8d 3b       	st.w	r6[0xc],r11
8000ab1a:	30 1c       	mov	r12,1
8000ab1c:	c0 58       	rjmp	8000ab26 <_free_r+0xc2>
8000ab1e:	72 2b       	ld.w	r11,r9[0x8]
8000ab20:	72 39       	ld.w	r9,r9[0xc]
8000ab22:	93 2b       	st.w	r9[0x8],r11
8000ab24:	97 39       	st.w	r11[0xc],r9
8000ab26:	10 99       	mov	r9,r8
8000ab28:	ec 08 09 08 	st.w	r6[r8],r8
8000ab2c:	a1 a9       	sbr	r9,0x0
8000ab2e:	8d 19       	st.w	r6[0x4],r9
8000ab30:	58 0c       	cp.w	r12,0
8000ab32:	c5 a1       	brne	8000abe6 <_free_r+0x182>
8000ab34:	e0 48 01 ff 	cp.w	r8,511
8000ab38:	e0 8b 00 13 	brhi	8000ab5e <_free_r+0xfa>
8000ab3c:	a3 98       	lsr	r8,0x3
8000ab3e:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000ab42:	72 2b       	ld.w	r11,r9[0x8]
8000ab44:	8d 39       	st.w	r6[0xc],r9
8000ab46:	8d 2b       	st.w	r6[0x8],r11
8000ab48:	97 36       	st.w	r11[0xc],r6
8000ab4a:	93 26       	st.w	r9[0x8],r6
8000ab4c:	a3 48       	asr	r8,0x2
8000ab4e:	74 19       	ld.w	r9,r10[0x4]
8000ab50:	30 1b       	mov	r11,1
8000ab52:	f6 08 09 48 	lsl	r8,r11,r8
8000ab56:	f3 e8 10 08 	or	r8,r9,r8
8000ab5a:	95 18       	st.w	r10[0x4],r8
8000ab5c:	c4 58       	rjmp	8000abe6 <_free_r+0x182>
8000ab5e:	f0 0b 16 09 	lsr	r11,r8,0x9
8000ab62:	58 4b       	cp.w	r11,4
8000ab64:	e0 8b 00 06 	brhi	8000ab70 <_free_r+0x10c>
8000ab68:	f0 0b 16 06 	lsr	r11,r8,0x6
8000ab6c:	2c 8b       	sub	r11,-56
8000ab6e:	c2 08       	rjmp	8000abae <_free_r+0x14a>
8000ab70:	59 4b       	cp.w	r11,20
8000ab72:	e0 8b 00 04 	brhi	8000ab7a <_free_r+0x116>
8000ab76:	2a 5b       	sub	r11,-91
8000ab78:	c1 b8       	rjmp	8000abae <_free_r+0x14a>
8000ab7a:	e0 4b 00 54 	cp.w	r11,84
8000ab7e:	e0 8b 00 06 	brhi	8000ab8a <_free_r+0x126>
8000ab82:	f0 0b 16 0c 	lsr	r11,r8,0xc
8000ab86:	29 2b       	sub	r11,-110
8000ab88:	c1 38       	rjmp	8000abae <_free_r+0x14a>
8000ab8a:	e0 4b 01 54 	cp.w	r11,340
8000ab8e:	e0 8b 00 06 	brhi	8000ab9a <_free_r+0x136>
8000ab92:	f0 0b 16 0f 	lsr	r11,r8,0xf
8000ab96:	28 9b       	sub	r11,-119
8000ab98:	c0 b8       	rjmp	8000abae <_free_r+0x14a>
8000ab9a:	e0 4b 05 54 	cp.w	r11,1364
8000ab9e:	e0 88 00 05 	brls	8000aba8 <_free_r+0x144>
8000aba2:	37 eb       	mov	r11,126
8000aba4:	c0 58       	rjmp	8000abae <_free_r+0x14a>
8000aba6:	d7 03       	nop
8000aba8:	f0 0b 16 12 	lsr	r11,r8,0x12
8000abac:	28 4b       	sub	r11,-124
8000abae:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000abb2:	78 29       	ld.w	r9,r12[0x8]
8000abb4:	18 39       	cp.w	r9,r12
8000abb6:	c0 e1       	brne	8000abd2 <_free_r+0x16e>
8000abb8:	74 18       	ld.w	r8,r10[0x4]
8000abba:	a3 4b       	asr	r11,0x2
8000abbc:	30 1c       	mov	r12,1
8000abbe:	f8 0b 09 4b 	lsl	r11,r12,r11
8000abc2:	f1 eb 10 0b 	or	r11,r8,r11
8000abc6:	12 98       	mov	r8,r9
8000abc8:	95 1b       	st.w	r10[0x4],r11
8000abca:	c0 a8       	rjmp	8000abde <_free_r+0x17a>
8000abcc:	72 29       	ld.w	r9,r9[0x8]
8000abce:	18 39       	cp.w	r9,r12
8000abd0:	c0 60       	breq	8000abdc <_free_r+0x178>
8000abd2:	72 1a       	ld.w	r10,r9[0x4]
8000abd4:	e0 1a ff fc 	andl	r10,0xfffc
8000abd8:	14 38       	cp.w	r8,r10
8000abda:	cf 93       	brcs	8000abcc <_free_r+0x168>
8000abdc:	72 38       	ld.w	r8,r9[0xc]
8000abde:	8d 38       	st.w	r6[0xc],r8
8000abe0:	8d 29       	st.w	r6[0x8],r9
8000abe2:	93 36       	st.w	r9[0xc],r6
8000abe4:	91 26       	st.w	r8[0x8],r6
8000abe6:	0e 9c       	mov	r12,r7
8000abe8:	e0 a0 04 2e 	rcall	8000b444 <__malloc_unlock>
8000abec:	d8 22       	popm	r4-r7,pc
8000abee:	d7 03       	nop

8000abf0 <__sfvwrite_r>:
8000abf0:	d4 31       	pushm	r0-r7,lr
8000abf2:	20 3d       	sub	sp,12
8000abf4:	14 94       	mov	r4,r10
8000abf6:	18 95       	mov	r5,r12
8000abf8:	16 97       	mov	r7,r11
8000abfa:	74 28       	ld.w	r8,r10[0x8]
8000abfc:	58 08       	cp.w	r8,0
8000abfe:	e0 80 01 45 	breq	8000ae88 <__sfvwrite_r+0x298>
8000ac02:	96 68       	ld.sh	r8,r11[0xc]
8000ac04:	ed b8 00 03 	bld	r8,0x3
8000ac08:	c0 41       	brne	8000ac10 <__sfvwrite_r+0x20>
8000ac0a:	76 48       	ld.w	r8,r11[0x10]
8000ac0c:	58 08       	cp.w	r8,0
8000ac0e:	c0 c1       	brne	8000ac26 <__sfvwrite_r+0x36>
8000ac10:	0e 9b       	mov	r11,r7
8000ac12:	0a 9c       	mov	r12,r5
8000ac14:	fe b0 f6 ca 	rcall	800099a8 <__swsetup_r>
8000ac18:	c0 70       	breq	8000ac26 <__sfvwrite_r+0x36>
8000ac1a:	8e 68       	ld.sh	r8,r7[0xc]
8000ac1c:	a7 a8       	sbr	r8,0x6
8000ac1e:	ae 68       	st.h	r7[0xc],r8
8000ac20:	30 98       	mov	r8,9
8000ac22:	8b 38       	st.w	r5[0xc],r8
8000ac24:	c3 09       	rjmp	8000ae84 <__sfvwrite_r+0x294>
8000ac26:	8e 63       	ld.sh	r3,r7[0xc]
8000ac28:	68 00       	ld.w	r0,r4[0x0]
8000ac2a:	06 96       	mov	r6,r3
8000ac2c:	e2 16 00 02 	andl	r6,0x2,COH
8000ac30:	c2 10       	breq	8000ac72 <__sfvwrite_r+0x82>
8000ac32:	30 03       	mov	r3,0
8000ac34:	e0 62 04 00 	mov	r2,1024
8000ac38:	06 96       	mov	r6,r3
8000ac3a:	c0 48       	rjmp	8000ac42 <__sfvwrite_r+0x52>
8000ac3c:	60 03       	ld.w	r3,r0[0x0]
8000ac3e:	60 16       	ld.w	r6,r0[0x4]
8000ac40:	2f 80       	sub	r0,-8
8000ac42:	58 06       	cp.w	r6,0
8000ac44:	cf c0       	breq	8000ac3c <__sfvwrite_r+0x4c>
8000ac46:	e0 46 04 00 	cp.w	r6,1024
8000ac4a:	ec 09 17 80 	movls	r9,r6
8000ac4e:	e4 09 17 b0 	movhi	r9,r2
8000ac52:	06 9a       	mov	r10,r3
8000ac54:	6e a8       	ld.w	r8,r7[0x28]
8000ac56:	6e 8b       	ld.w	r11,r7[0x20]
8000ac58:	0a 9c       	mov	r12,r5
8000ac5a:	5d 18       	icall	r8
8000ac5c:	18 16       	sub	r6,r12
8000ac5e:	58 0c       	cp.w	r12,0
8000ac60:	e0 8a 01 0f 	brle	8000ae7e <__sfvwrite_r+0x28e>
8000ac64:	68 28       	ld.w	r8,r4[0x8]
8000ac66:	18 18       	sub	r8,r12
8000ac68:	89 28       	st.w	r4[0x8],r8
8000ac6a:	e0 80 01 0f 	breq	8000ae88 <__sfvwrite_r+0x298>
8000ac6e:	18 03       	add	r3,r12
8000ac70:	ce 9b       	rjmp	8000ac42 <__sfvwrite_r+0x52>
8000ac72:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
8000ac76:	c0 70       	breq	8000ac84 <__sfvwrite_r+0x94>
8000ac78:	50 06       	stdsp	sp[0x0],r6
8000ac7a:	0c 93       	mov	r3,r6
8000ac7c:	0c 91       	mov	r1,r6
8000ac7e:	50 15       	stdsp	sp[0x4],r5
8000ac80:	08 92       	mov	r2,r4
8000ac82:	c9 e8       	rjmp	8000adbe <__sfvwrite_r+0x1ce>
8000ac84:	06 96       	mov	r6,r3
8000ac86:	08 91       	mov	r1,r4
8000ac88:	c0 48       	rjmp	8000ac90 <__sfvwrite_r+0xa0>
8000ac8a:	60 03       	ld.w	r3,r0[0x0]
8000ac8c:	60 16       	ld.w	r6,r0[0x4]
8000ac8e:	2f 80       	sub	r0,-8
8000ac90:	58 06       	cp.w	r6,0
8000ac92:	cf c0       	breq	8000ac8a <__sfvwrite_r+0x9a>
8000ac94:	8e 68       	ld.sh	r8,r7[0xc]
8000ac96:	6e 24       	ld.w	r4,r7[0x8]
8000ac98:	10 99       	mov	r9,r8
8000ac9a:	e2 19 02 00 	andl	r9,0x200,COH
8000ac9e:	c5 50       	breq	8000ad48 <__sfvwrite_r+0x158>
8000aca0:	08 36       	cp.w	r6,r4
8000aca2:	c4 33       	brcs	8000ad28 <__sfvwrite_r+0x138>
8000aca4:	10 99       	mov	r9,r8
8000aca6:	e2 19 04 80 	andl	r9,0x480,COH
8000acaa:	c3 f0       	breq	8000ad28 <__sfvwrite_r+0x138>
8000acac:	6e 4b       	ld.w	r11,r7[0x10]
8000acae:	6e 09       	ld.w	r9,r7[0x0]
8000acb0:	16 19       	sub	r9,r11
8000acb2:	50 09       	stdsp	sp[0x0],r9
8000acb4:	6e 59       	ld.w	r9,r7[0x14]
8000acb6:	10 9c       	mov	r12,r8
8000acb8:	f2 09 00 1a 	add	r10,r9,r9<<0x1
8000acbc:	30 28       	mov	r8,2
8000acbe:	f4 08 0c 08 	divs	r8,r10,r8
8000acc2:	fa e9 00 04 	st.d	sp[4],r8
8000acc6:	10 94       	mov	r4,r8
8000acc8:	40 09       	lddsp	r9,sp[0x0]
8000acca:	e2 1c 04 00 	andl	r12,0x400,COH
8000acce:	2f f9       	sub	r9,-1
8000acd0:	0c 09       	add	r9,r6
8000acd2:	12 38       	cp.w	r8,r9
8000acd4:	f2 04 17 30 	movlo	r4,r9
8000acd8:	58 0c       	cp.w	r12,0
8000acda:	c1 00       	breq	8000acfa <__sfvwrite_r+0x10a>
8000acdc:	08 9b       	mov	r11,r4
8000acde:	0a 9c       	mov	r12,r5
8000ace0:	c6 8d       	rcall	8000afb0 <_malloc_r>
8000ace2:	18 92       	mov	r2,r12
8000ace4:	c1 40       	breq	8000ad0c <__sfvwrite_r+0x11c>
8000ace6:	40 0a       	lddsp	r10,sp[0x0]
8000ace8:	6e 4b       	ld.w	r11,r7[0x10]
8000acea:	fe b0 e4 7d 	rcall	800075e4 <memcpy>
8000acee:	8e 68       	ld.sh	r8,r7[0xc]
8000acf0:	e0 18 fb 7f 	andl	r8,0xfb7f
8000acf4:	a7 b8       	sbr	r8,0x7
8000acf6:	ae 68       	st.h	r7[0xc],r8
8000acf8:	c0 d8       	rjmp	8000ad12 <__sfvwrite_r+0x122>
8000acfa:	08 9a       	mov	r10,r4
8000acfc:	0a 9c       	mov	r12,r5
8000acfe:	e0 a0 06 8f 	rcall	8000ba1c <_realloc_r>
8000ad02:	18 92       	mov	r2,r12
8000ad04:	c0 71       	brne	8000ad12 <__sfvwrite_r+0x122>
8000ad06:	6e 4b       	ld.w	r11,r7[0x10]
8000ad08:	0a 9c       	mov	r12,r5
8000ad0a:	ca de       	rcall	8000aa64 <_free_r>
8000ad0c:	30 c8       	mov	r8,12
8000ad0e:	8b 38       	st.w	r5[0xc],r8
8000ad10:	cb 78       	rjmp	8000ae7e <__sfvwrite_r+0x28e>
8000ad12:	40 0a       	lddsp	r10,sp[0x0]
8000ad14:	40 09       	lddsp	r9,sp[0x0]
8000ad16:	e8 0a 01 0a 	sub	r10,r4,r10
8000ad1a:	e4 09 00 08 	add	r8,r2,r9
8000ad1e:	8f 54       	st.w	r7[0x14],r4
8000ad20:	8f 2a       	st.w	r7[0x8],r10
8000ad22:	8f 08       	st.w	r7[0x0],r8
8000ad24:	8f 42       	st.w	r7[0x10],r2
8000ad26:	0c 94       	mov	r4,r6
8000ad28:	08 36       	cp.w	r6,r4
8000ad2a:	ec 04 17 30 	movlo	r4,r6
8000ad2e:	06 9b       	mov	r11,r3
8000ad30:	08 9a       	mov	r10,r4
8000ad32:	6e 0c       	ld.w	r12,r7[0x0]
8000ad34:	e0 a0 03 61 	rcall	8000b3f6 <memmove>
8000ad38:	6e 08       	ld.w	r8,r7[0x0]
8000ad3a:	08 08       	add	r8,r4
8000ad3c:	8f 08       	st.w	r7[0x0],r8
8000ad3e:	6e 28       	ld.w	r8,r7[0x8]
8000ad40:	08 18       	sub	r8,r4
8000ad42:	0c 94       	mov	r4,r6
8000ad44:	8f 28       	st.w	r7[0x8],r8
8000ad46:	c3 08       	rjmp	8000ada6 <__sfvwrite_r+0x1b6>
8000ad48:	08 36       	cp.w	r6,r4
8000ad4a:	5f ba       	srhi	r10
8000ad4c:	6e 0c       	ld.w	r12,r7[0x0]
8000ad4e:	6e 48       	ld.w	r8,r7[0x10]
8000ad50:	10 3c       	cp.w	r12,r8
8000ad52:	5f b8       	srhi	r8
8000ad54:	f5 e8 00 08 	and	r8,r10,r8
8000ad58:	f2 08 18 00 	cp.b	r8,r9
8000ad5c:	c0 e0       	breq	8000ad78 <__sfvwrite_r+0x188>
8000ad5e:	06 9b       	mov	r11,r3
8000ad60:	08 9a       	mov	r10,r4
8000ad62:	e0 a0 03 4a 	rcall	8000b3f6 <memmove>
8000ad66:	6e 08       	ld.w	r8,r7[0x0]
8000ad68:	08 08       	add	r8,r4
8000ad6a:	0e 9b       	mov	r11,r7
8000ad6c:	8f 08       	st.w	r7[0x0],r8
8000ad6e:	0a 9c       	mov	r12,r5
8000ad70:	fe b0 fd 08 	rcall	8000a780 <_fflush_r>
8000ad74:	c1 90       	breq	8000ada6 <__sfvwrite_r+0x1b6>
8000ad76:	c8 48       	rjmp	8000ae7e <__sfvwrite_r+0x28e>
8000ad78:	6e 59       	ld.w	r9,r7[0x14]
8000ad7a:	12 36       	cp.w	r6,r9
8000ad7c:	c0 a3       	brcs	8000ad90 <__sfvwrite_r+0x1a0>
8000ad7e:	6e a8       	ld.w	r8,r7[0x28]
8000ad80:	06 9a       	mov	r10,r3
8000ad82:	6e 8b       	ld.w	r11,r7[0x20]
8000ad84:	0a 9c       	mov	r12,r5
8000ad86:	5d 18       	icall	r8
8000ad88:	18 94       	mov	r4,r12
8000ad8a:	e0 89 00 0e 	brgt	8000ada6 <__sfvwrite_r+0x1b6>
8000ad8e:	c7 88       	rjmp	8000ae7e <__sfvwrite_r+0x28e>
8000ad90:	0c 9a       	mov	r10,r6
8000ad92:	06 9b       	mov	r11,r3
8000ad94:	e0 a0 03 31 	rcall	8000b3f6 <memmove>
8000ad98:	6e 08       	ld.w	r8,r7[0x0]
8000ad9a:	0c 08       	add	r8,r6
8000ad9c:	0c 94       	mov	r4,r6
8000ad9e:	8f 08       	st.w	r7[0x0],r8
8000ada0:	6e 28       	ld.w	r8,r7[0x8]
8000ada2:	0c 18       	sub	r8,r6
8000ada4:	8f 28       	st.w	r7[0x8],r8
8000ada6:	62 28       	ld.w	r8,r1[0x8]
8000ada8:	08 18       	sub	r8,r4
8000adaa:	83 28       	st.w	r1[0x8],r8
8000adac:	c6 e0       	breq	8000ae88 <__sfvwrite_r+0x298>
8000adae:	08 16       	sub	r6,r4
8000adb0:	08 03       	add	r3,r4
8000adb2:	c6 fb       	rjmp	8000ac90 <__sfvwrite_r+0xa0>
8000adb4:	60 03       	ld.w	r3,r0[0x0]
8000adb6:	60 11       	ld.w	r1,r0[0x4]
8000adb8:	30 08       	mov	r8,0
8000adba:	2f 80       	sub	r0,-8
8000adbc:	50 08       	stdsp	sp[0x0],r8
8000adbe:	58 01       	cp.w	r1,0
8000adc0:	cf a0       	breq	8000adb4 <__sfvwrite_r+0x1c4>
8000adc2:	40 0a       	lddsp	r10,sp[0x0]
8000adc4:	58 0a       	cp.w	r10,0
8000adc6:	c1 51       	brne	8000adf0 <__sfvwrite_r+0x200>
8000adc8:	e2 c6 ff ff 	sub	r6,r1,-1
8000adcc:	02 9a       	mov	r10,r1
8000adce:	30 ab       	mov	r11,10
8000add0:	06 9c       	mov	r12,r3
8000add2:	e0 a0 03 07 	rcall	8000b3e0 <memchr>
8000add6:	f8 c8 ff ff 	sub	r8,r12,-1
8000adda:	58 0c       	cp.w	r12,0
8000addc:	f1 d3 e1 16 	subne	r6,r8,r3
8000ade0:	f9 b9 01 01 	movne	r9,1
8000ade4:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000ade8:	f9 b8 00 01 	moveq	r8,1
8000adec:	fb f8 0a 00 	st.weq	sp[0x0],r8
8000adf0:	02 36       	cp.w	r6,r1
8000adf2:	ec 04 17 80 	movls	r4,r6
8000adf6:	e2 04 17 b0 	movhi	r4,r1
8000adfa:	6e 59       	ld.w	r9,r7[0x14]
8000adfc:	6e 25       	ld.w	r5,r7[0x8]
8000adfe:	f2 05 00 05 	add	r5,r9,r5
8000ae02:	0a 34       	cp.w	r4,r5
8000ae04:	5f 9a       	srgt	r10
8000ae06:	6e 0c       	ld.w	r12,r7[0x0]
8000ae08:	6e 48       	ld.w	r8,r7[0x10]
8000ae0a:	10 3c       	cp.w	r12,r8
8000ae0c:	5f b8       	srhi	r8
8000ae0e:	f5 e8 00 08 	and	r8,r10,r8
8000ae12:	30 0a       	mov	r10,0
8000ae14:	f4 08 18 00 	cp.b	r8,r10
8000ae18:	c0 e0       	breq	8000ae34 <__sfvwrite_r+0x244>
8000ae1a:	06 9b       	mov	r11,r3
8000ae1c:	0a 9a       	mov	r10,r5
8000ae1e:	e0 a0 02 ec 	rcall	8000b3f6 <memmove>
8000ae22:	6e 08       	ld.w	r8,r7[0x0]
8000ae24:	0a 08       	add	r8,r5
8000ae26:	0e 9b       	mov	r11,r7
8000ae28:	8f 08       	st.w	r7[0x0],r8
8000ae2a:	40 1c       	lddsp	r12,sp[0x4]
8000ae2c:	fe b0 fc aa 	rcall	8000a780 <_fflush_r>
8000ae30:	c1 80       	breq	8000ae60 <__sfvwrite_r+0x270>
8000ae32:	c2 68       	rjmp	8000ae7e <__sfvwrite_r+0x28e>
8000ae34:	12 34       	cp.w	r4,r9
8000ae36:	c0 a5       	brlt	8000ae4a <__sfvwrite_r+0x25a>
8000ae38:	6e a8       	ld.w	r8,r7[0x28]
8000ae3a:	06 9a       	mov	r10,r3
8000ae3c:	6e 8b       	ld.w	r11,r7[0x20]
8000ae3e:	40 1c       	lddsp	r12,sp[0x4]
8000ae40:	5d 18       	icall	r8
8000ae42:	18 95       	mov	r5,r12
8000ae44:	e0 89 00 0e 	brgt	8000ae60 <__sfvwrite_r+0x270>
8000ae48:	c1 b8       	rjmp	8000ae7e <__sfvwrite_r+0x28e>
8000ae4a:	08 9a       	mov	r10,r4
8000ae4c:	06 9b       	mov	r11,r3
8000ae4e:	e0 a0 02 d4 	rcall	8000b3f6 <memmove>
8000ae52:	6e 08       	ld.w	r8,r7[0x0]
8000ae54:	08 08       	add	r8,r4
8000ae56:	08 95       	mov	r5,r4
8000ae58:	8f 08       	st.w	r7[0x0],r8
8000ae5a:	6e 28       	ld.w	r8,r7[0x8]
8000ae5c:	08 18       	sub	r8,r4
8000ae5e:	8f 28       	st.w	r7[0x8],r8
8000ae60:	0a 16       	sub	r6,r5
8000ae62:	c0 71       	brne	8000ae70 <__sfvwrite_r+0x280>
8000ae64:	0e 9b       	mov	r11,r7
8000ae66:	40 1c       	lddsp	r12,sp[0x4]
8000ae68:	fe b0 fc 8c 	rcall	8000a780 <_fflush_r>
8000ae6c:	c0 91       	brne	8000ae7e <__sfvwrite_r+0x28e>
8000ae6e:	50 06       	stdsp	sp[0x0],r6
8000ae70:	64 28       	ld.w	r8,r2[0x8]
8000ae72:	0a 18       	sub	r8,r5
8000ae74:	85 28       	st.w	r2[0x8],r8
8000ae76:	c0 90       	breq	8000ae88 <__sfvwrite_r+0x298>
8000ae78:	0a 11       	sub	r1,r5
8000ae7a:	0a 03       	add	r3,r5
8000ae7c:	ca 1b       	rjmp	8000adbe <__sfvwrite_r+0x1ce>
8000ae7e:	8e 68       	ld.sh	r8,r7[0xc]
8000ae80:	a7 a8       	sbr	r8,0x6
8000ae82:	ae 68       	st.h	r7[0xc],r8
8000ae84:	3f fc       	mov	r12,-1
8000ae86:	c0 28       	rjmp	8000ae8a <__sfvwrite_r+0x29a>
8000ae88:	30 0c       	mov	r12,0
8000ae8a:	2f dd       	sub	sp,-12
8000ae8c:	d8 32       	popm	r0-r7,pc
8000ae8e:	d7 03       	nop

8000ae90 <_fwalk>:
8000ae90:	d4 31       	pushm	r0-r7,lr
8000ae92:	30 05       	mov	r5,0
8000ae94:	16 91       	mov	r1,r11
8000ae96:	f8 c7 ff 28 	sub	r7,r12,-216
8000ae9a:	0a 92       	mov	r2,r5
8000ae9c:	fe b0 fc f8 	rcall	8000a88c <__sfp_lock_acquire>
8000aea0:	3f f3       	mov	r3,-1
8000aea2:	c1 68       	rjmp	8000aece <_fwalk+0x3e>
8000aea4:	6e 26       	ld.w	r6,r7[0x8]
8000aea6:	6e 14       	ld.w	r4,r7[0x4]
8000aea8:	2f 46       	sub	r6,-12
8000aeaa:	c0 c8       	rjmp	8000aec2 <_fwalk+0x32>
8000aeac:	8c 08       	ld.sh	r8,r6[0x0]
8000aeae:	e4 08 19 00 	cp.h	r8,r2
8000aeb2:	c0 70       	breq	8000aec0 <_fwalk+0x30>
8000aeb4:	8c 18       	ld.sh	r8,r6[0x2]
8000aeb6:	e6 08 19 00 	cp.h	r8,r3
8000aeba:	c0 30       	breq	8000aec0 <_fwalk+0x30>
8000aebc:	5d 11       	icall	r1
8000aebe:	18 45       	or	r5,r12
8000aec0:	2a 46       	sub	r6,-92
8000aec2:	20 14       	sub	r4,1
8000aec4:	ec cc 00 0c 	sub	r12,r6,12
8000aec8:	58 04       	cp.w	r4,0
8000aeca:	cf 14       	brge	8000aeac <_fwalk+0x1c>
8000aecc:	6e 07       	ld.w	r7,r7[0x0]
8000aece:	58 07       	cp.w	r7,0
8000aed0:	ce a1       	brne	8000aea4 <_fwalk+0x14>
8000aed2:	fe b0 fc de 	rcall	8000a88e <__sfp_lock_release>
8000aed6:	0a 9c       	mov	r12,r5
8000aed8:	d8 32       	popm	r0-r7,pc
8000aeda:	d7 03       	nop

8000aedc <_localeconv_r>:
8000aedc:	fe cc d9 68 	sub	r12,pc,-9880
8000aee0:	5e fc       	retal	r12
8000aee2:	d7 03       	nop

8000aee4 <__smakebuf_r>:
8000aee4:	d4 21       	pushm	r4-r7,lr
8000aee6:	20 fd       	sub	sp,60
8000aee8:	96 68       	ld.sh	r8,r11[0xc]
8000aeea:	16 97       	mov	r7,r11
8000aeec:	18 96       	mov	r6,r12
8000aeee:	e2 18 00 02 	andl	r8,0x2,COH
8000aef2:	c3 c1       	brne	8000af6a <__smakebuf_r+0x86>
8000aef4:	96 7b       	ld.sh	r11,r11[0xe]
8000aef6:	f0 0b 19 00 	cp.h	r11,r8
8000aefa:	c0 55       	brlt	8000af04 <__smakebuf_r+0x20>
8000aefc:	1a 9a       	mov	r10,sp
8000aefe:	e0 a0 08 9d 	rcall	8000c038 <_fstat_r>
8000af02:	c0 f4       	brge	8000af20 <__smakebuf_r+0x3c>
8000af04:	8e 65       	ld.sh	r5,r7[0xc]
8000af06:	0a 98       	mov	r8,r5
8000af08:	ab b8       	sbr	r8,0xb
8000af0a:	e2 15 00 80 	andl	r5,0x80,COH
8000af0e:	ae 68       	st.h	r7[0xc],r8
8000af10:	30 04       	mov	r4,0
8000af12:	e0 68 04 00 	mov	r8,1024
8000af16:	f9 b5 01 40 	movne	r5,64
8000af1a:	f0 05 17 00 	moveq	r5,r8
8000af1e:	c1 c8       	rjmp	8000af56 <__smakebuf_r+0x72>
8000af20:	40 18       	lddsp	r8,sp[0x4]
8000af22:	e2 18 f0 00 	andl	r8,0xf000,COH
8000af26:	e0 48 20 00 	cp.w	r8,8192
8000af2a:	5f 04       	sreq	r4
8000af2c:	e0 48 80 00 	cp.w	r8,32768
8000af30:	c0 e1       	brne	8000af4c <__smakebuf_r+0x68>
8000af32:	6e b9       	ld.w	r9,r7[0x2c]
8000af34:	fe c8 f1 e8 	sub	r8,pc,-3608
8000af38:	10 39       	cp.w	r9,r8
8000af3a:	c0 91       	brne	8000af4c <__smakebuf_r+0x68>
8000af3c:	8e 68       	ld.sh	r8,r7[0xc]
8000af3e:	e0 65 04 00 	mov	r5,1024
8000af42:	ab a8       	sbr	r8,0xa
8000af44:	ef 45 00 50 	st.w	r7[80],r5
8000af48:	ae 68       	st.h	r7[0xc],r8
8000af4a:	c0 68       	rjmp	8000af56 <__smakebuf_r+0x72>
8000af4c:	8e 68       	ld.sh	r8,r7[0xc]
8000af4e:	e0 65 04 00 	mov	r5,1024
8000af52:	ab b8       	sbr	r8,0xb
8000af54:	ae 68       	st.h	r7[0xc],r8
8000af56:	0a 9b       	mov	r11,r5
8000af58:	0c 9c       	mov	r12,r6
8000af5a:	c2 bc       	rcall	8000afb0 <_malloc_r>
8000af5c:	8e 68       	ld.sh	r8,r7[0xc]
8000af5e:	c0 d1       	brne	8000af78 <__smakebuf_r+0x94>
8000af60:	ed b8 00 09 	bld	r8,0x9
8000af64:	c1 b0       	breq	8000af9a <__smakebuf_r+0xb6>
8000af66:	a1 b8       	sbr	r8,0x1
8000af68:	ae 68       	st.h	r7[0xc],r8
8000af6a:	ee c8 ff b9 	sub	r8,r7,-71
8000af6e:	8f 48       	st.w	r7[0x10],r8
8000af70:	8f 08       	st.w	r7[0x0],r8
8000af72:	30 18       	mov	r8,1
8000af74:	8f 58       	st.w	r7[0x14],r8
8000af76:	c1 28       	rjmp	8000af9a <__smakebuf_r+0xb6>
8000af78:	a7 b8       	sbr	r8,0x7
8000af7a:	8f 4c       	st.w	r7[0x10],r12
8000af7c:	ae 68       	st.h	r7[0xc],r8
8000af7e:	8f 55       	st.w	r7[0x14],r5
8000af80:	fe c8 06 f0 	sub	r8,pc,1776
8000af84:	8f 0c       	st.w	r7[0x0],r12
8000af86:	8d a8       	st.w	r6[0x28],r8
8000af88:	58 04       	cp.w	r4,0
8000af8a:	c0 80       	breq	8000af9a <__smakebuf_r+0xb6>
8000af8c:	8e 7c       	ld.sh	r12,r7[0xe]
8000af8e:	e0 a0 07 47 	rcall	8000be1c <isatty>
8000af92:	c0 40       	breq	8000af9a <__smakebuf_r+0xb6>
8000af94:	8e 68       	ld.sh	r8,r7[0xc]
8000af96:	a1 a8       	sbr	r8,0x0
8000af98:	ae 68       	st.h	r7[0xc],r8
8000af9a:	2f 1d       	sub	sp,-60
8000af9c:	d8 22       	popm	r4-r7,pc
8000af9e:	d7 03       	nop

8000afa0 <malloc>:
8000afa0:	d4 01       	pushm	lr
8000afa2:	e0 68 00 f8 	mov	r8,248
8000afa6:	18 9b       	mov	r11,r12
8000afa8:	70 0c       	ld.w	r12,r8[0x0]
8000afaa:	c0 3c       	rcall	8000afb0 <_malloc_r>
8000afac:	d8 02       	popm	pc
8000afae:	d7 03       	nop

8000afb0 <_malloc_r>:
8000afb0:	d4 31       	pushm	r0-r7,lr
8000afb2:	f6 c8 ff f5 	sub	r8,r11,-11
8000afb6:	18 95       	mov	r5,r12
8000afb8:	10 97       	mov	r7,r8
8000afba:	e0 17 ff f8 	andl	r7,0xfff8
8000afbe:	59 68       	cp.w	r8,22
8000afc0:	f9 b7 08 10 	movls	r7,16
8000afc4:	16 37       	cp.w	r7,r11
8000afc6:	5f 38       	srlo	r8
8000afc8:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
8000afcc:	c0 50       	breq	8000afd6 <_malloc_r+0x26>
8000afce:	30 c8       	mov	r8,12
8000afd0:	99 38       	st.w	r12[0xc],r8
8000afd2:	e0 8f 01 f7 	bral	8000b3c0 <_malloc_r+0x410>
8000afd6:	e0 a0 02 36 	rcall	8000b442 <__malloc_lock>
8000afda:	e0 47 01 f7 	cp.w	r7,503
8000afde:	e0 8b 00 1d 	brhi	8000b018 <_malloc_r+0x68>
8000afe2:	ee 03 16 03 	lsr	r3,r7,0x3
8000afe6:	e0 68 00 fc 	mov	r8,252
8000afea:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000afee:	70 36       	ld.w	r6,r8[0xc]
8000aff0:	10 36       	cp.w	r6,r8
8000aff2:	c0 61       	brne	8000affe <_malloc_r+0x4e>
8000aff4:	ec c8 ff f8 	sub	r8,r6,-8
8000aff8:	70 36       	ld.w	r6,r8[0xc]
8000affa:	10 36       	cp.w	r6,r8
8000affc:	c0 c0       	breq	8000b014 <_malloc_r+0x64>
8000affe:	6c 18       	ld.w	r8,r6[0x4]
8000b000:	e0 18 ff fc 	andl	r8,0xfffc
8000b004:	6c 3a       	ld.w	r10,r6[0xc]
8000b006:	ec 08 00 09 	add	r9,r6,r8
8000b00a:	0a 9c       	mov	r12,r5
8000b00c:	6c 28       	ld.w	r8,r6[0x8]
8000b00e:	95 28       	st.w	r10[0x8],r8
8000b010:	91 3a       	st.w	r8[0xc],r10
8000b012:	c4 78       	rjmp	8000b0a0 <_malloc_r+0xf0>
8000b014:	2f e3       	sub	r3,-2
8000b016:	c4 d8       	rjmp	8000b0b0 <_malloc_r+0x100>
8000b018:	ee 03 16 09 	lsr	r3,r7,0x9
8000b01c:	c0 41       	brne	8000b024 <_malloc_r+0x74>
8000b01e:	ee 03 16 03 	lsr	r3,r7,0x3
8000b022:	c2 68       	rjmp	8000b06e <_malloc_r+0xbe>
8000b024:	58 43       	cp.w	r3,4
8000b026:	e0 8b 00 06 	brhi	8000b032 <_malloc_r+0x82>
8000b02a:	ee 03 16 06 	lsr	r3,r7,0x6
8000b02e:	2c 83       	sub	r3,-56
8000b030:	c1 f8       	rjmp	8000b06e <_malloc_r+0xbe>
8000b032:	59 43       	cp.w	r3,20
8000b034:	e0 8b 00 04 	brhi	8000b03c <_malloc_r+0x8c>
8000b038:	2a 53       	sub	r3,-91
8000b03a:	c1 a8       	rjmp	8000b06e <_malloc_r+0xbe>
8000b03c:	e0 43 00 54 	cp.w	r3,84
8000b040:	e0 8b 00 06 	brhi	8000b04c <_malloc_r+0x9c>
8000b044:	ee 03 16 0c 	lsr	r3,r7,0xc
8000b048:	29 23       	sub	r3,-110
8000b04a:	c1 28       	rjmp	8000b06e <_malloc_r+0xbe>
8000b04c:	e0 43 01 54 	cp.w	r3,340
8000b050:	e0 8b 00 06 	brhi	8000b05c <_malloc_r+0xac>
8000b054:	ee 03 16 0f 	lsr	r3,r7,0xf
8000b058:	28 93       	sub	r3,-119
8000b05a:	c0 a8       	rjmp	8000b06e <_malloc_r+0xbe>
8000b05c:	e0 43 05 54 	cp.w	r3,1364
8000b060:	e0 88 00 04 	brls	8000b068 <_malloc_r+0xb8>
8000b064:	37 e3       	mov	r3,126
8000b066:	c0 48       	rjmp	8000b06e <_malloc_r+0xbe>
8000b068:	ee 03 16 12 	lsr	r3,r7,0x12
8000b06c:	28 43       	sub	r3,-124
8000b06e:	e0 6a 00 fc 	mov	r10,252
8000b072:	f4 03 00 3a 	add	r10,r10,r3<<0x3
8000b076:	74 36       	ld.w	r6,r10[0xc]
8000b078:	c1 98       	rjmp	8000b0aa <_malloc_r+0xfa>
8000b07a:	6c 19       	ld.w	r9,r6[0x4]
8000b07c:	e0 19 ff fc 	andl	r9,0xfffc
8000b080:	f2 07 01 0b 	sub	r11,r9,r7
8000b084:	58 fb       	cp.w	r11,15
8000b086:	e0 8a 00 04 	brle	8000b08e <_malloc_r+0xde>
8000b08a:	20 13       	sub	r3,1
8000b08c:	c1 18       	rjmp	8000b0ae <_malloc_r+0xfe>
8000b08e:	6c 38       	ld.w	r8,r6[0xc]
8000b090:	58 0b       	cp.w	r11,0
8000b092:	c0 b5       	brlt	8000b0a8 <_malloc_r+0xf8>
8000b094:	6c 2a       	ld.w	r10,r6[0x8]
8000b096:	ec 09 00 09 	add	r9,r6,r9
8000b09a:	0a 9c       	mov	r12,r5
8000b09c:	91 2a       	st.w	r8[0x8],r10
8000b09e:	95 38       	st.w	r10[0xc],r8
8000b0a0:	72 18       	ld.w	r8,r9[0x4]
8000b0a2:	a1 a8       	sbr	r8,0x0
8000b0a4:	93 18       	st.w	r9[0x4],r8
8000b0a6:	cb c8       	rjmp	8000b21e <_malloc_r+0x26e>
8000b0a8:	10 96       	mov	r6,r8
8000b0aa:	14 36       	cp.w	r6,r10
8000b0ac:	ce 71       	brne	8000b07a <_malloc_r+0xca>
8000b0ae:	2f f3       	sub	r3,-1
8000b0b0:	e0 6a 00 fc 	mov	r10,252
8000b0b4:	f4 cc ff f8 	sub	r12,r10,-8
8000b0b8:	78 26       	ld.w	r6,r12[0x8]
8000b0ba:	18 36       	cp.w	r6,r12
8000b0bc:	c6 c0       	breq	8000b194 <_malloc_r+0x1e4>
8000b0be:	6c 19       	ld.w	r9,r6[0x4]
8000b0c0:	e0 19 ff fc 	andl	r9,0xfffc
8000b0c4:	f2 07 01 08 	sub	r8,r9,r7
8000b0c8:	58 f8       	cp.w	r8,15
8000b0ca:	e0 89 00 8f 	brgt	8000b1e8 <_malloc_r+0x238>
8000b0ce:	99 3c       	st.w	r12[0xc],r12
8000b0d0:	99 2c       	st.w	r12[0x8],r12
8000b0d2:	58 08       	cp.w	r8,0
8000b0d4:	c0 55       	brlt	8000b0de <_malloc_r+0x12e>
8000b0d6:	ec 09 00 09 	add	r9,r6,r9
8000b0da:	0a 9c       	mov	r12,r5
8000b0dc:	ce 2b       	rjmp	8000b0a0 <_malloc_r+0xf0>
8000b0de:	e0 49 01 ff 	cp.w	r9,511
8000b0e2:	e0 8b 00 13 	brhi	8000b108 <_malloc_r+0x158>
8000b0e6:	a3 99       	lsr	r9,0x3
8000b0e8:	f4 09 00 38 	add	r8,r10,r9<<0x3
8000b0ec:	70 2b       	ld.w	r11,r8[0x8]
8000b0ee:	8d 38       	st.w	r6[0xc],r8
8000b0f0:	8d 2b       	st.w	r6[0x8],r11
8000b0f2:	97 36       	st.w	r11[0xc],r6
8000b0f4:	91 26       	st.w	r8[0x8],r6
8000b0f6:	a3 49       	asr	r9,0x2
8000b0f8:	74 18       	ld.w	r8,r10[0x4]
8000b0fa:	30 1b       	mov	r11,1
8000b0fc:	f6 09 09 49 	lsl	r9,r11,r9
8000b100:	f1 e9 10 09 	or	r9,r8,r9
8000b104:	95 19       	st.w	r10[0x4],r9
8000b106:	c4 78       	rjmp	8000b194 <_malloc_r+0x1e4>
8000b108:	f2 0a 16 09 	lsr	r10,r9,0x9
8000b10c:	58 4a       	cp.w	r10,4
8000b10e:	e0 8b 00 07 	brhi	8000b11c <_malloc_r+0x16c>
8000b112:	f2 0a 16 06 	lsr	r10,r9,0x6
8000b116:	2c 8a       	sub	r10,-56
8000b118:	c2 08       	rjmp	8000b158 <_malloc_r+0x1a8>
8000b11a:	d7 03       	nop
8000b11c:	59 4a       	cp.w	r10,20
8000b11e:	e0 8b 00 04 	brhi	8000b126 <_malloc_r+0x176>
8000b122:	2a 5a       	sub	r10,-91
8000b124:	c1 a8       	rjmp	8000b158 <_malloc_r+0x1a8>
8000b126:	e0 4a 00 54 	cp.w	r10,84
8000b12a:	e0 8b 00 06 	brhi	8000b136 <_malloc_r+0x186>
8000b12e:	f2 0a 16 0c 	lsr	r10,r9,0xc
8000b132:	29 2a       	sub	r10,-110
8000b134:	c1 28       	rjmp	8000b158 <_malloc_r+0x1a8>
8000b136:	e0 4a 01 54 	cp.w	r10,340
8000b13a:	e0 8b 00 06 	brhi	8000b146 <_malloc_r+0x196>
8000b13e:	f2 0a 16 0f 	lsr	r10,r9,0xf
8000b142:	28 9a       	sub	r10,-119
8000b144:	c0 a8       	rjmp	8000b158 <_malloc_r+0x1a8>
8000b146:	e0 4a 05 54 	cp.w	r10,1364
8000b14a:	e0 88 00 04 	brls	8000b152 <_malloc_r+0x1a2>
8000b14e:	37 ea       	mov	r10,126
8000b150:	c0 48       	rjmp	8000b158 <_malloc_r+0x1a8>
8000b152:	f2 0a 16 12 	lsr	r10,r9,0x12
8000b156:	28 4a       	sub	r10,-124
8000b158:	e0 6b 00 fc 	mov	r11,252
8000b15c:	f6 0a 00 34 	add	r4,r11,r10<<0x3
8000b160:	68 28       	ld.w	r8,r4[0x8]
8000b162:	08 38       	cp.w	r8,r4
8000b164:	c0 e1       	brne	8000b180 <_malloc_r+0x1d0>
8000b166:	76 19       	ld.w	r9,r11[0x4]
8000b168:	a3 4a       	asr	r10,0x2
8000b16a:	30 1e       	mov	lr,1
8000b16c:	fc 0a 09 4a 	lsl	r10,lr,r10
8000b170:	f3 ea 10 0a 	or	r10,r9,r10
8000b174:	10 99       	mov	r9,r8
8000b176:	97 1a       	st.w	r11[0x4],r10
8000b178:	c0 a8       	rjmp	8000b18c <_malloc_r+0x1dc>
8000b17a:	70 28       	ld.w	r8,r8[0x8]
8000b17c:	08 38       	cp.w	r8,r4
8000b17e:	c0 60       	breq	8000b18a <_malloc_r+0x1da>
8000b180:	70 1a       	ld.w	r10,r8[0x4]
8000b182:	e0 1a ff fc 	andl	r10,0xfffc
8000b186:	14 39       	cp.w	r9,r10
8000b188:	cf 93       	brcs	8000b17a <_malloc_r+0x1ca>
8000b18a:	70 39       	ld.w	r9,r8[0xc]
8000b18c:	8d 39       	st.w	r6[0xc],r9
8000b18e:	8d 28       	st.w	r6[0x8],r8
8000b190:	91 36       	st.w	r8[0xc],r6
8000b192:	93 26       	st.w	r9[0x8],r6
8000b194:	e6 08 14 02 	asr	r8,r3,0x2
8000b198:	30 1b       	mov	r11,1
8000b19a:	e0 64 00 fc 	mov	r4,252
8000b19e:	f6 08 09 4b 	lsl	r11,r11,r8
8000b1a2:	68 18       	ld.w	r8,r4[0x4]
8000b1a4:	10 3b       	cp.w	r11,r8
8000b1a6:	e0 8b 00 69 	brhi	8000b278 <_malloc_r+0x2c8>
8000b1aa:	f7 e8 00 09 	and	r9,r11,r8
8000b1ae:	c0 b1       	brne	8000b1c4 <_malloc_r+0x214>
8000b1b0:	e0 13 ff fc 	andl	r3,0xfffc
8000b1b4:	a1 7b       	lsl	r11,0x1
8000b1b6:	2f c3       	sub	r3,-4
8000b1b8:	c0 38       	rjmp	8000b1be <_malloc_r+0x20e>
8000b1ba:	2f c3       	sub	r3,-4
8000b1bc:	a1 7b       	lsl	r11,0x1
8000b1be:	f7 e8 00 09 	and	r9,r11,r8
8000b1c2:	cf c0       	breq	8000b1ba <_malloc_r+0x20a>
8000b1c4:	e8 03 00 3e 	add	lr,r4,r3<<0x3
8000b1c8:	06 92       	mov	r2,r3
8000b1ca:	1c 91       	mov	r1,lr
8000b1cc:	62 36       	ld.w	r6,r1[0xc]
8000b1ce:	c2 d8       	rjmp	8000b228 <_malloc_r+0x278>
8000b1d0:	6c 1a       	ld.w	r10,r6[0x4]
8000b1d2:	e0 1a ff fc 	andl	r10,0xfffc
8000b1d6:	f4 07 01 08 	sub	r8,r10,r7
8000b1da:	58 f8       	cp.w	r8,15
8000b1dc:	e0 8a 00 15 	brle	8000b206 <_malloc_r+0x256>
8000b1e0:	6c 3a       	ld.w	r10,r6[0xc]
8000b1e2:	6c 29       	ld.w	r9,r6[0x8]
8000b1e4:	95 29       	st.w	r10[0x8],r9
8000b1e6:	93 3a       	st.w	r9[0xc],r10
8000b1e8:	0e 99       	mov	r9,r7
8000b1ea:	ec 07 00 07 	add	r7,r6,r7
8000b1ee:	a1 a9       	sbr	r9,0x0
8000b1f0:	99 37       	st.w	r12[0xc],r7
8000b1f2:	99 27       	st.w	r12[0x8],r7
8000b1f4:	8d 19       	st.w	r6[0x4],r9
8000b1f6:	ee 08 09 08 	st.w	r7[r8],r8
8000b1fa:	8f 2c       	st.w	r7[0x8],r12
8000b1fc:	8f 3c       	st.w	r7[0xc],r12
8000b1fe:	a1 a8       	sbr	r8,0x0
8000b200:	0a 9c       	mov	r12,r5
8000b202:	8f 18       	st.w	r7[0x4],r8
8000b204:	c0 d8       	rjmp	8000b21e <_malloc_r+0x26e>
8000b206:	6c 39       	ld.w	r9,r6[0xc]
8000b208:	58 08       	cp.w	r8,0
8000b20a:	c0 e5       	brlt	8000b226 <_malloc_r+0x276>
8000b20c:	ec 0a 00 0a 	add	r10,r6,r10
8000b210:	74 18       	ld.w	r8,r10[0x4]
8000b212:	a1 a8       	sbr	r8,0x0
8000b214:	0a 9c       	mov	r12,r5
8000b216:	95 18       	st.w	r10[0x4],r8
8000b218:	6c 28       	ld.w	r8,r6[0x8]
8000b21a:	93 28       	st.w	r9[0x8],r8
8000b21c:	91 39       	st.w	r8[0xc],r9
8000b21e:	c1 3d       	rcall	8000b444 <__malloc_unlock>
8000b220:	ec cc ff f8 	sub	r12,r6,-8
8000b224:	d8 32       	popm	r0-r7,pc
8000b226:	12 96       	mov	r6,r9
8000b228:	02 36       	cp.w	r6,r1
8000b22a:	cd 31       	brne	8000b1d0 <_malloc_r+0x220>
8000b22c:	2f f2       	sub	r2,-1
8000b22e:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
8000b232:	c0 30       	breq	8000b238 <_malloc_r+0x288>
8000b234:	2f 81       	sub	r1,-8
8000b236:	cc bb       	rjmp	8000b1cc <_malloc_r+0x21c>
8000b238:	1c 98       	mov	r8,lr
8000b23a:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000b23e:	c0 81       	brne	8000b24e <_malloc_r+0x29e>
8000b240:	68 19       	ld.w	r9,r4[0x4]
8000b242:	f6 08 11 ff 	rsub	r8,r11,-1
8000b246:	f3 e8 00 08 	and	r8,r9,r8
8000b24a:	89 18       	st.w	r4[0x4],r8
8000b24c:	c0 78       	rjmp	8000b25a <_malloc_r+0x2aa>
8000b24e:	f0 c9 00 08 	sub	r9,r8,8
8000b252:	20 13       	sub	r3,1
8000b254:	70 08       	ld.w	r8,r8[0x0]
8000b256:	12 38       	cp.w	r8,r9
8000b258:	cf 10       	breq	8000b23a <_malloc_r+0x28a>
8000b25a:	a1 7b       	lsl	r11,0x1
8000b25c:	68 18       	ld.w	r8,r4[0x4]
8000b25e:	10 3b       	cp.w	r11,r8
8000b260:	e0 8b 00 0c 	brhi	8000b278 <_malloc_r+0x2c8>
8000b264:	58 0b       	cp.w	r11,0
8000b266:	c0 90       	breq	8000b278 <_malloc_r+0x2c8>
8000b268:	04 93       	mov	r3,r2
8000b26a:	c0 38       	rjmp	8000b270 <_malloc_r+0x2c0>
8000b26c:	2f c3       	sub	r3,-4
8000b26e:	a1 7b       	lsl	r11,0x1
8000b270:	f7 e8 00 09 	and	r9,r11,r8
8000b274:	ca 81       	brne	8000b1c4 <_malloc_r+0x214>
8000b276:	cf bb       	rjmp	8000b26c <_malloc_r+0x2bc>
8000b278:	68 23       	ld.w	r3,r4[0x8]
8000b27a:	66 12       	ld.w	r2,r3[0x4]
8000b27c:	e0 12 ff fc 	andl	r2,0xfffc
8000b280:	0e 32       	cp.w	r2,r7
8000b282:	5f 39       	srlo	r9
8000b284:	e4 07 01 08 	sub	r8,r2,r7
8000b288:	58 f8       	cp.w	r8,15
8000b28a:	5f aa       	srle	r10
8000b28c:	f5 e9 10 09 	or	r9,r10,r9
8000b290:	e0 80 00 9a 	breq	8000b3c4 <_malloc_r+0x414>
8000b294:	e0 68 06 34 	mov	r8,1588
8000b298:	70 01       	ld.w	r1,r8[0x0]
8000b29a:	e0 68 05 08 	mov	r8,1288
8000b29e:	2f 01       	sub	r1,-16
8000b2a0:	70 08       	ld.w	r8,r8[0x0]
8000b2a2:	0e 01       	add	r1,r7
8000b2a4:	5b f8       	cp.w	r8,-1
8000b2a6:	c0 40       	breq	8000b2ae <_malloc_r+0x2fe>
8000b2a8:	28 11       	sub	r1,-127
8000b2aa:	e0 11 ff 80 	andl	r1,0xff80
8000b2ae:	02 9b       	mov	r11,r1
8000b2b0:	0a 9c       	mov	r12,r5
8000b2b2:	e0 a0 05 39 	rcall	8000bd24 <_sbrk_r>
8000b2b6:	18 96       	mov	r6,r12
8000b2b8:	5b fc       	cp.w	r12,-1
8000b2ba:	c7 50       	breq	8000b3a4 <_malloc_r+0x3f4>
8000b2bc:	e6 02 00 08 	add	r8,r3,r2
8000b2c0:	10 3c       	cp.w	r12,r8
8000b2c2:	c0 32       	brcc	8000b2c8 <_malloc_r+0x318>
8000b2c4:	08 33       	cp.w	r3,r4
8000b2c6:	c6 f1       	brne	8000b3a4 <_malloc_r+0x3f4>
8000b2c8:	e0 6a 06 38 	mov	r10,1592
8000b2cc:	74 09       	ld.w	r9,r10[0x0]
8000b2ce:	e2 09 00 09 	add	r9,r1,r9
8000b2d2:	95 09       	st.w	r10[0x0],r9
8000b2d4:	10 36       	cp.w	r6,r8
8000b2d6:	c0 a1       	brne	8000b2ea <_malloc_r+0x33a>
8000b2d8:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
8000b2dc:	c0 71       	brne	8000b2ea <_malloc_r+0x33a>
8000b2de:	e2 02 00 02 	add	r2,r1,r2
8000b2e2:	68 28       	ld.w	r8,r4[0x8]
8000b2e4:	a1 a2       	sbr	r2,0x0
8000b2e6:	91 12       	st.w	r8[0x4],r2
8000b2e8:	c4 f8       	rjmp	8000b386 <_malloc_r+0x3d6>
8000b2ea:	e0 6a 05 08 	mov	r10,1288
8000b2ee:	74 0b       	ld.w	r11,r10[0x0]
8000b2f0:	5b fb       	cp.w	r11,-1
8000b2f2:	c0 31       	brne	8000b2f8 <_malloc_r+0x348>
8000b2f4:	95 06       	st.w	r10[0x0],r6
8000b2f6:	c0 78       	rjmp	8000b304 <_malloc_r+0x354>
8000b2f8:	ec 09 00 09 	add	r9,r6,r9
8000b2fc:	e0 6a 06 38 	mov	r10,1592
8000b300:	10 19       	sub	r9,r8
8000b302:	95 09       	st.w	r10[0x0],r9
8000b304:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
8000b308:	f0 09 11 08 	rsub	r9,r8,8
8000b30c:	58 08       	cp.w	r8,0
8000b30e:	f2 08 17 10 	movne	r8,r9
8000b312:	ed d8 e1 06 	addne	r6,r6,r8
8000b316:	28 08       	sub	r8,-128
8000b318:	ec 01 00 01 	add	r1,r6,r1
8000b31c:	0a 9c       	mov	r12,r5
8000b31e:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
8000b322:	f0 01 01 01 	sub	r1,r8,r1
8000b326:	02 9b       	mov	r11,r1
8000b328:	e0 a0 04 fe 	rcall	8000bd24 <_sbrk_r>
8000b32c:	e0 68 06 38 	mov	r8,1592
8000b330:	5b fc       	cp.w	r12,-1
8000b332:	ec 0c 17 00 	moveq	r12,r6
8000b336:	f9 b1 00 00 	moveq	r1,0
8000b33a:	70 09       	ld.w	r9,r8[0x0]
8000b33c:	0c 1c       	sub	r12,r6
8000b33e:	89 26       	st.w	r4[0x8],r6
8000b340:	02 0c       	add	r12,r1
8000b342:	12 01       	add	r1,r9
8000b344:	a1 ac       	sbr	r12,0x0
8000b346:	91 01       	st.w	r8[0x0],r1
8000b348:	8d 1c       	st.w	r6[0x4],r12
8000b34a:	08 33       	cp.w	r3,r4
8000b34c:	c1 d0       	breq	8000b386 <_malloc_r+0x3d6>
8000b34e:	58 f2       	cp.w	r2,15
8000b350:	e0 8b 00 05 	brhi	8000b35a <_malloc_r+0x3aa>
8000b354:	30 18       	mov	r8,1
8000b356:	8d 18       	st.w	r6[0x4],r8
8000b358:	c2 68       	rjmp	8000b3a4 <_malloc_r+0x3f4>
8000b35a:	30 59       	mov	r9,5
8000b35c:	20 c2       	sub	r2,12
8000b35e:	e0 12 ff f8 	andl	r2,0xfff8
8000b362:	e6 02 00 08 	add	r8,r3,r2
8000b366:	91 29       	st.w	r8[0x8],r9
8000b368:	91 19       	st.w	r8[0x4],r9
8000b36a:	66 18       	ld.w	r8,r3[0x4]
8000b36c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000b370:	e5 e8 10 08 	or	r8,r2,r8
8000b374:	87 18       	st.w	r3[0x4],r8
8000b376:	58 f2       	cp.w	r2,15
8000b378:	e0 88 00 07 	brls	8000b386 <_malloc_r+0x3d6>
8000b37c:	e6 cb ff f8 	sub	r11,r3,-8
8000b380:	0a 9c       	mov	r12,r5
8000b382:	fe b0 fb 71 	rcall	8000aa64 <_free_r>
8000b386:	e0 69 06 30 	mov	r9,1584
8000b38a:	72 0a       	ld.w	r10,r9[0x0]
8000b38c:	e0 68 06 38 	mov	r8,1592
8000b390:	70 08       	ld.w	r8,r8[0x0]
8000b392:	14 38       	cp.w	r8,r10
8000b394:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000b398:	e0 69 06 2c 	mov	r9,1580
8000b39c:	72 0a       	ld.w	r10,r9[0x0]
8000b39e:	14 38       	cp.w	r8,r10
8000b3a0:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000b3a4:	68 28       	ld.w	r8,r4[0x8]
8000b3a6:	70 18       	ld.w	r8,r8[0x4]
8000b3a8:	e0 18 ff fc 	andl	r8,0xfffc
8000b3ac:	0e 38       	cp.w	r8,r7
8000b3ae:	5f 39       	srlo	r9
8000b3b0:	0e 18       	sub	r8,r7
8000b3b2:	58 f8       	cp.w	r8,15
8000b3b4:	5f aa       	srle	r10
8000b3b6:	f5 e9 10 09 	or	r9,r10,r9
8000b3ba:	c0 50       	breq	8000b3c4 <_malloc_r+0x414>
8000b3bc:	0a 9c       	mov	r12,r5
8000b3be:	c4 3c       	rcall	8000b444 <__malloc_unlock>
8000b3c0:	d8 3a       	popm	r0-r7,pc,r12=0
8000b3c2:	d7 03       	nop
8000b3c4:	68 26       	ld.w	r6,r4[0x8]
8000b3c6:	a1 a8       	sbr	r8,0x0
8000b3c8:	0e 99       	mov	r9,r7
8000b3ca:	a1 a9       	sbr	r9,0x0
8000b3cc:	8d 19       	st.w	r6[0x4],r9
8000b3ce:	ec 07 00 07 	add	r7,r6,r7
8000b3d2:	0a 9c       	mov	r12,r5
8000b3d4:	89 27       	st.w	r4[0x8],r7
8000b3d6:	8f 18       	st.w	r7[0x4],r8
8000b3d8:	c3 6c       	rcall	8000b444 <__malloc_unlock>
8000b3da:	ec cc ff f8 	sub	r12,r6,-8
8000b3de:	d8 32       	popm	r0-r7,pc

8000b3e0 <memchr>:
8000b3e0:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
8000b3e4:	c0 68       	rjmp	8000b3f0 <memchr+0x10>
8000b3e6:	20 1a       	sub	r10,1
8000b3e8:	19 88       	ld.ub	r8,r12[0x0]
8000b3ea:	16 38       	cp.w	r8,r11
8000b3ec:	5e 0c       	reteq	r12
8000b3ee:	2f fc       	sub	r12,-1
8000b3f0:	58 0a       	cp.w	r10,0
8000b3f2:	cf a1       	brne	8000b3e6 <memchr+0x6>
8000b3f4:	5e fa       	retal	r10

8000b3f6 <memmove>:
8000b3f6:	d4 01       	pushm	lr
8000b3f8:	18 3b       	cp.w	r11,r12
8000b3fa:	c1 92       	brcc	8000b42c <memmove+0x36>
8000b3fc:	f6 0a 00 09 	add	r9,r11,r10
8000b400:	12 3c       	cp.w	r12,r9
8000b402:	c1 52       	brcc	8000b42c <memmove+0x36>
8000b404:	f8 0a 00 0b 	add	r11,r12,r10
8000b408:	30 08       	mov	r8,0
8000b40a:	c0 68       	rjmp	8000b416 <memmove+0x20>
8000b40c:	f2 08 07 0e 	ld.ub	lr,r9[r8]
8000b410:	20 1a       	sub	r10,1
8000b412:	f6 08 0b 0e 	st.b	r11[r8],lr
8000b416:	20 18       	sub	r8,1
8000b418:	58 0a       	cp.w	r10,0
8000b41a:	cf 91       	brne	8000b40c <memmove+0x16>
8000b41c:	d8 02       	popm	pc
8000b41e:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000b422:	20 1a       	sub	r10,1
8000b424:	f8 08 0b 09 	st.b	r12[r8],r9
8000b428:	2f f8       	sub	r8,-1
8000b42a:	c0 28       	rjmp	8000b42e <memmove+0x38>
8000b42c:	30 08       	mov	r8,0
8000b42e:	58 0a       	cp.w	r10,0
8000b430:	cf 71       	brne	8000b41e <memmove+0x28>
8000b432:	d8 02       	popm	pc

8000b434 <memset>:
8000b434:	18 98       	mov	r8,r12
8000b436:	c0 38       	rjmp	8000b43c <memset+0x8>
8000b438:	10 cb       	st.b	r8++,r11
8000b43a:	20 1a       	sub	r10,1
8000b43c:	58 0a       	cp.w	r10,0
8000b43e:	cf d1       	brne	8000b438 <memset+0x4>
8000b440:	5e fc       	retal	r12

8000b442 <__malloc_lock>:
8000b442:	5e fc       	retal	r12

8000b444 <__malloc_unlock>:
8000b444:	5e fc       	retal	r12

8000b446 <__hi0bits>:
8000b446:	18 98       	mov	r8,r12
8000b448:	e0 1c 00 00 	andl	r12,0x0
8000b44c:	f0 09 15 10 	lsl	r9,r8,0x10
8000b450:	58 0c       	cp.w	r12,0
8000b452:	f2 08 17 00 	moveq	r8,r9
8000b456:	f9 bc 00 10 	moveq	r12,16
8000b45a:	f9 bc 01 00 	movne	r12,0
8000b45e:	10 9a       	mov	r10,r8
8000b460:	f0 09 15 08 	lsl	r9,r8,0x8
8000b464:	e6 1a ff 00 	andh	r10,0xff00,COH
8000b468:	f7 bc 00 f8 	subeq	r12,-8
8000b46c:	f2 08 17 00 	moveq	r8,r9
8000b470:	10 9a       	mov	r10,r8
8000b472:	f0 09 15 04 	lsl	r9,r8,0x4
8000b476:	e6 1a f0 00 	andh	r10,0xf000,COH
8000b47a:	f7 bc 00 fc 	subeq	r12,-4
8000b47e:	f2 08 17 00 	moveq	r8,r9
8000b482:	10 9a       	mov	r10,r8
8000b484:	f0 09 15 02 	lsl	r9,r8,0x2
8000b488:	e6 1a c0 00 	andh	r10,0xc000,COH
8000b48c:	f7 bc 00 fe 	subeq	r12,-2
8000b490:	f2 08 17 00 	moveq	r8,r9
8000b494:	58 08       	cp.w	r8,0
8000b496:	5e 5c       	retlt	r12
8000b498:	ed b8 00 1e 	bld	r8,0x1e
8000b49c:	f9 bc 01 20 	movne	r12,32
8000b4a0:	f7 bc 00 ff 	subeq	r12,-1
8000b4a4:	5e fc       	retal	r12

8000b4a6 <__lo0bits>:
8000b4a6:	18 99       	mov	r9,r12
8000b4a8:	78 08       	ld.w	r8,r12[0x0]
8000b4aa:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
8000b4ae:	c1 50       	breq	8000b4d8 <__lo0bits+0x32>
8000b4b0:	ed b8 00 00 	bld	r8,0x0
8000b4b4:	c0 21       	brne	8000b4b8 <__lo0bits+0x12>
8000b4b6:	5e fd       	retal	0
8000b4b8:	10 9b       	mov	r11,r8
8000b4ba:	f0 0a 16 01 	lsr	r10,r8,0x1
8000b4be:	e2 1b 00 02 	andl	r11,0x2,COH
8000b4c2:	a3 88       	lsr	r8,0x2
8000b4c4:	58 0b       	cp.w	r11,0
8000b4c6:	f3 fa 1a 00 	st.wne	r9[0x0],r10
8000b4ca:	f9 bc 01 01 	movne	r12,1
8000b4ce:	f3 f8 0a 00 	st.weq	r9[0x0],r8
8000b4d2:	f9 bc 00 02 	moveq	r12,2
8000b4d6:	5e fc       	retal	r12
8000b4d8:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
8000b4dc:	f0 0b 16 10 	lsr	r11,r8,0x10
8000b4e0:	58 0a       	cp.w	r10,0
8000b4e2:	f6 08 17 00 	moveq	r8,r11
8000b4e6:	f9 bc 00 10 	moveq	r12,16
8000b4ea:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
8000b4ee:	f0 0a 16 08 	lsr	r10,r8,0x8
8000b4f2:	58 0b       	cp.w	r11,0
8000b4f4:	f7 bc 00 f8 	subeq	r12,-8
8000b4f8:	f4 08 17 00 	moveq	r8,r10
8000b4fc:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
8000b500:	f0 0a 16 04 	lsr	r10,r8,0x4
8000b504:	58 0b       	cp.w	r11,0
8000b506:	f7 bc 00 fc 	subeq	r12,-4
8000b50a:	f4 08 17 00 	moveq	r8,r10
8000b50e:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
8000b512:	f0 0a 16 02 	lsr	r10,r8,0x2
8000b516:	58 0b       	cp.w	r11,0
8000b518:	f7 bc 00 fe 	subeq	r12,-2
8000b51c:	f4 08 17 00 	moveq	r8,r10
8000b520:	ed b8 00 00 	bld	r8,0x0
8000b524:	c0 60       	breq	8000b530 <__lo0bits+0x8a>
8000b526:	a1 98       	lsr	r8,0x1
8000b528:	c0 31       	brne	8000b52e <__lo0bits+0x88>
8000b52a:	32 0c       	mov	r12,32
8000b52c:	5e fc       	retal	r12
8000b52e:	2f fc       	sub	r12,-1
8000b530:	93 08       	st.w	r9[0x0],r8
8000b532:	5e fc       	retal	r12

8000b534 <__mcmp>:
8000b534:	d4 01       	pushm	lr
8000b536:	18 98       	mov	r8,r12
8000b538:	76 49       	ld.w	r9,r11[0x10]
8000b53a:	78 4c       	ld.w	r12,r12[0x10]
8000b53c:	12 1c       	sub	r12,r9
8000b53e:	c1 31       	brne	8000b564 <__mcmp+0x30>
8000b540:	2f b9       	sub	r9,-5
8000b542:	a3 69       	lsl	r9,0x2
8000b544:	12 0b       	add	r11,r9
8000b546:	f0 09 00 09 	add	r9,r8,r9
8000b54a:	2e c8       	sub	r8,-20
8000b54c:	13 4e       	ld.w	lr,--r9
8000b54e:	17 4a       	ld.w	r10,--r11
8000b550:	14 3e       	cp.w	lr,r10
8000b552:	c0 60       	breq	8000b55e <__mcmp+0x2a>
8000b554:	f9 bc 03 ff 	movlo	r12,-1
8000b558:	f9 bc 02 01 	movhs	r12,1
8000b55c:	d8 02       	popm	pc
8000b55e:	10 39       	cp.w	r9,r8
8000b560:	fe 9b ff f6 	brhi	8000b54c <__mcmp+0x18>
8000b564:	d8 02       	popm	pc
8000b566:	d7 03       	nop

8000b568 <_Bfree>:
8000b568:	d4 21       	pushm	r4-r7,lr
8000b56a:	18 97       	mov	r7,r12
8000b56c:	16 95       	mov	r5,r11
8000b56e:	78 96       	ld.w	r6,r12[0x24]
8000b570:	58 06       	cp.w	r6,0
8000b572:	c0 91       	brne	8000b584 <_Bfree+0x1c>
8000b574:	31 0c       	mov	r12,16
8000b576:	fe b0 fd 15 	rcall	8000afa0 <malloc>
8000b57a:	99 36       	st.w	r12[0xc],r6
8000b57c:	8f 9c       	st.w	r7[0x24],r12
8000b57e:	99 16       	st.w	r12[0x4],r6
8000b580:	99 26       	st.w	r12[0x8],r6
8000b582:	99 06       	st.w	r12[0x0],r6
8000b584:	58 05       	cp.w	r5,0
8000b586:	c0 90       	breq	8000b598 <_Bfree+0x30>
8000b588:	6a 19       	ld.w	r9,r5[0x4]
8000b58a:	6e 98       	ld.w	r8,r7[0x24]
8000b58c:	70 38       	ld.w	r8,r8[0xc]
8000b58e:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000b592:	8b 0a       	st.w	r5[0x0],r10
8000b594:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
8000b598:	d8 22       	popm	r4-r7,pc
8000b59a:	d7 03       	nop

8000b59c <_Balloc>:
8000b59c:	d4 21       	pushm	r4-r7,lr
8000b59e:	18 97       	mov	r7,r12
8000b5a0:	16 96       	mov	r6,r11
8000b5a2:	78 95       	ld.w	r5,r12[0x24]
8000b5a4:	58 05       	cp.w	r5,0
8000b5a6:	c0 91       	brne	8000b5b8 <_Balloc+0x1c>
8000b5a8:	31 0c       	mov	r12,16
8000b5aa:	fe b0 fc fb 	rcall	8000afa0 <malloc>
8000b5ae:	99 35       	st.w	r12[0xc],r5
8000b5b0:	8f 9c       	st.w	r7[0x24],r12
8000b5b2:	99 15       	st.w	r12[0x4],r5
8000b5b4:	99 25       	st.w	r12[0x8],r5
8000b5b6:	99 05       	st.w	r12[0x0],r5
8000b5b8:	6e 95       	ld.w	r5,r7[0x24]
8000b5ba:	6a 38       	ld.w	r8,r5[0xc]
8000b5bc:	58 08       	cp.w	r8,0
8000b5be:	c0 b1       	brne	8000b5d4 <_Balloc+0x38>
8000b5c0:	31 0a       	mov	r10,16
8000b5c2:	30 4b       	mov	r11,4
8000b5c4:	0e 9c       	mov	r12,r7
8000b5c6:	e0 a0 04 93 	rcall	8000beec <_calloc_r>
8000b5ca:	8b 3c       	st.w	r5[0xc],r12
8000b5cc:	6e 98       	ld.w	r8,r7[0x24]
8000b5ce:	70 3c       	ld.w	r12,r8[0xc]
8000b5d0:	58 0c       	cp.w	r12,0
8000b5d2:	c1 b0       	breq	8000b608 <_Balloc+0x6c>
8000b5d4:	6e 98       	ld.w	r8,r7[0x24]
8000b5d6:	70 38       	ld.w	r8,r8[0xc]
8000b5d8:	f0 06 00 28 	add	r8,r8,r6<<0x2
8000b5dc:	70 0c       	ld.w	r12,r8[0x0]
8000b5de:	58 0c       	cp.w	r12,0
8000b5e0:	c0 40       	breq	8000b5e8 <_Balloc+0x4c>
8000b5e2:	78 09       	ld.w	r9,r12[0x0]
8000b5e4:	91 09       	st.w	r8[0x0],r9
8000b5e6:	c0 e8       	rjmp	8000b602 <_Balloc+0x66>
8000b5e8:	0e 9c       	mov	r12,r7
8000b5ea:	30 17       	mov	r7,1
8000b5ec:	0e 9b       	mov	r11,r7
8000b5ee:	ee 06 09 47 	lsl	r7,r7,r6
8000b5f2:	ee ca ff fb 	sub	r10,r7,-5
8000b5f6:	a3 6a       	lsl	r10,0x2
8000b5f8:	e0 a0 04 7a 	rcall	8000beec <_calloc_r>
8000b5fc:	c0 60       	breq	8000b608 <_Balloc+0x6c>
8000b5fe:	99 16       	st.w	r12[0x4],r6
8000b600:	99 27       	st.w	r12[0x8],r7
8000b602:	30 08       	mov	r8,0
8000b604:	99 38       	st.w	r12[0xc],r8
8000b606:	99 48       	st.w	r12[0x10],r8
8000b608:	d8 22       	popm	r4-r7,pc
8000b60a:	d7 03       	nop

8000b60c <__d2b>:
8000b60c:	d4 31       	pushm	r0-r7,lr
8000b60e:	20 2d       	sub	sp,8
8000b610:	16 93       	mov	r3,r11
8000b612:	12 96       	mov	r6,r9
8000b614:	10 95       	mov	r5,r8
8000b616:	14 92       	mov	r2,r10
8000b618:	30 1b       	mov	r11,1
8000b61a:	cc 1f       	rcall	8000b59c <_Balloc>
8000b61c:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
8000b620:	50 09       	stdsp	sp[0x0],r9
8000b622:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
8000b626:	b5 a9       	sbr	r9,0x14
8000b628:	f0 01 16 14 	lsr	r1,r8,0x14
8000b62c:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000b630:	18 94       	mov	r4,r12
8000b632:	58 02       	cp.w	r2,0
8000b634:	c1 d0       	breq	8000b66e <__d2b+0x62>
8000b636:	fa cc ff f8 	sub	r12,sp,-8
8000b63a:	18 d2       	st.w	--r12,r2
8000b63c:	c3 5f       	rcall	8000b4a6 <__lo0bits>
8000b63e:	40 18       	lddsp	r8,sp[0x4]
8000b640:	c0 d0       	breq	8000b65a <__d2b+0x4e>
8000b642:	40 09       	lddsp	r9,sp[0x0]
8000b644:	f8 0a 11 20 	rsub	r10,r12,32
8000b648:	f2 0a 09 4a 	lsl	r10,r9,r10
8000b64c:	f5 e8 10 08 	or	r8,r10,r8
8000b650:	89 58       	st.w	r4[0x14],r8
8000b652:	f2 0c 0a 49 	lsr	r9,r9,r12
8000b656:	50 09       	stdsp	sp[0x0],r9
8000b658:	c0 28       	rjmp	8000b65c <__d2b+0x50>
8000b65a:	89 58       	st.w	r4[0x14],r8
8000b65c:	40 08       	lddsp	r8,sp[0x0]
8000b65e:	58 08       	cp.w	r8,0
8000b660:	f9 b3 01 02 	movne	r3,2
8000b664:	f9 b3 00 01 	moveq	r3,1
8000b668:	89 68       	st.w	r4[0x18],r8
8000b66a:	89 43       	st.w	r4[0x10],r3
8000b66c:	c0 88       	rjmp	8000b67c <__d2b+0x70>
8000b66e:	1a 9c       	mov	r12,sp
8000b670:	c1 bf       	rcall	8000b4a6 <__lo0bits>
8000b672:	30 13       	mov	r3,1
8000b674:	40 08       	lddsp	r8,sp[0x0]
8000b676:	2e 0c       	sub	r12,-32
8000b678:	89 43       	st.w	r4[0x10],r3
8000b67a:	89 58       	st.w	r4[0x14],r8
8000b67c:	58 01       	cp.w	r1,0
8000b67e:	c0 90       	breq	8000b690 <__d2b+0x84>
8000b680:	e2 c1 04 33 	sub	r1,r1,1075
8000b684:	18 01       	add	r1,r12
8000b686:	8d 01       	st.w	r6[0x0],r1
8000b688:	f8 0c 11 35 	rsub	r12,r12,53
8000b68c:	8b 0c       	st.w	r5[0x0],r12
8000b68e:	c0 c8       	rjmp	8000b6a6 <__d2b+0x9a>
8000b690:	e6 c8 ff fc 	sub	r8,r3,-4
8000b694:	f8 cc 04 32 	sub	r12,r12,1074
8000b698:	a5 73       	lsl	r3,0x5
8000b69a:	8d 0c       	st.w	r6[0x0],r12
8000b69c:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
8000b6a0:	cd 3e       	rcall	8000b446 <__hi0bits>
8000b6a2:	18 13       	sub	r3,r12
8000b6a4:	8b 03       	st.w	r5[0x0],r3
8000b6a6:	08 9c       	mov	r12,r4
8000b6a8:	2f ed       	sub	sp,-8
8000b6aa:	d8 32       	popm	r0-r7,pc

8000b6ac <__mdiff>:
8000b6ac:	d4 31       	pushm	r0-r7,lr
8000b6ae:	74 48       	ld.w	r8,r10[0x10]
8000b6b0:	76 45       	ld.w	r5,r11[0x10]
8000b6b2:	16 97       	mov	r7,r11
8000b6b4:	14 96       	mov	r6,r10
8000b6b6:	10 15       	sub	r5,r8
8000b6b8:	c1 31       	brne	8000b6de <__mdiff+0x32>
8000b6ba:	2f b8       	sub	r8,-5
8000b6bc:	ee ce ff ec 	sub	lr,r7,-20
8000b6c0:	a3 68       	lsl	r8,0x2
8000b6c2:	f4 08 00 0b 	add	r11,r10,r8
8000b6c6:	ee 08 00 08 	add	r8,r7,r8
8000b6ca:	11 4a       	ld.w	r10,--r8
8000b6cc:	17 49       	ld.w	r9,--r11
8000b6ce:	12 3a       	cp.w	r10,r9
8000b6d0:	c0 30       	breq	8000b6d6 <__mdiff+0x2a>
8000b6d2:	c0 e2       	brcc	8000b6ee <__mdiff+0x42>
8000b6d4:	c0 78       	rjmp	8000b6e2 <__mdiff+0x36>
8000b6d6:	1c 38       	cp.w	r8,lr
8000b6d8:	fe 9b ff f9 	brhi	8000b6ca <__mdiff+0x1e>
8000b6dc:	c4 98       	rjmp	8000b76e <__mdiff+0xc2>
8000b6de:	58 05       	cp.w	r5,0
8000b6e0:	c0 64       	brge	8000b6ec <__mdiff+0x40>
8000b6e2:	0e 98       	mov	r8,r7
8000b6e4:	30 15       	mov	r5,1
8000b6e6:	0c 97       	mov	r7,r6
8000b6e8:	10 96       	mov	r6,r8
8000b6ea:	c0 28       	rjmp	8000b6ee <__mdiff+0x42>
8000b6ec:	30 05       	mov	r5,0
8000b6ee:	6e 1b       	ld.w	r11,r7[0x4]
8000b6f0:	c5 6f       	rcall	8000b59c <_Balloc>
8000b6f2:	6e 49       	ld.w	r9,r7[0x10]
8000b6f4:	6c 44       	ld.w	r4,r6[0x10]
8000b6f6:	99 35       	st.w	r12[0xc],r5
8000b6f8:	2f b4       	sub	r4,-5
8000b6fa:	f2 c5 ff fb 	sub	r5,r9,-5
8000b6fe:	ec 04 00 24 	add	r4,r6,r4<<0x2
8000b702:	ee 05 00 25 	add	r5,r7,r5<<0x2
8000b706:	2e c6       	sub	r6,-20
8000b708:	2e c7       	sub	r7,-20
8000b70a:	f8 c8 ff ec 	sub	r8,r12,-20
8000b70e:	30 0a       	mov	r10,0
8000b710:	0f 0e       	ld.w	lr,r7++
8000b712:	0d 0b       	ld.w	r11,r6++
8000b714:	fc 02 16 10 	lsr	r2,lr,0x10
8000b718:	f6 03 16 10 	lsr	r3,r11,0x10
8000b71c:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000b720:	e4 03 01 03 	sub	r3,r2,r3
8000b724:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000b728:	fc 0b 01 0b 	sub	r11,lr,r11
8000b72c:	f6 0a 00 0a 	add	r10,r11,r10
8000b730:	b0 1a       	st.h	r8[0x2],r10
8000b732:	b1 4a       	asr	r10,0x10
8000b734:	e6 0a 00 0a 	add	r10,r3,r10
8000b738:	b0 0a       	st.h	r8[0x0],r10
8000b73a:	2f c8       	sub	r8,-4
8000b73c:	b1 4a       	asr	r10,0x10
8000b73e:	08 36       	cp.w	r6,r4
8000b740:	ce 83       	brcs	8000b710 <__mdiff+0x64>
8000b742:	c0 d8       	rjmp	8000b75c <__mdiff+0xb0>
8000b744:	0f 0b       	ld.w	r11,r7++
8000b746:	f6 0e 16 10 	lsr	lr,r11,0x10
8000b74a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000b74e:	16 0a       	add	r10,r11
8000b750:	b0 1a       	st.h	r8[0x2],r10
8000b752:	b1 4a       	asr	r10,0x10
8000b754:	1c 0a       	add	r10,lr
8000b756:	b0 0a       	st.h	r8[0x0],r10
8000b758:	2f c8       	sub	r8,-4
8000b75a:	b1 4a       	asr	r10,0x10
8000b75c:	0a 37       	cp.w	r7,r5
8000b75e:	cf 33       	brcs	8000b744 <__mdiff+0x98>
8000b760:	c0 28       	rjmp	8000b764 <__mdiff+0xb8>
8000b762:	20 19       	sub	r9,1
8000b764:	11 4a       	ld.w	r10,--r8
8000b766:	58 0a       	cp.w	r10,0
8000b768:	cf d0       	breq	8000b762 <__mdiff+0xb6>
8000b76a:	99 49       	st.w	r12[0x10],r9
8000b76c:	d8 32       	popm	r0-r7,pc
8000b76e:	30 0b       	mov	r11,0
8000b770:	c1 6f       	rcall	8000b59c <_Balloc>
8000b772:	30 18       	mov	r8,1
8000b774:	99 48       	st.w	r12[0x10],r8
8000b776:	30 08       	mov	r8,0
8000b778:	99 58       	st.w	r12[0x14],r8
8000b77a:	d8 32       	popm	r0-r7,pc

8000b77c <__lshift>:
8000b77c:	d4 31       	pushm	r0-r7,lr
8000b77e:	16 97       	mov	r7,r11
8000b780:	76 46       	ld.w	r6,r11[0x10]
8000b782:	f4 02 14 05 	asr	r2,r10,0x5
8000b786:	2f f6       	sub	r6,-1
8000b788:	14 93       	mov	r3,r10
8000b78a:	18 94       	mov	r4,r12
8000b78c:	04 06       	add	r6,r2
8000b78e:	76 1b       	ld.w	r11,r11[0x4]
8000b790:	6e 28       	ld.w	r8,r7[0x8]
8000b792:	c0 38       	rjmp	8000b798 <__lshift+0x1c>
8000b794:	2f fb       	sub	r11,-1
8000b796:	a1 78       	lsl	r8,0x1
8000b798:	10 36       	cp.w	r6,r8
8000b79a:	fe 99 ff fd 	brgt	8000b794 <__lshift+0x18>
8000b79e:	08 9c       	mov	r12,r4
8000b7a0:	cf ee       	rcall	8000b59c <_Balloc>
8000b7a2:	30 09       	mov	r9,0
8000b7a4:	18 95       	mov	r5,r12
8000b7a6:	f8 c8 ff ec 	sub	r8,r12,-20
8000b7aa:	12 9a       	mov	r10,r9
8000b7ac:	c0 38       	rjmp	8000b7b2 <__lshift+0x36>
8000b7ae:	10 aa       	st.w	r8++,r10
8000b7b0:	2f f9       	sub	r9,-1
8000b7b2:	04 39       	cp.w	r9,r2
8000b7b4:	cf d5       	brlt	8000b7ae <__lshift+0x32>
8000b7b6:	6e 4b       	ld.w	r11,r7[0x10]
8000b7b8:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
8000b7bc:	2f bb       	sub	r11,-5
8000b7be:	ee c9 ff ec 	sub	r9,r7,-20
8000b7c2:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
8000b7c6:	58 03       	cp.w	r3,0
8000b7c8:	c1 30       	breq	8000b7ee <__lshift+0x72>
8000b7ca:	e6 0c 11 20 	rsub	r12,r3,32
8000b7ce:	30 0a       	mov	r10,0
8000b7d0:	72 02       	ld.w	r2,r9[0x0]
8000b7d2:	e4 03 09 42 	lsl	r2,r2,r3
8000b7d6:	04 4a       	or	r10,r2
8000b7d8:	10 aa       	st.w	r8++,r10
8000b7da:	13 0a       	ld.w	r10,r9++
8000b7dc:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000b7e0:	16 39       	cp.w	r9,r11
8000b7e2:	cf 73       	brcs	8000b7d0 <__lshift+0x54>
8000b7e4:	91 0a       	st.w	r8[0x0],r10
8000b7e6:	58 0a       	cp.w	r10,0
8000b7e8:	c0 70       	breq	8000b7f6 <__lshift+0x7a>
8000b7ea:	2f f6       	sub	r6,-1
8000b7ec:	c0 58       	rjmp	8000b7f6 <__lshift+0x7a>
8000b7ee:	13 0a       	ld.w	r10,r9++
8000b7f0:	10 aa       	st.w	r8++,r10
8000b7f2:	16 39       	cp.w	r9,r11
8000b7f4:	cf d3       	brcs	8000b7ee <__lshift+0x72>
8000b7f6:	08 9c       	mov	r12,r4
8000b7f8:	20 16       	sub	r6,1
8000b7fa:	0e 9b       	mov	r11,r7
8000b7fc:	8b 46       	st.w	r5[0x10],r6
8000b7fe:	cb 5e       	rcall	8000b568 <_Bfree>
8000b800:	0a 9c       	mov	r12,r5
8000b802:	d8 32       	popm	r0-r7,pc

8000b804 <__multiply>:
8000b804:	d4 31       	pushm	r0-r7,lr
8000b806:	20 2d       	sub	sp,8
8000b808:	76 49       	ld.w	r9,r11[0x10]
8000b80a:	74 48       	ld.w	r8,r10[0x10]
8000b80c:	16 96       	mov	r6,r11
8000b80e:	14 95       	mov	r5,r10
8000b810:	10 39       	cp.w	r9,r8
8000b812:	ec 08 17 50 	movlt	r8,r6
8000b816:	ea 06 17 50 	movlt	r6,r5
8000b81a:	f0 05 17 50 	movlt	r5,r8
8000b81e:	6c 28       	ld.w	r8,r6[0x8]
8000b820:	76 43       	ld.w	r3,r11[0x10]
8000b822:	74 42       	ld.w	r2,r10[0x10]
8000b824:	76 1b       	ld.w	r11,r11[0x4]
8000b826:	e4 03 00 07 	add	r7,r2,r3
8000b82a:	10 37       	cp.w	r7,r8
8000b82c:	f7 bb 09 ff 	subgt	r11,-1
8000b830:	cb 6e       	rcall	8000b59c <_Balloc>
8000b832:	ee c4 ff fb 	sub	r4,r7,-5
8000b836:	f8 c9 ff ec 	sub	r9,r12,-20
8000b83a:	f8 04 00 24 	add	r4,r12,r4<<0x2
8000b83e:	30 0a       	mov	r10,0
8000b840:	12 98       	mov	r8,r9
8000b842:	c0 28       	rjmp	8000b846 <__multiply+0x42>
8000b844:	10 aa       	st.w	r8++,r10
8000b846:	08 38       	cp.w	r8,r4
8000b848:	cf e3       	brcs	8000b844 <__multiply+0x40>
8000b84a:	2f b3       	sub	r3,-5
8000b84c:	2f b2       	sub	r2,-5
8000b84e:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000b852:	ea 02 00 22 	add	r2,r5,r2<<0x2
8000b856:	ec cb ff ec 	sub	r11,r6,-20
8000b85a:	50 12       	stdsp	sp[0x4],r2
8000b85c:	ea ca ff ec 	sub	r10,r5,-20
8000b860:	c4 48       	rjmp	8000b8e8 <__multiply+0xe4>
8000b862:	94 95       	ld.uh	r5,r10[0x2]
8000b864:	58 05       	cp.w	r5,0
8000b866:	c2 00       	breq	8000b8a6 <__multiply+0xa2>
8000b868:	12 98       	mov	r8,r9
8000b86a:	16 96       	mov	r6,r11
8000b86c:	30 0e       	mov	lr,0
8000b86e:	50 09       	stdsp	sp[0x0],r9
8000b870:	0d 02       	ld.w	r2,r6++
8000b872:	e4 00 16 10 	lsr	r0,r2,0x10
8000b876:	70 01       	ld.w	r1,r8[0x0]
8000b878:	70 09       	ld.w	r9,r8[0x0]
8000b87a:	b1 81       	lsr	r1,0x10
8000b87c:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
8000b880:	e0 05 03 41 	mac	r1,r0,r5
8000b884:	ab 32       	mul	r2,r5
8000b886:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
8000b88a:	00 02       	add	r2,r0
8000b88c:	e4 0e 00 0e 	add	lr,r2,lr
8000b890:	b0 1e       	st.h	r8[0x2],lr
8000b892:	b1 8e       	lsr	lr,0x10
8000b894:	1c 01       	add	r1,lr
8000b896:	b0 01       	st.h	r8[0x0],r1
8000b898:	e2 0e 16 10 	lsr	lr,r1,0x10
8000b89c:	2f c8       	sub	r8,-4
8000b89e:	06 36       	cp.w	r6,r3
8000b8a0:	ce 83       	brcs	8000b870 <__multiply+0x6c>
8000b8a2:	40 09       	lddsp	r9,sp[0x0]
8000b8a4:	91 0e       	st.w	r8[0x0],lr
8000b8a6:	94 86       	ld.uh	r6,r10[0x0]
8000b8a8:	58 06       	cp.w	r6,0
8000b8aa:	c1 d0       	breq	8000b8e4 <__multiply+0xe0>
8000b8ac:	72 02       	ld.w	r2,r9[0x0]
8000b8ae:	12 98       	mov	r8,r9
8000b8b0:	16 9e       	mov	lr,r11
8000b8b2:	30 05       	mov	r5,0
8000b8b4:	b0 12       	st.h	r8[0x2],r2
8000b8b6:	1d 01       	ld.w	r1,lr++
8000b8b8:	90 82       	ld.uh	r2,r8[0x0]
8000b8ba:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
8000b8be:	ad 30       	mul	r0,r6
8000b8c0:	e0 02 00 02 	add	r2,r0,r2
8000b8c4:	e4 05 00 05 	add	r5,r2,r5
8000b8c8:	b0 05       	st.h	r8[0x0],r5
8000b8ca:	b1 85       	lsr	r5,0x10
8000b8cc:	b1 81       	lsr	r1,0x10
8000b8ce:	2f c8       	sub	r8,-4
8000b8d0:	ad 31       	mul	r1,r6
8000b8d2:	90 92       	ld.uh	r2,r8[0x2]
8000b8d4:	e2 02 00 02 	add	r2,r1,r2
8000b8d8:	0a 02       	add	r2,r5
8000b8da:	e4 05 16 10 	lsr	r5,r2,0x10
8000b8de:	06 3e       	cp.w	lr,r3
8000b8e0:	ce a3       	brcs	8000b8b4 <__multiply+0xb0>
8000b8e2:	91 02       	st.w	r8[0x0],r2
8000b8e4:	2f ca       	sub	r10,-4
8000b8e6:	2f c9       	sub	r9,-4
8000b8e8:	40 18       	lddsp	r8,sp[0x4]
8000b8ea:	10 3a       	cp.w	r10,r8
8000b8ec:	cb b3       	brcs	8000b862 <__multiply+0x5e>
8000b8ee:	c0 28       	rjmp	8000b8f2 <__multiply+0xee>
8000b8f0:	20 17       	sub	r7,1
8000b8f2:	58 07       	cp.w	r7,0
8000b8f4:	e0 8a 00 05 	brle	8000b8fe <__multiply+0xfa>
8000b8f8:	09 48       	ld.w	r8,--r4
8000b8fa:	58 08       	cp.w	r8,0
8000b8fc:	cf a0       	breq	8000b8f0 <__multiply+0xec>
8000b8fe:	99 47       	st.w	r12[0x10],r7
8000b900:	2f ed       	sub	sp,-8
8000b902:	d8 32       	popm	r0-r7,pc

8000b904 <__i2b>:
8000b904:	d4 21       	pushm	r4-r7,lr
8000b906:	16 97       	mov	r7,r11
8000b908:	30 1b       	mov	r11,1
8000b90a:	c4 9e       	rcall	8000b59c <_Balloc>
8000b90c:	30 19       	mov	r9,1
8000b90e:	99 57       	st.w	r12[0x14],r7
8000b910:	99 49       	st.w	r12[0x10],r9
8000b912:	d8 22       	popm	r4-r7,pc

8000b914 <__multadd>:
8000b914:	d4 31       	pushm	r0-r7,lr
8000b916:	30 08       	mov	r8,0
8000b918:	12 95       	mov	r5,r9
8000b91a:	16 97       	mov	r7,r11
8000b91c:	18 96       	mov	r6,r12
8000b91e:	76 44       	ld.w	r4,r11[0x10]
8000b920:	f6 c9 ff ec 	sub	r9,r11,-20
8000b924:	72 0b       	ld.w	r11,r9[0x0]
8000b926:	f6 0c 16 10 	lsr	r12,r11,0x10
8000b92a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000b92e:	f4 0c 02 4c 	mul	r12,r10,r12
8000b932:	f4 0b 03 45 	mac	r5,r10,r11
8000b936:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
8000b93a:	b1 85       	lsr	r5,0x10
8000b93c:	18 05       	add	r5,r12
8000b93e:	ea 0c 15 10 	lsl	r12,r5,0x10
8000b942:	f8 0b 00 0b 	add	r11,r12,r11
8000b946:	12 ab       	st.w	r9++,r11
8000b948:	2f f8       	sub	r8,-1
8000b94a:	b1 85       	lsr	r5,0x10
8000b94c:	08 38       	cp.w	r8,r4
8000b94e:	ce b5       	brlt	8000b924 <__multadd+0x10>
8000b950:	58 05       	cp.w	r5,0
8000b952:	c1 c0       	breq	8000b98a <__multadd+0x76>
8000b954:	6e 28       	ld.w	r8,r7[0x8]
8000b956:	10 34       	cp.w	r4,r8
8000b958:	c1 35       	brlt	8000b97e <__multadd+0x6a>
8000b95a:	6e 1b       	ld.w	r11,r7[0x4]
8000b95c:	0c 9c       	mov	r12,r6
8000b95e:	2f fb       	sub	r11,-1
8000b960:	c1 ee       	rcall	8000b59c <_Balloc>
8000b962:	6e 4a       	ld.w	r10,r7[0x10]
8000b964:	ee cb ff f4 	sub	r11,r7,-12
8000b968:	18 93       	mov	r3,r12
8000b96a:	2f ea       	sub	r10,-2
8000b96c:	2f 4c       	sub	r12,-12
8000b96e:	a3 6a       	lsl	r10,0x2
8000b970:	fe b0 de 3a 	rcall	800075e4 <memcpy>
8000b974:	0e 9b       	mov	r11,r7
8000b976:	0c 9c       	mov	r12,r6
8000b978:	fe b0 fd f8 	rcall	8000b568 <_Bfree>
8000b97c:	06 97       	mov	r7,r3
8000b97e:	e8 c8 ff ff 	sub	r8,r4,-1
8000b982:	2f b4       	sub	r4,-5
8000b984:	8f 48       	st.w	r7[0x10],r8
8000b986:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
8000b98a:	0e 9c       	mov	r12,r7
8000b98c:	d8 32       	popm	r0-r7,pc
8000b98e:	d7 03       	nop

8000b990 <__pow5mult>:
8000b990:	d4 31       	pushm	r0-r7,lr
8000b992:	14 96       	mov	r6,r10
8000b994:	18 97       	mov	r7,r12
8000b996:	16 94       	mov	r4,r11
8000b998:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
8000b99c:	c0 90       	breq	8000b9ae <__pow5mult+0x1e>
8000b99e:	20 18       	sub	r8,1
8000b9a0:	fe c9 e3 ec 	sub	r9,pc,-7188
8000b9a4:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
8000b9a8:	30 09       	mov	r9,0
8000b9aa:	cb 5f       	rcall	8000b914 <__multadd>
8000b9ac:	18 94       	mov	r4,r12
8000b9ae:	a3 46       	asr	r6,0x2
8000b9b0:	c3 40       	breq	8000ba18 <__pow5mult+0x88>
8000b9b2:	6e 95       	ld.w	r5,r7[0x24]
8000b9b4:	58 05       	cp.w	r5,0
8000b9b6:	c0 91       	brne	8000b9c8 <__pow5mult+0x38>
8000b9b8:	31 0c       	mov	r12,16
8000b9ba:	fe b0 fa f3 	rcall	8000afa0 <malloc>
8000b9be:	99 35       	st.w	r12[0xc],r5
8000b9c0:	8f 9c       	st.w	r7[0x24],r12
8000b9c2:	99 15       	st.w	r12[0x4],r5
8000b9c4:	99 25       	st.w	r12[0x8],r5
8000b9c6:	99 05       	st.w	r12[0x0],r5
8000b9c8:	6e 93       	ld.w	r3,r7[0x24]
8000b9ca:	66 25       	ld.w	r5,r3[0x8]
8000b9cc:	58 05       	cp.w	r5,0
8000b9ce:	c0 c1       	brne	8000b9e6 <__pow5mult+0x56>
8000b9d0:	e0 6b 02 71 	mov	r11,625
8000b9d4:	0e 9c       	mov	r12,r7
8000b9d6:	c9 7f       	rcall	8000b904 <__i2b>
8000b9d8:	87 2c       	st.w	r3[0x8],r12
8000b9da:	30 08       	mov	r8,0
8000b9dc:	18 95       	mov	r5,r12
8000b9de:	99 08       	st.w	r12[0x0],r8
8000b9e0:	c0 38       	rjmp	8000b9e6 <__pow5mult+0x56>
8000b9e2:	06 9c       	mov	r12,r3
8000b9e4:	18 95       	mov	r5,r12
8000b9e6:	ed b6 00 00 	bld	r6,0x0
8000b9ea:	c0 b1       	brne	8000ba00 <__pow5mult+0x70>
8000b9ec:	08 9b       	mov	r11,r4
8000b9ee:	0a 9a       	mov	r10,r5
8000b9f0:	0e 9c       	mov	r12,r7
8000b9f2:	c0 9f       	rcall	8000b804 <__multiply>
8000b9f4:	08 9b       	mov	r11,r4
8000b9f6:	18 93       	mov	r3,r12
8000b9f8:	0e 9c       	mov	r12,r7
8000b9fa:	06 94       	mov	r4,r3
8000b9fc:	fe b0 fd b6 	rcall	8000b568 <_Bfree>
8000ba00:	a1 56       	asr	r6,0x1
8000ba02:	c0 b0       	breq	8000ba18 <__pow5mult+0x88>
8000ba04:	6a 03       	ld.w	r3,r5[0x0]
8000ba06:	58 03       	cp.w	r3,0
8000ba08:	ce d1       	brne	8000b9e2 <__pow5mult+0x52>
8000ba0a:	0a 9a       	mov	r10,r5
8000ba0c:	0a 9b       	mov	r11,r5
8000ba0e:	0e 9c       	mov	r12,r7
8000ba10:	cf ae       	rcall	8000b804 <__multiply>
8000ba12:	8b 0c       	st.w	r5[0x0],r12
8000ba14:	99 03       	st.w	r12[0x0],r3
8000ba16:	ce 7b       	rjmp	8000b9e4 <__pow5mult+0x54>
8000ba18:	08 9c       	mov	r12,r4
8000ba1a:	d8 32       	popm	r0-r7,pc

8000ba1c <_realloc_r>:
8000ba1c:	d4 31       	pushm	r0-r7,lr
8000ba1e:	20 1d       	sub	sp,4
8000ba20:	16 94       	mov	r4,r11
8000ba22:	18 92       	mov	r2,r12
8000ba24:	14 9b       	mov	r11,r10
8000ba26:	58 04       	cp.w	r4,0
8000ba28:	c0 51       	brne	8000ba32 <_realloc_r+0x16>
8000ba2a:	fe b0 fa c3 	rcall	8000afb0 <_malloc_r>
8000ba2e:	18 95       	mov	r5,r12
8000ba30:	c5 39       	rjmp	8000bcd6 <_realloc_r+0x2ba>
8000ba32:	50 0a       	stdsp	sp[0x0],r10
8000ba34:	fe b0 fd 07 	rcall	8000b442 <__malloc_lock>
8000ba38:	40 0b       	lddsp	r11,sp[0x0]
8000ba3a:	f6 c8 ff f5 	sub	r8,r11,-11
8000ba3e:	e8 c1 00 08 	sub	r1,r4,8
8000ba42:	10 96       	mov	r6,r8
8000ba44:	62 1c       	ld.w	r12,r1[0x4]
8000ba46:	e0 16 ff f8 	andl	r6,0xfff8
8000ba4a:	59 68       	cp.w	r8,22
8000ba4c:	f9 b6 08 10 	movls	r6,16
8000ba50:	16 36       	cp.w	r6,r11
8000ba52:	5f 38       	srlo	r8
8000ba54:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
8000ba58:	c0 50       	breq	8000ba62 <_realloc_r+0x46>
8000ba5a:	30 c8       	mov	r8,12
8000ba5c:	30 05       	mov	r5,0
8000ba5e:	85 38       	st.w	r2[0xc],r8
8000ba60:	c3 b9       	rjmp	8000bcd6 <_realloc_r+0x2ba>
8000ba62:	18 90       	mov	r0,r12
8000ba64:	e0 10 ff fc 	andl	r0,0xfffc
8000ba68:	0c 30       	cp.w	r0,r6
8000ba6a:	e0 84 01 0b 	brge	8000bc80 <_realloc_r+0x264>
8000ba6e:	e0 68 00 fc 	mov	r8,252
8000ba72:	e2 00 00 09 	add	r9,r1,r0
8000ba76:	70 25       	ld.w	r5,r8[0x8]
8000ba78:	0a 39       	cp.w	r9,r5
8000ba7a:	c0 90       	breq	8000ba8c <_realloc_r+0x70>
8000ba7c:	72 1a       	ld.w	r10,r9[0x4]
8000ba7e:	a1 ca       	cbr	r10,0x0
8000ba80:	f2 0a 00 0a 	add	r10,r9,r10
8000ba84:	74 1a       	ld.w	r10,r10[0x4]
8000ba86:	ed ba 00 00 	bld	r10,0x0
8000ba8a:	c2 20       	breq	8000bace <_realloc_r+0xb2>
8000ba8c:	72 1a       	ld.w	r10,r9[0x4]
8000ba8e:	e0 1a ff fc 	andl	r10,0xfffc
8000ba92:	f4 00 00 03 	add	r3,r10,r0
8000ba96:	0a 39       	cp.w	r9,r5
8000ba98:	c1 31       	brne	8000babe <_realloc_r+0xa2>
8000ba9a:	ec c7 ff f0 	sub	r7,r6,-16
8000ba9e:	0e 33       	cp.w	r3,r7
8000baa0:	c1 95       	brlt	8000bad2 <_realloc_r+0xb6>
8000baa2:	e2 06 00 09 	add	r9,r1,r6
8000baa6:	0c 13       	sub	r3,r6
8000baa8:	a1 a3       	sbr	r3,0x0
8000baaa:	93 13       	st.w	r9[0x4],r3
8000baac:	91 29       	st.w	r8[0x8],r9
8000baae:	04 9c       	mov	r12,r2
8000bab0:	62 18       	ld.w	r8,r1[0x4]
8000bab2:	08 95       	mov	r5,r4
8000bab4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000bab8:	10 46       	or	r6,r8
8000baba:	83 16       	st.w	r1[0x4],r6
8000babc:	c0 b9       	rjmp	8000bcd2 <_realloc_r+0x2b6>
8000babe:	0c 33       	cp.w	r3,r6
8000bac0:	c0 95       	brlt	8000bad2 <_realloc_r+0xb6>
8000bac2:	72 28       	ld.w	r8,r9[0x8]
8000bac4:	02 97       	mov	r7,r1
8000bac6:	72 39       	ld.w	r9,r9[0xc]
8000bac8:	93 28       	st.w	r9[0x8],r8
8000baca:	91 39       	st.w	r8[0xc],r9
8000bacc:	cd c8       	rjmp	8000bc84 <_realloc_r+0x268>
8000bace:	30 0a       	mov	r10,0
8000bad0:	14 99       	mov	r9,r10
8000bad2:	ed bc 00 00 	bld	r12,0x0
8000bad6:	e0 80 00 95 	breq	8000bc00 <_realloc_r+0x1e4>
8000bada:	62 07       	ld.w	r7,r1[0x0]
8000badc:	e2 07 01 07 	sub	r7,r1,r7
8000bae0:	6e 1c       	ld.w	r12,r7[0x4]
8000bae2:	e0 1c ff fc 	andl	r12,0xfffc
8000bae6:	58 09       	cp.w	r9,0
8000bae8:	c5 60       	breq	8000bb94 <_realloc_r+0x178>
8000baea:	f8 00 00 03 	add	r3,r12,r0
8000baee:	0a 39       	cp.w	r9,r5
8000baf0:	c4 81       	brne	8000bb80 <_realloc_r+0x164>
8000baf2:	14 03       	add	r3,r10
8000baf4:	ec c9 ff f0 	sub	r9,r6,-16
8000baf8:	12 33       	cp.w	r3,r9
8000bafa:	c4 d5       	brlt	8000bb94 <_realloc_r+0x178>
8000bafc:	6e 3a       	ld.w	r10,r7[0xc]
8000bafe:	6e 29       	ld.w	r9,r7[0x8]
8000bb00:	95 29       	st.w	r10[0x8],r9
8000bb02:	93 3a       	st.w	r9[0xc],r10
8000bb04:	ee c5 ff f8 	sub	r5,r7,-8
8000bb08:	e0 ca 00 04 	sub	r10,r0,4
8000bb0c:	e0 4a 00 24 	cp.w	r10,36
8000bb10:	e0 8b 00 25 	brhi	8000bb5a <_realloc_r+0x13e>
8000bb14:	0a 99       	mov	r9,r5
8000bb16:	59 3a       	cp.w	r10,19
8000bb18:	e0 88 00 1a 	brls	8000bb4c <_realloc_r+0x130>
8000bb1c:	09 09       	ld.w	r9,r4++
8000bb1e:	8b 09       	st.w	r5[0x0],r9
8000bb20:	09 09       	ld.w	r9,r4++
8000bb22:	8f 39       	st.w	r7[0xc],r9
8000bb24:	ee c9 ff f0 	sub	r9,r7,-16
8000bb28:	59 ba       	cp.w	r10,27
8000bb2a:	e0 88 00 11 	brls	8000bb4c <_realloc_r+0x130>
8000bb2e:	09 0b       	ld.w	r11,r4++
8000bb30:	93 0b       	st.w	r9[0x0],r11
8000bb32:	09 09       	ld.w	r9,r4++
8000bb34:	8f 59       	st.w	r7[0x14],r9
8000bb36:	ee c9 ff e8 	sub	r9,r7,-24
8000bb3a:	e0 4a 00 24 	cp.w	r10,36
8000bb3e:	c0 71       	brne	8000bb4c <_realloc_r+0x130>
8000bb40:	09 0a       	ld.w	r10,r4++
8000bb42:	93 0a       	st.w	r9[0x0],r10
8000bb44:	ee c9 ff e0 	sub	r9,r7,-32
8000bb48:	09 0a       	ld.w	r10,r4++
8000bb4a:	8f 7a       	st.w	r7[0x1c],r10
8000bb4c:	09 0a       	ld.w	r10,r4++
8000bb4e:	12 aa       	st.w	r9++,r10
8000bb50:	68 0a       	ld.w	r10,r4[0x0]
8000bb52:	93 0a       	st.w	r9[0x0],r10
8000bb54:	68 1a       	ld.w	r10,r4[0x4]
8000bb56:	93 1a       	st.w	r9[0x4],r10
8000bb58:	c0 78       	rjmp	8000bb66 <_realloc_r+0x14a>
8000bb5a:	50 08       	stdsp	sp[0x0],r8
8000bb5c:	08 9b       	mov	r11,r4
8000bb5e:	0a 9c       	mov	r12,r5
8000bb60:	fe b0 fc 4b 	rcall	8000b3f6 <memmove>
8000bb64:	40 08       	lddsp	r8,sp[0x0]
8000bb66:	ee 06 00 09 	add	r9,r7,r6
8000bb6a:	0c 13       	sub	r3,r6
8000bb6c:	a1 a3       	sbr	r3,0x0
8000bb6e:	93 13       	st.w	r9[0x4],r3
8000bb70:	91 29       	st.w	r8[0x8],r9
8000bb72:	04 9c       	mov	r12,r2
8000bb74:	6e 18       	ld.w	r8,r7[0x4]
8000bb76:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000bb7a:	10 46       	or	r6,r8
8000bb7c:	8f 16       	st.w	r7[0x4],r6
8000bb7e:	ca a8       	rjmp	8000bcd2 <_realloc_r+0x2b6>
8000bb80:	14 03       	add	r3,r10
8000bb82:	0c 33       	cp.w	r3,r6
8000bb84:	c0 85       	brlt	8000bb94 <_realloc_r+0x178>
8000bb86:	72 28       	ld.w	r8,r9[0x8]
8000bb88:	72 39       	ld.w	r9,r9[0xc]
8000bb8a:	93 28       	st.w	r9[0x8],r8
8000bb8c:	91 39       	st.w	r8[0xc],r9
8000bb8e:	6e 28       	ld.w	r8,r7[0x8]
8000bb90:	6e 39       	ld.w	r9,r7[0xc]
8000bb92:	c0 78       	rjmp	8000bba0 <_realloc_r+0x184>
8000bb94:	f8 00 00 03 	add	r3,r12,r0
8000bb98:	0c 33       	cp.w	r3,r6
8000bb9a:	c3 35       	brlt	8000bc00 <_realloc_r+0x1e4>
8000bb9c:	6e 39       	ld.w	r9,r7[0xc]
8000bb9e:	6e 28       	ld.w	r8,r7[0x8]
8000bba0:	93 28       	st.w	r9[0x8],r8
8000bba2:	91 39       	st.w	r8[0xc],r9
8000bba4:	e0 ca 00 04 	sub	r10,r0,4
8000bba8:	ee cc ff f8 	sub	r12,r7,-8
8000bbac:	e0 4a 00 24 	cp.w	r10,36
8000bbb0:	e0 8b 00 24 	brhi	8000bbf8 <_realloc_r+0x1dc>
8000bbb4:	59 3a       	cp.w	r10,19
8000bbb6:	e0 88 00 1a 	brls	8000bbea <_realloc_r+0x1ce>
8000bbba:	09 08       	ld.w	r8,r4++
8000bbbc:	99 08       	st.w	r12[0x0],r8
8000bbbe:	09 08       	ld.w	r8,r4++
8000bbc0:	8f 38       	st.w	r7[0xc],r8
8000bbc2:	ee cc ff f0 	sub	r12,r7,-16
8000bbc6:	59 ba       	cp.w	r10,27
8000bbc8:	e0 88 00 11 	brls	8000bbea <_realloc_r+0x1ce>
8000bbcc:	09 08       	ld.w	r8,r4++
8000bbce:	99 08       	st.w	r12[0x0],r8
8000bbd0:	09 08       	ld.w	r8,r4++
8000bbd2:	8f 58       	st.w	r7[0x14],r8
8000bbd4:	ee cc ff e8 	sub	r12,r7,-24
8000bbd8:	e0 4a 00 24 	cp.w	r10,36
8000bbdc:	c0 71       	brne	8000bbea <_realloc_r+0x1ce>
8000bbde:	09 08       	ld.w	r8,r4++
8000bbe0:	99 08       	st.w	r12[0x0],r8
8000bbe2:	ee cc ff e0 	sub	r12,r7,-32
8000bbe6:	09 08       	ld.w	r8,r4++
8000bbe8:	8f 78       	st.w	r7[0x1c],r8
8000bbea:	09 08       	ld.w	r8,r4++
8000bbec:	18 a8       	st.w	r12++,r8
8000bbee:	68 08       	ld.w	r8,r4[0x0]
8000bbf0:	99 08       	st.w	r12[0x0],r8
8000bbf2:	68 18       	ld.w	r8,r4[0x4]
8000bbf4:	99 18       	st.w	r12[0x4],r8
8000bbf6:	c4 78       	rjmp	8000bc84 <_realloc_r+0x268>
8000bbf8:	08 9b       	mov	r11,r4
8000bbfa:	fe b0 fb fe 	rcall	8000b3f6 <memmove>
8000bbfe:	c4 38       	rjmp	8000bc84 <_realloc_r+0x268>
8000bc00:	04 9c       	mov	r12,r2
8000bc02:	fe b0 f9 d7 	rcall	8000afb0 <_malloc_r>
8000bc06:	18 95       	mov	r5,r12
8000bc08:	c3 a0       	breq	8000bc7c <_realloc_r+0x260>
8000bc0a:	62 18       	ld.w	r8,r1[0x4]
8000bc0c:	f8 c9 00 08 	sub	r9,r12,8
8000bc10:	a1 c8       	cbr	r8,0x0
8000bc12:	e2 08 00 08 	add	r8,r1,r8
8000bc16:	10 39       	cp.w	r9,r8
8000bc18:	c0 71       	brne	8000bc26 <_realloc_r+0x20a>
8000bc1a:	72 13       	ld.w	r3,r9[0x4]
8000bc1c:	02 97       	mov	r7,r1
8000bc1e:	e0 13 ff fc 	andl	r3,0xfffc
8000bc22:	00 03       	add	r3,r0
8000bc24:	c3 08       	rjmp	8000bc84 <_realloc_r+0x268>
8000bc26:	e0 ca 00 04 	sub	r10,r0,4
8000bc2a:	e0 4a 00 24 	cp.w	r10,36
8000bc2e:	e0 8b 00 20 	brhi	8000bc6e <_realloc_r+0x252>
8000bc32:	08 99       	mov	r9,r4
8000bc34:	18 98       	mov	r8,r12
8000bc36:	59 3a       	cp.w	r10,19
8000bc38:	e0 88 00 14 	brls	8000bc60 <_realloc_r+0x244>
8000bc3c:	13 0b       	ld.w	r11,r9++
8000bc3e:	10 ab       	st.w	r8++,r11
8000bc40:	13 0b       	ld.w	r11,r9++
8000bc42:	10 ab       	st.w	r8++,r11
8000bc44:	59 ba       	cp.w	r10,27
8000bc46:	e0 88 00 0d 	brls	8000bc60 <_realloc_r+0x244>
8000bc4a:	13 0b       	ld.w	r11,r9++
8000bc4c:	10 ab       	st.w	r8++,r11
8000bc4e:	13 0b       	ld.w	r11,r9++
8000bc50:	10 ab       	st.w	r8++,r11
8000bc52:	e0 4a 00 24 	cp.w	r10,36
8000bc56:	c0 51       	brne	8000bc60 <_realloc_r+0x244>
8000bc58:	13 0a       	ld.w	r10,r9++
8000bc5a:	10 aa       	st.w	r8++,r10
8000bc5c:	13 0a       	ld.w	r10,r9++
8000bc5e:	10 aa       	st.w	r8++,r10
8000bc60:	13 0a       	ld.w	r10,r9++
8000bc62:	10 aa       	st.w	r8++,r10
8000bc64:	72 0a       	ld.w	r10,r9[0x0]
8000bc66:	91 0a       	st.w	r8[0x0],r10
8000bc68:	72 19       	ld.w	r9,r9[0x4]
8000bc6a:	91 19       	st.w	r8[0x4],r9
8000bc6c:	c0 48       	rjmp	8000bc74 <_realloc_r+0x258>
8000bc6e:	08 9b       	mov	r11,r4
8000bc70:	fe b0 fb c3 	rcall	8000b3f6 <memmove>
8000bc74:	08 9b       	mov	r11,r4
8000bc76:	04 9c       	mov	r12,r2
8000bc78:	fe b0 f6 f6 	rcall	8000aa64 <_free_r>
8000bc7c:	04 9c       	mov	r12,r2
8000bc7e:	c2 a8       	rjmp	8000bcd2 <_realloc_r+0x2b6>
8000bc80:	00 93       	mov	r3,r0
8000bc82:	02 97       	mov	r7,r1
8000bc84:	e6 06 01 09 	sub	r9,r3,r6
8000bc88:	6e 18       	ld.w	r8,r7[0x4]
8000bc8a:	58 f9       	cp.w	r9,15
8000bc8c:	e0 88 00 16 	brls	8000bcb8 <_realloc_r+0x29c>
8000bc90:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000bc94:	ed e8 10 08 	or	r8,r6,r8
8000bc98:	8f 18       	st.w	r7[0x4],r8
8000bc9a:	12 98       	mov	r8,r9
8000bc9c:	a1 a8       	sbr	r8,0x0
8000bc9e:	ee 06 00 0b 	add	r11,r7,r6
8000bca2:	f6 09 00 09 	add	r9,r11,r9
8000bca6:	97 18       	st.w	r11[0x4],r8
8000bca8:	72 18       	ld.w	r8,r9[0x4]
8000bcaa:	a1 a8       	sbr	r8,0x0
8000bcac:	2f 8b       	sub	r11,-8
8000bcae:	93 18       	st.w	r9[0x4],r8
8000bcb0:	04 9c       	mov	r12,r2
8000bcb2:	fe b0 f6 d9 	rcall	8000aa64 <_free_r>
8000bcb6:	c0 b8       	rjmp	8000bccc <_realloc_r+0x2b0>
8000bcb8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000bcbc:	e7 e8 10 08 	or	r8,r3,r8
8000bcc0:	8f 18       	st.w	r7[0x4],r8
8000bcc2:	ee 03 00 03 	add	r3,r7,r3
8000bcc6:	66 18       	ld.w	r8,r3[0x4]
8000bcc8:	a1 a8       	sbr	r8,0x0
8000bcca:	87 18       	st.w	r3[0x4],r8
8000bccc:	04 9c       	mov	r12,r2
8000bcce:	ee c5 ff f8 	sub	r5,r7,-8
8000bcd2:	fe b0 fb b9 	rcall	8000b444 <__malloc_unlock>
8000bcd6:	0a 9c       	mov	r12,r5
8000bcd8:	2f fd       	sub	sp,-4
8000bcda:	d8 32       	popm	r0-r7,pc

8000bcdc <__isinfd>:
8000bcdc:	14 98       	mov	r8,r10
8000bcde:	fc 19 7f f0 	movh	r9,0x7ff0
8000bce2:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000bce6:	f0 0b 11 00 	rsub	r11,r8,0
8000bcea:	f7 e8 10 08 	or	r8,r11,r8
8000bcee:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000bcf2:	f2 08 01 08 	sub	r8,r9,r8
8000bcf6:	f0 0c 11 00 	rsub	r12,r8,0
8000bcfa:	f9 e8 10 08 	or	r8,r12,r8
8000bcfe:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000bd02:	2f fc       	sub	r12,-1
8000bd04:	5e fc       	retal	r12

8000bd06 <__isnand>:
8000bd06:	14 98       	mov	r8,r10
8000bd08:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000bd0c:	f0 0c 11 00 	rsub	r12,r8,0
8000bd10:	10 4c       	or	r12,r8
8000bd12:	fc 18 7f f0 	movh	r8,0x7ff0
8000bd16:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000bd1a:	f0 0c 01 0c 	sub	r12,r8,r12
8000bd1e:	bf 9c       	lsr	r12,0x1f
8000bd20:	5e fc       	retal	r12
8000bd22:	d7 03       	nop

8000bd24 <_sbrk_r>:
8000bd24:	d4 21       	pushm	r4-r7,lr
8000bd26:	30 08       	mov	r8,0
8000bd28:	18 97       	mov	r7,r12
8000bd2a:	e0 66 07 80 	mov	r6,1920
8000bd2e:	16 9c       	mov	r12,r11
8000bd30:	8d 08       	st.w	r6[0x0],r8
8000bd32:	ca fc       	rcall	8000be90 <_sbrk>
8000bd34:	5b fc       	cp.w	r12,-1
8000bd36:	c0 51       	brne	8000bd40 <_sbrk_r+0x1c>
8000bd38:	6c 08       	ld.w	r8,r6[0x0]
8000bd3a:	58 08       	cp.w	r8,0
8000bd3c:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bd40:	d8 22       	popm	r4-r7,pc
8000bd42:	d7 03       	nop

8000bd44 <__sclose>:
8000bd44:	d4 01       	pushm	lr
8000bd46:	96 7b       	ld.sh	r11,r11[0xe]
8000bd48:	cf ec       	rcall	8000bf44 <_close_r>
8000bd4a:	d8 02       	popm	pc

8000bd4c <__sseek>:
8000bd4c:	d4 21       	pushm	r4-r7,lr
8000bd4e:	16 97       	mov	r7,r11
8000bd50:	96 7b       	ld.sh	r11,r11[0xe]
8000bd52:	c8 5d       	rcall	8000c05c <_lseek_r>
8000bd54:	8e 68       	ld.sh	r8,r7[0xc]
8000bd56:	10 99       	mov	r9,r8
8000bd58:	ad c8       	cbr	r8,0xc
8000bd5a:	ad a9       	sbr	r9,0xc
8000bd5c:	5b fc       	cp.w	r12,-1
8000bd5e:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000bd62:	ef f9 1c 06 	st.hne	r7[0xc],r9
8000bd66:	ef fc 1a 15 	st.wne	r7[0x54],r12
8000bd6a:	d8 22       	popm	r4-r7,pc

8000bd6c <__swrite>:
8000bd6c:	d4 21       	pushm	r4-r7,lr
8000bd6e:	96 68       	ld.sh	r8,r11[0xc]
8000bd70:	16 97       	mov	r7,r11
8000bd72:	14 95       	mov	r5,r10
8000bd74:	12 94       	mov	r4,r9
8000bd76:	e2 18 01 00 	andl	r8,0x100,COH
8000bd7a:	18 96       	mov	r6,r12
8000bd7c:	c0 50       	breq	8000bd86 <__swrite+0x1a>
8000bd7e:	30 29       	mov	r9,2
8000bd80:	30 0a       	mov	r10,0
8000bd82:	96 7b       	ld.sh	r11,r11[0xe]
8000bd84:	c6 cd       	rcall	8000c05c <_lseek_r>
8000bd86:	8e 68       	ld.sh	r8,r7[0xc]
8000bd88:	ad c8       	cbr	r8,0xc
8000bd8a:	08 99       	mov	r9,r4
8000bd8c:	0a 9a       	mov	r10,r5
8000bd8e:	8e 7b       	ld.sh	r11,r7[0xe]
8000bd90:	0c 9c       	mov	r12,r6
8000bd92:	ae 68       	st.h	r7[0xc],r8
8000bd94:	c9 ac       	rcall	8000bec8 <_write_r>
8000bd96:	d8 22       	popm	r4-r7,pc

8000bd98 <__sread>:
8000bd98:	d4 21       	pushm	r4-r7,lr
8000bd9a:	16 97       	mov	r7,r11
8000bd9c:	96 7b       	ld.sh	r11,r11[0xe]
8000bd9e:	c7 1d       	rcall	8000c080 <_read_r>
8000bda0:	c0 65       	brlt	8000bdac <__sread+0x14>
8000bda2:	6f 58       	ld.w	r8,r7[0x54]
8000bda4:	18 08       	add	r8,r12
8000bda6:	ef 48 00 54 	st.w	r7[84],r8
8000bdaa:	d8 22       	popm	r4-r7,pc
8000bdac:	8e 68       	ld.sh	r8,r7[0xc]
8000bdae:	ad c8       	cbr	r8,0xc
8000bdb0:	ae 68       	st.h	r7[0xc],r8
8000bdb2:	d8 22       	popm	r4-r7,pc

8000bdb4 <strlen>:
8000bdb4:	30 09       	mov	r9,0
8000bdb6:	18 98       	mov	r8,r12
8000bdb8:	c0 28       	rjmp	8000bdbc <strlen+0x8>
8000bdba:	2f f8       	sub	r8,-1
8000bdbc:	11 8a       	ld.ub	r10,r8[0x0]
8000bdbe:	f2 0a 18 00 	cp.b	r10,r9
8000bdc2:	cf c1       	brne	8000bdba <strlen+0x6>
8000bdc4:	f0 0c 01 0c 	sub	r12,r8,r12
8000bdc8:	5e fc       	retal	r12
8000bdca:	d7 03       	nop

8000bdcc <_close>:
8000bdcc:	30 28       	mov	r8,2
8000bdce:	d6 73       	breakpoint
8000bdd0:	3f fc       	mov	r12,-1
8000bdd2:	35 8b       	mov	r11,88
8000bdd4:	58 0c       	cp.w	r12,0
8000bdd6:	5e 4c       	retge	r12
8000bdd8:	e0 6a 07 80 	mov	r10,1920
8000bddc:	95 0b       	st.w	r10[0x0],r11
8000bdde:	5e fc       	retal	r12

8000bde0 <_lseek>:
8000bde0:	30 58       	mov	r8,5
8000bde2:	d6 73       	breakpoint
8000bde4:	3f fc       	mov	r12,-1
8000bde6:	35 8b       	mov	r11,88
8000bde8:	58 0c       	cp.w	r12,0
8000bdea:	5e 4c       	retge	r12
8000bdec:	e0 6a 07 80 	mov	r10,1920
8000bdf0:	95 0b       	st.w	r10[0x0],r11
8000bdf2:	5e fc       	retal	r12

8000bdf4 <_read>:
8000bdf4:	30 38       	mov	r8,3
8000bdf6:	d6 73       	breakpoint
8000bdf8:	3f fc       	mov	r12,-1
8000bdfa:	35 8b       	mov	r11,88
8000bdfc:	58 0c       	cp.w	r12,0
8000bdfe:	5e 4c       	retge	r12
8000be00:	e0 6a 07 80 	mov	r10,1920
8000be04:	95 0b       	st.w	r10[0x0],r11
8000be06:	5e fc       	retal	r12

8000be08 <_write>:
8000be08:	30 48       	mov	r8,4
8000be0a:	d6 73       	breakpoint
8000be0c:	3f fc       	mov	r12,-1
8000be0e:	35 8b       	mov	r11,88
8000be10:	58 0c       	cp.w	r12,0
8000be12:	5e 4c       	retge	r12
8000be14:	e0 6a 07 80 	mov	r10,1920
8000be18:	95 0b       	st.w	r10[0x0],r11
8000be1a:	5e fc       	retal	r12

8000be1c <isatty>:
8000be1c:	30 b8       	mov	r8,11
8000be1e:	d6 73       	breakpoint
8000be20:	3f fc       	mov	r12,-1
8000be22:	35 8b       	mov	r11,88
8000be24:	58 0c       	cp.w	r12,0
8000be26:	5e 4c       	retge	r12
8000be28:	e0 6a 07 80 	mov	r10,1920
8000be2c:	95 0b       	st.w	r10[0x0],r11
8000be2e:	5e fc       	retal	r12

8000be30 <_fstat_host>:
8000be30:	30 98       	mov	r8,9
8000be32:	d6 73       	breakpoint
8000be34:	3f fc       	mov	r12,-1
8000be36:	35 8b       	mov	r11,88
8000be38:	58 0c       	cp.w	r12,0
8000be3a:	5e 4c       	retge	r12
8000be3c:	e0 6a 07 80 	mov	r10,1920
8000be40:	95 0b       	st.w	r10[0x0],r11
8000be42:	5e fc       	retal	r12

8000be44 <_fstat>:
8000be44:	d4 21       	pushm	r4-r7,lr
8000be46:	21 0d       	sub	sp,64
8000be48:	16 97       	mov	r7,r11
8000be4a:	1a 9b       	mov	r11,sp
8000be4c:	cf 2f       	rcall	8000be30 <_fstat_host>
8000be4e:	c0 34       	brge	8000be54 <_fstat+0x10>
8000be50:	3f fc       	mov	r12,-1
8000be52:	c1 c8       	rjmp	8000be8a <_fstat+0x46>
8000be54:	40 08       	lddsp	r8,sp[0x0]
8000be56:	ae 08       	st.h	r7[0x0],r8
8000be58:	40 18       	lddsp	r8,sp[0x4]
8000be5a:	ae 18       	st.h	r7[0x2],r8
8000be5c:	40 28       	lddsp	r8,sp[0x8]
8000be5e:	8f 18       	st.w	r7[0x4],r8
8000be60:	40 38       	lddsp	r8,sp[0xc]
8000be62:	ae 48       	st.h	r7[0x8],r8
8000be64:	40 48       	lddsp	r8,sp[0x10]
8000be66:	ae 58       	st.h	r7[0xa],r8
8000be68:	40 58       	lddsp	r8,sp[0x14]
8000be6a:	ae 68       	st.h	r7[0xc],r8
8000be6c:	40 68       	lddsp	r8,sp[0x18]
8000be6e:	ae 78       	st.h	r7[0xe],r8
8000be70:	40 88       	lddsp	r8,sp[0x20]
8000be72:	8f 48       	st.w	r7[0x10],r8
8000be74:	40 a8       	lddsp	r8,sp[0x28]
8000be76:	8f b8       	st.w	r7[0x2c],r8
8000be78:	40 c8       	lddsp	r8,sp[0x30]
8000be7a:	8f c8       	st.w	r7[0x30],r8
8000be7c:	40 d8       	lddsp	r8,sp[0x34]
8000be7e:	8f 58       	st.w	r7[0x14],r8
8000be80:	40 e8       	lddsp	r8,sp[0x38]
8000be82:	30 0c       	mov	r12,0
8000be84:	8f 78       	st.w	r7[0x1c],r8
8000be86:	40 f8       	lddsp	r8,sp[0x3c]
8000be88:	8f 98       	st.w	r7[0x24],r8
8000be8a:	2f 0d       	sub	sp,-64
8000be8c:	d8 22       	popm	r4-r7,pc
8000be8e:	d7 03       	nop

8000be90 <_sbrk>:
8000be90:	d4 01       	pushm	lr
8000be92:	e0 68 06 60 	mov	r8,1632
8000be96:	70 09       	ld.w	r9,r8[0x0]
8000be98:	58 09       	cp.w	r9,0
8000be9a:	c0 41       	brne	8000bea2 <_sbrk+0x12>
8000be9c:	e0 69 07 88 	mov	r9,1928
8000bea0:	91 09       	st.w	r8[0x0],r9
8000bea2:	e0 69 06 60 	mov	r9,1632
8000bea6:	e0 6a 30 00 	mov	r10,12288
8000beaa:	72 08       	ld.w	r8,r9[0x0]
8000beac:	f0 0c 00 0c 	add	r12,r8,r12
8000beb0:	14 3c       	cp.w	r12,r10
8000beb2:	e0 8b 00 04 	brhi	8000beba <_sbrk+0x2a>
8000beb6:	93 0c       	st.w	r9[0x0],r12
8000beb8:	c0 58       	rjmp	8000bec2 <_sbrk+0x32>
8000beba:	c5 5c       	rcall	8000bf64 <__errno>
8000bebc:	30 c8       	mov	r8,12
8000bebe:	99 08       	st.w	r12[0x0],r8
8000bec0:	3f f8       	mov	r8,-1
8000bec2:	10 9c       	mov	r12,r8
8000bec4:	d8 02       	popm	pc
8000bec6:	d7 03       	nop

8000bec8 <_write_r>:
8000bec8:	d4 21       	pushm	r4-r7,lr
8000beca:	16 98       	mov	r8,r11
8000becc:	18 97       	mov	r7,r12
8000bece:	10 9c       	mov	r12,r8
8000bed0:	30 08       	mov	r8,0
8000bed2:	14 9b       	mov	r11,r10
8000bed4:	e0 66 07 80 	mov	r6,1920
8000bed8:	12 9a       	mov	r10,r9
8000beda:	8d 08       	st.w	r6[0x0],r8
8000bedc:	c9 6f       	rcall	8000be08 <_write>
8000bede:	5b fc       	cp.w	r12,-1
8000bee0:	c0 51       	brne	8000beea <_write_r+0x22>
8000bee2:	6c 08       	ld.w	r8,r6[0x0]
8000bee4:	58 08       	cp.w	r8,0
8000bee6:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000beea:	d8 22       	popm	r4-r7,pc

8000beec <_calloc_r>:
8000beec:	d4 21       	pushm	r4-r7,lr
8000beee:	f4 0b 02 4b 	mul	r11,r10,r11
8000bef2:	fe b0 f8 5f 	rcall	8000afb0 <_malloc_r>
8000bef6:	18 97       	mov	r7,r12
8000bef8:	c2 30       	breq	8000bf3e <_calloc_r+0x52>
8000befa:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000befe:	e0 1a ff fc 	andl	r10,0xfffc
8000bf02:	20 4a       	sub	r10,4
8000bf04:	e0 4a 00 24 	cp.w	r10,36
8000bf08:	e0 8b 00 18 	brhi	8000bf38 <_calloc_r+0x4c>
8000bf0c:	18 98       	mov	r8,r12
8000bf0e:	59 3a       	cp.w	r10,19
8000bf10:	e0 88 00 0f 	brls	8000bf2e <_calloc_r+0x42>
8000bf14:	30 09       	mov	r9,0
8000bf16:	10 a9       	st.w	r8++,r9
8000bf18:	10 a9       	st.w	r8++,r9
8000bf1a:	59 ba       	cp.w	r10,27
8000bf1c:	e0 88 00 09 	brls	8000bf2e <_calloc_r+0x42>
8000bf20:	10 a9       	st.w	r8++,r9
8000bf22:	10 a9       	st.w	r8++,r9
8000bf24:	e0 4a 00 24 	cp.w	r10,36
8000bf28:	c0 31       	brne	8000bf2e <_calloc_r+0x42>
8000bf2a:	10 a9       	st.w	r8++,r9
8000bf2c:	10 a9       	st.w	r8++,r9
8000bf2e:	30 09       	mov	r9,0
8000bf30:	10 a9       	st.w	r8++,r9
8000bf32:	91 19       	st.w	r8[0x4],r9
8000bf34:	91 09       	st.w	r8[0x0],r9
8000bf36:	c0 48       	rjmp	8000bf3e <_calloc_r+0x52>
8000bf38:	30 0b       	mov	r11,0
8000bf3a:	fe b0 fa 7d 	rcall	8000b434 <memset>
8000bf3e:	0e 9c       	mov	r12,r7
8000bf40:	d8 22       	popm	r4-r7,pc
8000bf42:	d7 03       	nop

8000bf44 <_close_r>:
8000bf44:	d4 21       	pushm	r4-r7,lr
8000bf46:	30 08       	mov	r8,0
8000bf48:	18 97       	mov	r7,r12
8000bf4a:	e0 66 07 80 	mov	r6,1920
8000bf4e:	16 9c       	mov	r12,r11
8000bf50:	8d 08       	st.w	r6[0x0],r8
8000bf52:	c3 df       	rcall	8000bdcc <_close>
8000bf54:	5b fc       	cp.w	r12,-1
8000bf56:	c0 51       	brne	8000bf60 <_close_r+0x1c>
8000bf58:	6c 08       	ld.w	r8,r6[0x0]
8000bf5a:	58 08       	cp.w	r8,0
8000bf5c:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bf60:	d8 22       	popm	r4-r7,pc
8000bf62:	d7 03       	nop

8000bf64 <__errno>:
8000bf64:	e0 68 00 f8 	mov	r8,248
8000bf68:	70 0c       	ld.w	r12,r8[0x0]
8000bf6a:	2f 4c       	sub	r12,-12
8000bf6c:	5e fc       	retal	r12
8000bf6e:	d7 03       	nop

8000bf70 <_fclose_r>:
8000bf70:	d4 21       	pushm	r4-r7,lr
8000bf72:	18 96       	mov	r6,r12
8000bf74:	16 97       	mov	r7,r11
8000bf76:	58 0b       	cp.w	r11,0
8000bf78:	c0 31       	brne	8000bf7e <_fclose_r+0xe>
8000bf7a:	16 95       	mov	r5,r11
8000bf7c:	c5 38       	rjmp	8000c022 <_fclose_r+0xb2>
8000bf7e:	fe b0 f4 87 	rcall	8000a88c <__sfp_lock_acquire>
8000bf82:	58 06       	cp.w	r6,0
8000bf84:	c0 70       	breq	8000bf92 <_fclose_r+0x22>
8000bf86:	6c 68       	ld.w	r8,r6[0x18]
8000bf88:	58 08       	cp.w	r8,0
8000bf8a:	c0 41       	brne	8000bf92 <_fclose_r+0x22>
8000bf8c:	0c 9c       	mov	r12,r6
8000bf8e:	fe b0 f4 d1 	rcall	8000a930 <__sinit>
8000bf92:	fe c8 ea 86 	sub	r8,pc,-5498
8000bf96:	10 37       	cp.w	r7,r8
8000bf98:	c0 31       	brne	8000bf9e <_fclose_r+0x2e>
8000bf9a:	6c 07       	ld.w	r7,r6[0x0]
8000bf9c:	c0 c8       	rjmp	8000bfb4 <_fclose_r+0x44>
8000bf9e:	fe c8 ea 72 	sub	r8,pc,-5518
8000bfa2:	10 37       	cp.w	r7,r8
8000bfa4:	c0 31       	brne	8000bfaa <_fclose_r+0x3a>
8000bfa6:	6c 17       	ld.w	r7,r6[0x4]
8000bfa8:	c0 68       	rjmp	8000bfb4 <_fclose_r+0x44>
8000bfaa:	fe c8 ea 5e 	sub	r8,pc,-5538
8000bfae:	10 37       	cp.w	r7,r8
8000bfb0:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000bfb4:	8e 69       	ld.sh	r9,r7[0xc]
8000bfb6:	30 08       	mov	r8,0
8000bfb8:	f0 09 19 00 	cp.h	r9,r8
8000bfbc:	c0 51       	brne	8000bfc6 <_fclose_r+0x56>
8000bfbe:	fe b0 f4 68 	rcall	8000a88e <__sfp_lock_release>
8000bfc2:	30 05       	mov	r5,0
8000bfc4:	c2 f8       	rjmp	8000c022 <_fclose_r+0xb2>
8000bfc6:	0e 9b       	mov	r11,r7
8000bfc8:	0c 9c       	mov	r12,r6
8000bfca:	fe b0 f3 db 	rcall	8000a780 <_fflush_r>
8000bfce:	6e c8       	ld.w	r8,r7[0x30]
8000bfd0:	18 95       	mov	r5,r12
8000bfd2:	58 08       	cp.w	r8,0
8000bfd4:	c0 60       	breq	8000bfe0 <_fclose_r+0x70>
8000bfd6:	6e 8b       	ld.w	r11,r7[0x20]
8000bfd8:	0c 9c       	mov	r12,r6
8000bfda:	5d 18       	icall	r8
8000bfdc:	f9 b5 05 ff 	movlt	r5,-1
8000bfe0:	8e 68       	ld.sh	r8,r7[0xc]
8000bfe2:	ed b8 00 07 	bld	r8,0x7
8000bfe6:	c0 51       	brne	8000bff0 <_fclose_r+0x80>
8000bfe8:	6e 4b       	ld.w	r11,r7[0x10]
8000bfea:	0c 9c       	mov	r12,r6
8000bfec:	fe b0 f5 3c 	rcall	8000aa64 <_free_r>
8000bff0:	6e db       	ld.w	r11,r7[0x34]
8000bff2:	58 0b       	cp.w	r11,0
8000bff4:	c0 a0       	breq	8000c008 <_fclose_r+0x98>
8000bff6:	ee c8 ff bc 	sub	r8,r7,-68
8000bffa:	10 3b       	cp.w	r11,r8
8000bffc:	c0 40       	breq	8000c004 <_fclose_r+0x94>
8000bffe:	0c 9c       	mov	r12,r6
8000c000:	fe b0 f5 32 	rcall	8000aa64 <_free_r>
8000c004:	30 08       	mov	r8,0
8000c006:	8f d8       	st.w	r7[0x34],r8
8000c008:	6f 2b       	ld.w	r11,r7[0x48]
8000c00a:	58 0b       	cp.w	r11,0
8000c00c:	c0 70       	breq	8000c01a <_fclose_r+0xaa>
8000c00e:	0c 9c       	mov	r12,r6
8000c010:	fe b0 f5 2a 	rcall	8000aa64 <_free_r>
8000c014:	30 08       	mov	r8,0
8000c016:	ef 48 00 48 	st.w	r7[72],r8
8000c01a:	30 08       	mov	r8,0
8000c01c:	ae 68       	st.h	r7[0xc],r8
8000c01e:	fe b0 f4 38 	rcall	8000a88e <__sfp_lock_release>
8000c022:	0a 9c       	mov	r12,r5
8000c024:	d8 22       	popm	r4-r7,pc
8000c026:	d7 03       	nop

8000c028 <fclose>:
8000c028:	d4 01       	pushm	lr
8000c02a:	e0 68 00 f8 	mov	r8,248
8000c02e:	18 9b       	mov	r11,r12
8000c030:	70 0c       	ld.w	r12,r8[0x0]
8000c032:	c9 ff       	rcall	8000bf70 <_fclose_r>
8000c034:	d8 02       	popm	pc
8000c036:	d7 03       	nop

8000c038 <_fstat_r>:
8000c038:	d4 21       	pushm	r4-r7,lr
8000c03a:	16 98       	mov	r8,r11
8000c03c:	18 97       	mov	r7,r12
8000c03e:	10 9c       	mov	r12,r8
8000c040:	30 08       	mov	r8,0
8000c042:	e0 66 07 80 	mov	r6,1920
8000c046:	14 9b       	mov	r11,r10
8000c048:	8d 08       	st.w	r6[0x0],r8
8000c04a:	cf de       	rcall	8000be44 <_fstat>
8000c04c:	5b fc       	cp.w	r12,-1
8000c04e:	c0 51       	brne	8000c058 <_fstat_r+0x20>
8000c050:	6c 08       	ld.w	r8,r6[0x0]
8000c052:	58 08       	cp.w	r8,0
8000c054:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c058:	d8 22       	popm	r4-r7,pc
8000c05a:	d7 03       	nop

8000c05c <_lseek_r>:
8000c05c:	d4 21       	pushm	r4-r7,lr
8000c05e:	16 98       	mov	r8,r11
8000c060:	18 97       	mov	r7,r12
8000c062:	10 9c       	mov	r12,r8
8000c064:	30 08       	mov	r8,0
8000c066:	14 9b       	mov	r11,r10
8000c068:	e0 66 07 80 	mov	r6,1920
8000c06c:	12 9a       	mov	r10,r9
8000c06e:	8d 08       	st.w	r6[0x0],r8
8000c070:	cb 8e       	rcall	8000bde0 <_lseek>
8000c072:	5b fc       	cp.w	r12,-1
8000c074:	c0 51       	brne	8000c07e <_lseek_r+0x22>
8000c076:	6c 08       	ld.w	r8,r6[0x0]
8000c078:	58 08       	cp.w	r8,0
8000c07a:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c07e:	d8 22       	popm	r4-r7,pc

8000c080 <_read_r>:
8000c080:	d4 21       	pushm	r4-r7,lr
8000c082:	16 98       	mov	r8,r11
8000c084:	18 97       	mov	r7,r12
8000c086:	10 9c       	mov	r12,r8
8000c088:	30 08       	mov	r8,0
8000c08a:	14 9b       	mov	r11,r10
8000c08c:	e0 66 07 80 	mov	r6,1920
8000c090:	12 9a       	mov	r10,r9
8000c092:	8d 08       	st.w	r6[0x0],r8
8000c094:	cb 0e       	rcall	8000bdf4 <_read>
8000c096:	5b fc       	cp.w	r12,-1
8000c098:	c0 51       	brne	8000c0a2 <_read_r+0x22>
8000c09a:	6c 08       	ld.w	r8,r6[0x0]
8000c09c:	58 08       	cp.w	r8,0
8000c09e:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c0a2:	d8 22       	popm	r4-r7,pc

8000c0a4 <__avr32_f64_mul>:
8000c0a4:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000c0a8:	e0 80 00 dc 	breq	8000c260 <__avr32_f64_mul_op1_zero>
8000c0ac:	d4 21       	pushm	r4-r7,lr
8000c0ae:	f7 e9 20 0e 	eor	lr,r11,r9
8000c0b2:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000c0b6:	30 15       	mov	r5,1
8000c0b8:	c4 30       	breq	8000c13e <__avr32_f64_mul_op1_subnormal>
8000c0ba:	ab 6b       	lsl	r11,0xa
8000c0bc:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
8000c0c0:	ab 6a       	lsl	r10,0xa
8000c0c2:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000c0c6:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000c0ca:	c5 c0       	breq	8000c182 <__avr32_f64_mul_op2_subnormal>
8000c0cc:	a1 78       	lsl	r8,0x1
8000c0ce:	5c f9       	rol	r9
8000c0d0:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
8000c0d4:	e0 47 07 ff 	cp.w	r7,2047
8000c0d8:	c7 70       	breq	8000c1c6 <__avr32_f64_mul_op_nan_or_inf>
8000c0da:	e0 46 07 ff 	cp.w	r6,2047
8000c0de:	c7 40       	breq	8000c1c6 <__avr32_f64_mul_op_nan_or_inf>
8000c0e0:	ee 06 00 0c 	add	r12,r7,r6
8000c0e4:	e0 2c 03 fe 	sub	r12,1022
8000c0e8:	f6 08 06 44 	mulu.d	r4,r11,r8
8000c0ec:	f4 09 07 44 	macu.d	r4,r10,r9
8000c0f0:	f4 08 06 46 	mulu.d	r6,r10,r8
8000c0f4:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000c0f8:	08 07       	add	r7,r4
8000c0fa:	f4 05 00 4a 	adc	r10,r10,r5
8000c0fe:	5c 0b       	acr	r11
8000c100:	ed bb 00 14 	bld	r11,0x14
8000c104:	c0 50       	breq	8000c10e <__avr32_f64_mul+0x6a>
8000c106:	a1 77       	lsl	r7,0x1
8000c108:	5c fa       	rol	r10
8000c10a:	5c fb       	rol	r11
8000c10c:	20 1c       	sub	r12,1
8000c10e:	58 0c       	cp.w	r12,0
8000c110:	e0 8a 00 6f 	brle	8000c1ee <__avr32_f64_mul_res_subnormal>
8000c114:	e0 4c 07 ff 	cp.w	r12,2047
8000c118:	e0 84 00 9c 	brge	8000c250 <__avr32_f64_mul_res_inf>
8000c11c:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
8000c120:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
8000c124:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000c128:	ee 17 80 00 	eorh	r7,0x8000
8000c12c:	f1 b7 04 20 	satu	r7,0x1
8000c130:	0e 0a       	add	r10,r7
8000c132:	5c 0b       	acr	r11
8000c134:	ed be 00 1f 	bld	lr,0x1f
8000c138:	ef bb 00 1f 	bst	r11,0x1f
8000c13c:	d8 22       	popm	r4-r7,pc

8000c13e <__avr32_f64_mul_op1_subnormal>:
8000c13e:	e4 1b 00 0f 	andh	r11,0xf
8000c142:	f4 0c 12 00 	clz	r12,r10
8000c146:	f6 06 12 00 	clz	r6,r11
8000c14a:	f7 bc 03 e1 	sublo	r12,-31
8000c14e:	f8 06 17 30 	movlo	r6,r12
8000c152:	f7 b6 02 01 	subhs	r6,1
8000c156:	e0 46 00 20 	cp.w	r6,32
8000c15a:	c0 d4       	brge	8000c174 <__avr32_f64_mul_op1_subnormal+0x36>
8000c15c:	ec 0c 11 20 	rsub	r12,r6,32
8000c160:	f6 06 09 4b 	lsl	r11,r11,r6
8000c164:	f4 0c 0a 4c 	lsr	r12,r10,r12
8000c168:	18 4b       	or	r11,r12
8000c16a:	f4 06 09 4a 	lsl	r10,r10,r6
8000c16e:	20 b6       	sub	r6,11
8000c170:	0c 17       	sub	r7,r6
8000c172:	ca ab       	rjmp	8000c0c6 <__avr32_f64_mul+0x22>
8000c174:	f4 06 09 4b 	lsl	r11,r10,r6
8000c178:	c6 40       	breq	8000c240 <__avr32_f64_mul_res_zero>
8000c17a:	30 0a       	mov	r10,0
8000c17c:	20 b6       	sub	r6,11
8000c17e:	0c 17       	sub	r7,r6
8000c180:	ca 3b       	rjmp	8000c0c6 <__avr32_f64_mul+0x22>

8000c182 <__avr32_f64_mul_op2_subnormal>:
8000c182:	e4 19 00 0f 	andh	r9,0xf
8000c186:	f0 0c 12 00 	clz	r12,r8
8000c18a:	f2 05 12 00 	clz	r5,r9
8000c18e:	f7 bc 03 ea 	sublo	r12,-22
8000c192:	f8 05 17 30 	movlo	r5,r12
8000c196:	f7 b5 02 0a 	subhs	r5,10
8000c19a:	e0 45 00 20 	cp.w	r5,32
8000c19e:	c0 d4       	brge	8000c1b8 <__avr32_f64_mul_op2_subnormal+0x36>
8000c1a0:	ea 0c 11 20 	rsub	r12,r5,32
8000c1a4:	f2 05 09 49 	lsl	r9,r9,r5
8000c1a8:	f0 0c 0a 4c 	lsr	r12,r8,r12
8000c1ac:	18 49       	or	r9,r12
8000c1ae:	f0 05 09 48 	lsl	r8,r8,r5
8000c1b2:	20 25       	sub	r5,2
8000c1b4:	0a 16       	sub	r6,r5
8000c1b6:	c8 fb       	rjmp	8000c0d4 <__avr32_f64_mul+0x30>
8000c1b8:	f0 05 09 49 	lsl	r9,r8,r5
8000c1bc:	c4 20       	breq	8000c240 <__avr32_f64_mul_res_zero>
8000c1be:	30 08       	mov	r8,0
8000c1c0:	20 25       	sub	r5,2
8000c1c2:	0a 16       	sub	r6,r5
8000c1c4:	c8 8b       	rjmp	8000c0d4 <__avr32_f64_mul+0x30>

8000c1c6 <__avr32_f64_mul_op_nan_or_inf>:
8000c1c6:	e4 19 00 0f 	andh	r9,0xf
8000c1ca:	e4 1b 00 0f 	andh	r11,0xf
8000c1ce:	14 4b       	or	r11,r10
8000c1d0:	10 49       	or	r9,r8
8000c1d2:	e0 47 07 ff 	cp.w	r7,2047
8000c1d6:	c0 91       	brne	8000c1e8 <__avr32_f64_mul_op1_not_naninf>
8000c1d8:	58 0b       	cp.w	r11,0
8000c1da:	c3 81       	brne	8000c24a <__avr32_f64_mul_res_nan>
8000c1dc:	e0 46 07 ff 	cp.w	r6,2047
8000c1e0:	c3 81       	brne	8000c250 <__avr32_f64_mul_res_inf>
8000c1e2:	58 09       	cp.w	r9,0
8000c1e4:	c3 60       	breq	8000c250 <__avr32_f64_mul_res_inf>
8000c1e6:	c3 28       	rjmp	8000c24a <__avr32_f64_mul_res_nan>

8000c1e8 <__avr32_f64_mul_op1_not_naninf>:
8000c1e8:	58 09       	cp.w	r9,0
8000c1ea:	c3 30       	breq	8000c250 <__avr32_f64_mul_res_inf>
8000c1ec:	c2 f8       	rjmp	8000c24a <__avr32_f64_mul_res_nan>

8000c1ee <__avr32_f64_mul_res_subnormal>:
8000c1ee:	5c 3c       	neg	r12
8000c1f0:	2f fc       	sub	r12,-1
8000c1f2:	f1 bc 04 c0 	satu	r12,0x6
8000c1f6:	e0 4c 00 20 	cp.w	r12,32
8000c1fa:	c1 14       	brge	8000c21c <__avr32_f64_mul_res_subnormal+0x2e>
8000c1fc:	f8 08 11 20 	rsub	r8,r12,32
8000c200:	0e 46       	or	r6,r7
8000c202:	ee 0c 0a 47 	lsr	r7,r7,r12
8000c206:	f4 08 09 49 	lsl	r9,r10,r8
8000c20a:	12 47       	or	r7,r9
8000c20c:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000c210:	f6 08 09 49 	lsl	r9,r11,r8
8000c214:	12 4a       	or	r10,r9
8000c216:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000c21a:	c8 3b       	rjmp	8000c120 <__avr32_f64_mul+0x7c>
8000c21c:	f8 08 11 20 	rsub	r8,r12,32
8000c220:	f9 b9 00 00 	moveq	r9,0
8000c224:	c0 30       	breq	8000c22a <__avr32_f64_mul_res_subnormal+0x3c>
8000c226:	f6 08 09 49 	lsl	r9,r11,r8
8000c22a:	0e 46       	or	r6,r7
8000c22c:	ed ea 10 16 	or	r6,r6,r10<<0x1
8000c230:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000c234:	f3 ea 10 07 	or	r7,r9,r10
8000c238:	f6 0c 0a 4a 	lsr	r10,r11,r12
8000c23c:	30 0b       	mov	r11,0
8000c23e:	c7 1b       	rjmp	8000c120 <__avr32_f64_mul+0x7c>

8000c240 <__avr32_f64_mul_res_zero>:
8000c240:	1c 9b       	mov	r11,lr
8000c242:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c246:	30 0a       	mov	r10,0
8000c248:	d8 22       	popm	r4-r7,pc

8000c24a <__avr32_f64_mul_res_nan>:
8000c24a:	3f fb       	mov	r11,-1
8000c24c:	3f fa       	mov	r10,-1
8000c24e:	d8 22       	popm	r4-r7,pc

8000c250 <__avr32_f64_mul_res_inf>:
8000c250:	f0 6b 00 00 	mov	r11,-1048576
8000c254:	ed be 00 1f 	bld	lr,0x1f
8000c258:	ef bb 00 1f 	bst	r11,0x1f
8000c25c:	30 0a       	mov	r10,0
8000c25e:	d8 22       	popm	r4-r7,pc

8000c260 <__avr32_f64_mul_op1_zero>:
8000c260:	f7 e9 20 0b 	eor	r11,r11,r9
8000c264:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c268:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000c26c:	e0 4c 07 ff 	cp.w	r12,2047
8000c270:	5e 1c       	retne	r12
8000c272:	3f fa       	mov	r10,-1
8000c274:	3f fb       	mov	r11,-1
8000c276:	5e fc       	retal	r12

8000c278 <__avr32_f64_sub_from_add>:
8000c278:	ee 19 80 00 	eorh	r9,0x8000

8000c27c <__avr32_f64_sub>:
8000c27c:	f7 e9 20 0c 	eor	r12,r11,r9
8000c280:	e0 86 00 ca 	brmi	8000c414 <__avr32_f64_add_from_sub>
8000c284:	eb cd 40 e0 	pushm	r5-r7,lr
8000c288:	16 9c       	mov	r12,r11
8000c28a:	e6 1c 80 00 	andh	r12,0x8000,COH
8000c28e:	bf db       	cbr	r11,0x1f
8000c290:	bf d9       	cbr	r9,0x1f
8000c292:	10 3a       	cp.w	r10,r8
8000c294:	f2 0b 13 00 	cpc	r11,r9
8000c298:	c0 92       	brcc	8000c2aa <__avr32_f64_sub+0x2e>
8000c29a:	16 97       	mov	r7,r11
8000c29c:	12 9b       	mov	r11,r9
8000c29e:	0e 99       	mov	r9,r7
8000c2a0:	14 97       	mov	r7,r10
8000c2a2:	10 9a       	mov	r10,r8
8000c2a4:	0e 98       	mov	r8,r7
8000c2a6:	ee 1c 80 00 	eorh	r12,0x8000
8000c2aa:	f6 07 16 14 	lsr	r7,r11,0x14
8000c2ae:	ab 7b       	lsl	r11,0xb
8000c2b0:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000c2b4:	ab 7a       	lsl	r10,0xb
8000c2b6:	bf bb       	sbr	r11,0x1f
8000c2b8:	f2 06 16 14 	lsr	r6,r9,0x14
8000c2bc:	c4 40       	breq	8000c344 <__avr32_f64_sub_opL_subnormal>
8000c2be:	ab 79       	lsl	r9,0xb
8000c2c0:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000c2c4:	ab 78       	lsl	r8,0xb
8000c2c6:	bf b9       	sbr	r9,0x1f

8000c2c8 <__avr32_f64_sub_opL_subnormal_done>:
8000c2c8:	e0 47 07 ff 	cp.w	r7,2047
8000c2cc:	c4 f0       	breq	8000c36a <__avr32_f64_sub_opH_nan_or_inf>
8000c2ce:	0e 26       	rsub	r6,r7
8000c2d0:	c1 20       	breq	8000c2f4 <__avr32_f64_sub_shift_done>
8000c2d2:	ec 05 11 20 	rsub	r5,r6,32
8000c2d6:	e0 46 00 20 	cp.w	r6,32
8000c2da:	c7 c2       	brcc	8000c3d2 <__avr32_f64_sub_longshift>
8000c2dc:	f0 05 09 4e 	lsl	lr,r8,r5
8000c2e0:	f2 05 09 45 	lsl	r5,r9,r5
8000c2e4:	f0 06 0a 48 	lsr	r8,r8,r6
8000c2e8:	f2 06 0a 49 	lsr	r9,r9,r6
8000c2ec:	0a 48       	or	r8,r5
8000c2ee:	58 0e       	cp.w	lr,0
8000c2f0:	5f 1e       	srne	lr
8000c2f2:	1c 48       	or	r8,lr

8000c2f4 <__avr32_f64_sub_shift_done>:
8000c2f4:	10 1a       	sub	r10,r8
8000c2f6:	f6 09 01 4b 	sbc	r11,r11,r9
8000c2fa:	f6 06 12 00 	clz	r6,r11
8000c2fe:	c0 e0       	breq	8000c31a <__avr32_f64_sub_longnormalize_done>
8000c300:	c7 83       	brcs	8000c3f0 <__avr32_f64_sub_longnormalize>
8000c302:	ec 0e 11 20 	rsub	lr,r6,32
8000c306:	f6 06 09 4b 	lsl	r11,r11,r6
8000c30a:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000c30e:	1c 4b       	or	r11,lr
8000c310:	f4 06 09 4a 	lsl	r10,r10,r6
8000c314:	0c 17       	sub	r7,r6
8000c316:	e0 8a 00 39 	brle	8000c388 <__avr32_f64_sub_subnormal_result>

8000c31a <__avr32_f64_sub_longnormalize_done>:
8000c31a:	f4 09 15 15 	lsl	r9,r10,0x15
8000c31e:	ab 9a       	lsr	r10,0xb
8000c320:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000c324:	ab 9b       	lsr	r11,0xb
8000c326:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c32a:	18 4b       	or	r11,r12

8000c32c <__avr32_f64_sub_round>:
8000c32c:	fc 17 80 00 	movh	r7,0x8000
8000c330:	ed ba 00 00 	bld	r10,0x0
8000c334:	f7 b7 01 ff 	subne	r7,-1
8000c338:	0e 39       	cp.w	r9,r7
8000c33a:	5f 29       	srhs	r9
8000c33c:	12 0a       	add	r10,r9
8000c33e:	5c 0b       	acr	r11
8000c340:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c344 <__avr32_f64_sub_opL_subnormal>:
8000c344:	ab 79       	lsl	r9,0xb
8000c346:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000c34a:	ab 78       	lsl	r8,0xb
8000c34c:	f3 e8 10 0e 	or	lr,r9,r8
8000c350:	f9 b6 01 01 	movne	r6,1
8000c354:	ee 0e 11 00 	rsub	lr,r7,0
8000c358:	f9 b7 00 01 	moveq	r7,1
8000c35c:	ef bb 00 1f 	bst	r11,0x1f
8000c360:	f7 ea 10 0e 	or	lr,r11,r10
8000c364:	f9 b7 00 00 	moveq	r7,0
8000c368:	cb 0b       	rjmp	8000c2c8 <__avr32_f64_sub_opL_subnormal_done>

8000c36a <__avr32_f64_sub_opH_nan_or_inf>:
8000c36a:	bf db       	cbr	r11,0x1f
8000c36c:	f7 ea 10 0e 	or	lr,r11,r10
8000c370:	c0 81       	brne	8000c380 <__avr32_f64_sub_return_nan>
8000c372:	e0 46 07 ff 	cp.w	r6,2047
8000c376:	c0 50       	breq	8000c380 <__avr32_f64_sub_return_nan>
8000c378:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
8000c37c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c380 <__avr32_f64_sub_return_nan>:
8000c380:	3f fa       	mov	r10,-1
8000c382:	3f fb       	mov	r11,-1
8000c384:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c388 <__avr32_f64_sub_subnormal_result>:
8000c388:	5c 37       	neg	r7
8000c38a:	2f f7       	sub	r7,-1
8000c38c:	f1 b7 04 c0 	satu	r7,0x6
8000c390:	e0 47 00 20 	cp.w	r7,32
8000c394:	c1 14       	brge	8000c3b6 <__avr32_f64_sub_subnormal_result+0x2e>
8000c396:	ee 08 11 20 	rsub	r8,r7,32
8000c39a:	f4 08 09 49 	lsl	r9,r10,r8
8000c39e:	5f 16       	srne	r6
8000c3a0:	f4 07 0a 4a 	lsr	r10,r10,r7
8000c3a4:	0c 4a       	or	r10,r6
8000c3a6:	f6 08 09 49 	lsl	r9,r11,r8
8000c3aa:	f5 e9 10 0a 	or	r10,r10,r9
8000c3ae:	f4 07 0a 4b 	lsr	r11,r10,r7
8000c3b2:	30 07       	mov	r7,0
8000c3b4:	cb 3b       	rjmp	8000c31a <__avr32_f64_sub_longnormalize_done>
8000c3b6:	ee 08 11 40 	rsub	r8,r7,64
8000c3ba:	f6 08 09 49 	lsl	r9,r11,r8
8000c3be:	14 49       	or	r9,r10
8000c3c0:	5f 16       	srne	r6
8000c3c2:	f6 07 0a 4a 	lsr	r10,r11,r7
8000c3c6:	0c 4a       	or	r10,r6
8000c3c8:	30 0b       	mov	r11,0
8000c3ca:	30 07       	mov	r7,0
8000c3cc:	ca 7b       	rjmp	8000c31a <__avr32_f64_sub_longnormalize_done>
8000c3ce:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c3d2 <__avr32_f64_sub_longshift>:
8000c3d2:	f1 b6 04 c0 	satu	r6,0x6
8000c3d6:	f0 0e 17 00 	moveq	lr,r8
8000c3da:	c0 40       	breq	8000c3e2 <__avr32_f64_sub_longshift+0x10>
8000c3dc:	f2 05 09 4e 	lsl	lr,r9,r5
8000c3e0:	10 4e       	or	lr,r8
8000c3e2:	f2 06 0a 48 	lsr	r8,r9,r6
8000c3e6:	30 09       	mov	r9,0
8000c3e8:	58 0e       	cp.w	lr,0
8000c3ea:	5f 1e       	srne	lr
8000c3ec:	1c 48       	or	r8,lr
8000c3ee:	c8 3b       	rjmp	8000c2f4 <__avr32_f64_sub_shift_done>

8000c3f0 <__avr32_f64_sub_longnormalize>:
8000c3f0:	f4 06 12 00 	clz	r6,r10
8000c3f4:	f9 b7 03 00 	movlo	r7,0
8000c3f8:	f9 b6 03 00 	movlo	r6,0
8000c3fc:	f9 bc 03 00 	movlo	r12,0
8000c400:	f7 b6 02 e0 	subhs	r6,-32
8000c404:	f4 06 09 4b 	lsl	r11,r10,r6
8000c408:	30 0a       	mov	r10,0
8000c40a:	0c 17       	sub	r7,r6
8000c40c:	fe 9a ff be 	brle	8000c388 <__avr32_f64_sub_subnormal_result>
8000c410:	c8 5b       	rjmp	8000c31a <__avr32_f64_sub_longnormalize_done>
8000c412:	d7 03       	nop

8000c414 <__avr32_f64_add_from_sub>:
8000c414:	ee 19 80 00 	eorh	r9,0x8000

8000c418 <__avr32_f64_add>:
8000c418:	f7 e9 20 0c 	eor	r12,r11,r9
8000c41c:	fe 96 ff 2e 	brmi	8000c278 <__avr32_f64_sub_from_add>
8000c420:	eb cd 40 e0 	pushm	r5-r7,lr
8000c424:	16 9c       	mov	r12,r11
8000c426:	e6 1c 80 00 	andh	r12,0x8000,COH
8000c42a:	bf db       	cbr	r11,0x1f
8000c42c:	bf d9       	cbr	r9,0x1f
8000c42e:	12 3b       	cp.w	r11,r9
8000c430:	c0 72       	brcc	8000c43e <__avr32_f64_add+0x26>
8000c432:	16 97       	mov	r7,r11
8000c434:	12 9b       	mov	r11,r9
8000c436:	0e 99       	mov	r9,r7
8000c438:	14 97       	mov	r7,r10
8000c43a:	10 9a       	mov	r10,r8
8000c43c:	0e 98       	mov	r8,r7
8000c43e:	30 0e       	mov	lr,0
8000c440:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000c444:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000c448:	b5 ab       	sbr	r11,0x14
8000c44a:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000c44e:	c6 20       	breq	8000c512 <__avr32_f64_add_op2_subnormal>
8000c450:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
8000c454:	b5 a9       	sbr	r9,0x14
8000c456:	e0 47 07 ff 	cp.w	r7,2047
8000c45a:	c2 80       	breq	8000c4aa <__avr32_f64_add_opH_nan_or_inf>
8000c45c:	0e 26       	rsub	r6,r7
8000c45e:	c1 20       	breq	8000c482 <__avr32_f64_add_shift_done>
8000c460:	e0 46 00 36 	cp.w	r6,54
8000c464:	c1 52       	brcc	8000c48e <__avr32_f64_add_res_of_done>
8000c466:	ec 05 11 20 	rsub	r5,r6,32
8000c46a:	e0 46 00 20 	cp.w	r6,32
8000c46e:	c3 52       	brcc	8000c4d8 <__avr32_f64_add_longshift>
8000c470:	f0 05 09 4e 	lsl	lr,r8,r5
8000c474:	f2 05 09 45 	lsl	r5,r9,r5
8000c478:	f0 06 0a 48 	lsr	r8,r8,r6
8000c47c:	f2 06 0a 49 	lsr	r9,r9,r6
8000c480:	0a 48       	or	r8,r5

8000c482 <__avr32_f64_add_shift_done>:
8000c482:	10 0a       	add	r10,r8
8000c484:	f6 09 00 4b 	adc	r11,r11,r9
8000c488:	ed bb 00 15 	bld	r11,0x15
8000c48c:	c3 40       	breq	8000c4f4 <__avr32_f64_add_res_of>

8000c48e <__avr32_f64_add_res_of_done>:
8000c48e:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c492:	18 4b       	or	r11,r12

8000c494 <__avr32_f64_add_round>:
8000c494:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000c498:	18 4e       	or	lr,r12
8000c49a:	ee 1e 80 00 	eorh	lr,0x8000
8000c49e:	f1 be 04 20 	satu	lr,0x1
8000c4a2:	1c 0a       	add	r10,lr
8000c4a4:	5c 0b       	acr	r11
8000c4a6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c4aa <__avr32_f64_add_opH_nan_or_inf>:
8000c4aa:	b5 cb       	cbr	r11,0x14
8000c4ac:	f7 ea 10 0e 	or	lr,r11,r10
8000c4b0:	c1 01       	brne	8000c4d0 <__avr32_f64_add_return_nan>
8000c4b2:	e0 46 07 ff 	cp.w	r6,2047
8000c4b6:	c0 30       	breq	8000c4bc <__avr32_f64_add_opL_nan_or_inf>
8000c4b8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c4bc <__avr32_f64_add_opL_nan_or_inf>:
8000c4bc:	b5 c9       	cbr	r9,0x14
8000c4be:	f3 e8 10 0e 	or	lr,r9,r8
8000c4c2:	c0 71       	brne	8000c4d0 <__avr32_f64_add_return_nan>
8000c4c4:	30 0a       	mov	r10,0
8000c4c6:	fc 1b 7f f0 	movh	r11,0x7ff0
8000c4ca:	18 4b       	or	r11,r12
8000c4cc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c4d0 <__avr32_f64_add_return_nan>:
8000c4d0:	3f fa       	mov	r10,-1
8000c4d2:	3f fb       	mov	r11,-1
8000c4d4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c4d8 <__avr32_f64_add_longshift>:
8000c4d8:	f1 b6 04 c0 	satu	r6,0x6
8000c4dc:	f0 0e 17 00 	moveq	lr,r8
8000c4e0:	c0 60       	breq	8000c4ec <__avr32_f64_add_longshift+0x14>
8000c4e2:	f2 05 09 4e 	lsl	lr,r9,r5
8000c4e6:	58 08       	cp.w	r8,0
8000c4e8:	5f 18       	srne	r8
8000c4ea:	10 4e       	or	lr,r8
8000c4ec:	f2 06 0a 48 	lsr	r8,r9,r6
8000c4f0:	30 09       	mov	r9,0
8000c4f2:	cc 8b       	rjmp	8000c482 <__avr32_f64_add_shift_done>

8000c4f4 <__avr32_f64_add_res_of>:
8000c4f4:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000c4f8:	a1 9b       	lsr	r11,0x1
8000c4fa:	5d 0a       	ror	r10
8000c4fc:	5d 0e       	ror	lr
8000c4fe:	2f f7       	sub	r7,-1
8000c500:	e0 47 07 ff 	cp.w	r7,2047
8000c504:	f9 ba 00 00 	moveq	r10,0
8000c508:	f9 bb 00 00 	moveq	r11,0
8000c50c:	f9 be 00 00 	moveq	lr,0
8000c510:	cb fb       	rjmp	8000c48e <__avr32_f64_add_res_of_done>

8000c512 <__avr32_f64_add_op2_subnormal>:
8000c512:	30 16       	mov	r6,1
8000c514:	58 07       	cp.w	r7,0
8000c516:	ca 01       	brne	8000c456 <__avr32_f64_add+0x3e>
8000c518:	b5 cb       	cbr	r11,0x14
8000c51a:	10 0a       	add	r10,r8
8000c51c:	f6 09 00 4b 	adc	r11,r11,r9
8000c520:	18 4b       	or	r11,r12
8000c522:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000c526:	d7 03       	nop

8000c528 <__avr32_f64_to_u32>:
8000c528:	58 0b       	cp.w	r11,0
8000c52a:	5e 6d       	retmi	0

8000c52c <__avr32_f64_to_s32>:
8000c52c:	f6 0c 15 01 	lsl	r12,r11,0x1
8000c530:	b5 9c       	lsr	r12,0x15
8000c532:	e0 2c 03 ff 	sub	r12,1023
8000c536:	5e 3d       	retlo	0
8000c538:	f8 0c 11 1f 	rsub	r12,r12,31
8000c53c:	16 99       	mov	r9,r11
8000c53e:	ab 7b       	lsl	r11,0xb
8000c540:	bf bb       	sbr	r11,0x1f
8000c542:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000c546:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000c54a:	a1 79       	lsl	r9,0x1
8000c54c:	5e 2b       	reths	r11
8000c54e:	5c 3b       	neg	r11
8000c550:	5e fb       	retal	r11

8000c552 <__avr32_u32_to_f64>:
8000c552:	f8 cb 00 00 	sub	r11,r12,0
8000c556:	30 0c       	mov	r12,0
8000c558:	c0 38       	rjmp	8000c55e <__avr32_s32_to_f64+0x4>

8000c55a <__avr32_s32_to_f64>:
8000c55a:	18 9b       	mov	r11,r12
8000c55c:	5c 4b       	abs	r11
8000c55e:	30 0a       	mov	r10,0
8000c560:	5e 0b       	reteq	r11
8000c562:	d4 01       	pushm	lr
8000c564:	e0 69 04 1e 	mov	r9,1054
8000c568:	f6 08 12 00 	clz	r8,r11
8000c56c:	c1 70       	breq	8000c59a <__avr32_s32_to_f64+0x40>
8000c56e:	c0 c3       	brcs	8000c586 <__avr32_s32_to_f64+0x2c>
8000c570:	f0 0e 11 20 	rsub	lr,r8,32
8000c574:	f6 08 09 4b 	lsl	r11,r11,r8
8000c578:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000c57c:	1c 4b       	or	r11,lr
8000c57e:	f4 08 09 4a 	lsl	r10,r10,r8
8000c582:	10 19       	sub	r9,r8
8000c584:	c0 b8       	rjmp	8000c59a <__avr32_s32_to_f64+0x40>
8000c586:	f4 08 12 00 	clz	r8,r10
8000c58a:	f9 b8 03 00 	movlo	r8,0
8000c58e:	f7 b8 02 e0 	subhs	r8,-32
8000c592:	f4 08 09 4b 	lsl	r11,r10,r8
8000c596:	30 0a       	mov	r10,0
8000c598:	10 19       	sub	r9,r8
8000c59a:	58 09       	cp.w	r9,0
8000c59c:	e0 89 00 30 	brgt	8000c5fc <__avr32_s32_to_f64+0xa2>
8000c5a0:	5c 39       	neg	r9
8000c5a2:	2f f9       	sub	r9,-1
8000c5a4:	e0 49 00 36 	cp.w	r9,54
8000c5a8:	c0 43       	brcs	8000c5b0 <__avr32_s32_to_f64+0x56>
8000c5aa:	30 0b       	mov	r11,0
8000c5ac:	30 0a       	mov	r10,0
8000c5ae:	c2 68       	rjmp	8000c5fa <__avr32_s32_to_f64+0xa0>
8000c5b0:	2f 69       	sub	r9,-10
8000c5b2:	f2 08 11 20 	rsub	r8,r9,32
8000c5b6:	e0 49 00 20 	cp.w	r9,32
8000c5ba:	c0 b2       	brcc	8000c5d0 <__avr32_s32_to_f64+0x76>
8000c5bc:	f4 08 09 4e 	lsl	lr,r10,r8
8000c5c0:	f6 08 09 48 	lsl	r8,r11,r8
8000c5c4:	f4 09 0a 4a 	lsr	r10,r10,r9
8000c5c8:	f6 09 0a 4b 	lsr	r11,r11,r9
8000c5cc:	10 4b       	or	r11,r8
8000c5ce:	c0 88       	rjmp	8000c5de <__avr32_s32_to_f64+0x84>
8000c5d0:	f6 08 09 4e 	lsl	lr,r11,r8
8000c5d4:	14 4e       	or	lr,r10
8000c5d6:	16 9a       	mov	r10,r11
8000c5d8:	30 0b       	mov	r11,0
8000c5da:	f4 09 0a 4a 	lsr	r10,r10,r9
8000c5de:	ed ba 00 00 	bld	r10,0x0
8000c5e2:	c0 92       	brcc	8000c5f4 <__avr32_s32_to_f64+0x9a>
8000c5e4:	1c 7e       	tst	lr,lr
8000c5e6:	c0 41       	brne	8000c5ee <__avr32_s32_to_f64+0x94>
8000c5e8:	ed ba 00 01 	bld	r10,0x1
8000c5ec:	c0 42       	brcc	8000c5f4 <__avr32_s32_to_f64+0x9a>
8000c5ee:	2f fa       	sub	r10,-1
8000c5f0:	f7 bb 02 ff 	subhs	r11,-1
8000c5f4:	5c fc       	rol	r12
8000c5f6:	5d 0b       	ror	r11
8000c5f8:	5d 0a       	ror	r10
8000c5fa:	d8 02       	popm	pc
8000c5fc:	e0 68 03 ff 	mov	r8,1023
8000c600:	ed ba 00 0b 	bld	r10,0xb
8000c604:	f7 b8 00 ff 	subeq	r8,-1
8000c608:	10 0a       	add	r10,r8
8000c60a:	5c 0b       	acr	r11
8000c60c:	f7 b9 03 fe 	sublo	r9,-2
8000c610:	e0 49 07 ff 	cp.w	r9,2047
8000c614:	c0 55       	brlt	8000c61e <__avr32_s32_to_f64+0xc4>
8000c616:	30 0a       	mov	r10,0
8000c618:	fc 1b ff e0 	movh	r11,0xffe0
8000c61c:	c0 c8       	rjmp	8000c634 <__floatsidf_return_op1>
8000c61e:	ed bb 00 1f 	bld	r11,0x1f
8000c622:	f7 b9 01 01 	subne	r9,1
8000c626:	ab 9a       	lsr	r10,0xb
8000c628:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000c62c:	a1 7b       	lsl	r11,0x1
8000c62e:	ab 9b       	lsr	r11,0xb
8000c630:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000c634 <__floatsidf_return_op1>:
8000c634:	a1 7c       	lsl	r12,0x1
8000c636:	5d 0b       	ror	r11
8000c638:	d8 02       	popm	pc

8000c63a <__avr32_f64_cmp_eq>:
8000c63a:	10 3a       	cp.w	r10,r8
8000c63c:	f2 0b 13 00 	cpc	r11,r9
8000c640:	c0 80       	breq	8000c650 <__avr32_f64_cmp_eq+0x16>
8000c642:	a1 7b       	lsl	r11,0x1
8000c644:	a1 79       	lsl	r9,0x1
8000c646:	14 4b       	or	r11,r10
8000c648:	12 4b       	or	r11,r9
8000c64a:	10 4b       	or	r11,r8
8000c64c:	5e 0f       	reteq	1
8000c64e:	5e fd       	retal	0
8000c650:	a1 7b       	lsl	r11,0x1
8000c652:	fc 1c ff e0 	movh	r12,0xffe0
8000c656:	58 0a       	cp.w	r10,0
8000c658:	f8 0b 13 00 	cpc	r11,r12
8000c65c:	5e 8f       	retls	1
8000c65e:	5e fd       	retal	0

8000c660 <__avr32_f64_cmp_ge>:
8000c660:	1a de       	st.w	--sp,lr
8000c662:	1a d7       	st.w	--sp,r7
8000c664:	a1 7b       	lsl	r11,0x1
8000c666:	5f 3c       	srlo	r12
8000c668:	a1 79       	lsl	r9,0x1
8000c66a:	5f 37       	srlo	r7
8000c66c:	5c fc       	rol	r12
8000c66e:	fc 1e ff e0 	movh	lr,0xffe0
8000c672:	58 0a       	cp.w	r10,0
8000c674:	fc 0b 13 00 	cpc	r11,lr
8000c678:	e0 8b 00 1d 	brhi	8000c6b2 <__avr32_f64_cmp_ge+0x52>
8000c67c:	58 08       	cp.w	r8,0
8000c67e:	fc 09 13 00 	cpc	r9,lr
8000c682:	e0 8b 00 18 	brhi	8000c6b2 <__avr32_f64_cmp_ge+0x52>
8000c686:	58 0b       	cp.w	r11,0
8000c688:	f5 ba 00 00 	subfeq	r10,0
8000c68c:	c1 50       	breq	8000c6b6 <__avr32_f64_cmp_ge+0x56>
8000c68e:	1b 07       	ld.w	r7,sp++
8000c690:	1b 0e       	ld.w	lr,sp++
8000c692:	58 3c       	cp.w	r12,3
8000c694:	c0 a0       	breq	8000c6a8 <__avr32_f64_cmp_ge+0x48>
8000c696:	58 1c       	cp.w	r12,1
8000c698:	c0 33       	brcs	8000c69e <__avr32_f64_cmp_ge+0x3e>
8000c69a:	5e 0f       	reteq	1
8000c69c:	5e 1d       	retne	0
8000c69e:	10 3a       	cp.w	r10,r8
8000c6a0:	f2 0b 13 00 	cpc	r11,r9
8000c6a4:	5e 2f       	reths	1
8000c6a6:	5e 3d       	retlo	0
8000c6a8:	14 38       	cp.w	r8,r10
8000c6aa:	f6 09 13 00 	cpc	r9,r11
8000c6ae:	5e 2f       	reths	1
8000c6b0:	5e 3d       	retlo	0
8000c6b2:	1b 07       	ld.w	r7,sp++
8000c6b4:	d8 0a       	popm	pc,r12=0
8000c6b6:	58 17       	cp.w	r7,1
8000c6b8:	5f 0c       	sreq	r12
8000c6ba:	58 09       	cp.w	r9,0
8000c6bc:	f5 b8 00 00 	subfeq	r8,0
8000c6c0:	1b 07       	ld.w	r7,sp++
8000c6c2:	1b 0e       	ld.w	lr,sp++
8000c6c4:	5e 0f       	reteq	1
8000c6c6:	5e fc       	retal	r12

8000c6c8 <__avr32_f64_cmp_lt>:
8000c6c8:	1a de       	st.w	--sp,lr
8000c6ca:	1a d7       	st.w	--sp,r7
8000c6cc:	a1 7b       	lsl	r11,0x1
8000c6ce:	5f 3c       	srlo	r12
8000c6d0:	a1 79       	lsl	r9,0x1
8000c6d2:	5f 37       	srlo	r7
8000c6d4:	5c fc       	rol	r12
8000c6d6:	fc 1e ff e0 	movh	lr,0xffe0
8000c6da:	58 0a       	cp.w	r10,0
8000c6dc:	fc 0b 13 00 	cpc	r11,lr
8000c6e0:	e0 8b 00 1d 	brhi	8000c71a <__avr32_f64_cmp_lt+0x52>
8000c6e4:	58 08       	cp.w	r8,0
8000c6e6:	fc 09 13 00 	cpc	r9,lr
8000c6ea:	e0 8b 00 18 	brhi	8000c71a <__avr32_f64_cmp_lt+0x52>
8000c6ee:	58 0b       	cp.w	r11,0
8000c6f0:	f5 ba 00 00 	subfeq	r10,0
8000c6f4:	c1 50       	breq	8000c71e <__avr32_f64_cmp_lt+0x56>
8000c6f6:	1b 07       	ld.w	r7,sp++
8000c6f8:	1b 0e       	ld.w	lr,sp++
8000c6fa:	58 3c       	cp.w	r12,3
8000c6fc:	c0 a0       	breq	8000c710 <__avr32_f64_cmp_lt+0x48>
8000c6fe:	58 1c       	cp.w	r12,1
8000c700:	c0 33       	brcs	8000c706 <__avr32_f64_cmp_lt+0x3e>
8000c702:	5e 0d       	reteq	0
8000c704:	5e 1f       	retne	1
8000c706:	10 3a       	cp.w	r10,r8
8000c708:	f2 0b 13 00 	cpc	r11,r9
8000c70c:	5e 2d       	reths	0
8000c70e:	5e 3f       	retlo	1
8000c710:	14 38       	cp.w	r8,r10
8000c712:	f6 09 13 00 	cpc	r9,r11
8000c716:	5e 2d       	reths	0
8000c718:	5e 3f       	retlo	1
8000c71a:	1b 07       	ld.w	r7,sp++
8000c71c:	d8 0a       	popm	pc,r12=0
8000c71e:	58 17       	cp.w	r7,1
8000c720:	5f 1c       	srne	r12
8000c722:	58 09       	cp.w	r9,0
8000c724:	f5 b8 00 00 	subfeq	r8,0
8000c728:	1b 07       	ld.w	r7,sp++
8000c72a:	1b 0e       	ld.w	lr,sp++
8000c72c:	5e 0d       	reteq	0
8000c72e:	5e fc       	retal	r12

8000c730 <__avr32_f64_div>:
8000c730:	eb cd 40 ff 	pushm	r0-r7,lr
8000c734:	f7 e9 20 0e 	eor	lr,r11,r9
8000c738:	f6 07 16 14 	lsr	r7,r11,0x14
8000c73c:	a9 7b       	lsl	r11,0x9
8000c73e:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000c742:	a9 7a       	lsl	r10,0x9
8000c744:	bd bb       	sbr	r11,0x1d
8000c746:	e4 1b 3f ff 	andh	r11,0x3fff
8000c74a:	ab d7       	cbr	r7,0xb
8000c74c:	e0 80 00 cc 	breq	8000c8e4 <__avr32_f64_div_round_subnormal+0x54>
8000c750:	e0 47 07 ff 	cp.w	r7,2047
8000c754:	e0 84 00 b5 	brge	8000c8be <__avr32_f64_div_round_subnormal+0x2e>
8000c758:	f2 06 16 14 	lsr	r6,r9,0x14
8000c75c:	a9 79       	lsl	r9,0x9
8000c75e:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000c762:	a9 78       	lsl	r8,0x9
8000c764:	bd b9       	sbr	r9,0x1d
8000c766:	e4 19 3f ff 	andh	r9,0x3fff
8000c76a:	ab d6       	cbr	r6,0xb
8000c76c:	e0 80 00 e2 	breq	8000c930 <__avr32_f64_div_round_subnormal+0xa0>
8000c770:	e0 46 07 ff 	cp.w	r6,2047
8000c774:	e0 84 00 b2 	brge	8000c8d8 <__avr32_f64_div_round_subnormal+0x48>
8000c778:	0c 17       	sub	r7,r6
8000c77a:	fe 37 fc 01 	sub	r7,-1023
8000c77e:	fc 1c 80 00 	movh	r12,0x8000
8000c782:	f8 03 16 01 	lsr	r3,r12,0x1
8000c786:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
8000c78a:	5c d4       	com	r4
8000c78c:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
8000c790:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c794:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c798:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c79c:	ea 03 15 02 	lsl	r3,r5,0x2
8000c7a0:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c7a4:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c7a8:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c7ac:	ea 03 15 02 	lsl	r3,r5,0x2
8000c7b0:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c7b4:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c7b8:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c7bc:	ea 03 15 02 	lsl	r3,r5,0x2
8000c7c0:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c7c4:	e4 09 07 40 	macu.d	r0,r2,r9
8000c7c8:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c7cc:	02 04       	add	r4,r1
8000c7ce:	5c 05       	acr	r5
8000c7d0:	a3 65       	lsl	r5,0x2
8000c7d2:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000c7d6:	a3 64       	lsl	r4,0x2
8000c7d8:	5c 34       	neg	r4
8000c7da:	f8 05 01 45 	sbc	r5,r12,r5
8000c7de:	e6 04 06 40 	mulu.d	r0,r3,r4
8000c7e2:	e4 05 07 40 	macu.d	r0,r2,r5
8000c7e6:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c7ea:	02 04       	add	r4,r1
8000c7ec:	5c 05       	acr	r5
8000c7ee:	ea 03 15 02 	lsl	r3,r5,0x2
8000c7f2:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000c7f6:	e8 02 15 02 	lsl	r2,r4,0x2
8000c7fa:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c7fe:	e4 09 07 40 	macu.d	r0,r2,r9
8000c802:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c806:	02 04       	add	r4,r1
8000c808:	5c 05       	acr	r5
8000c80a:	a3 65       	lsl	r5,0x2
8000c80c:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000c810:	a3 64       	lsl	r4,0x2
8000c812:	5c 34       	neg	r4
8000c814:	f8 05 01 45 	sbc	r5,r12,r5
8000c818:	e6 04 06 40 	mulu.d	r0,r3,r4
8000c81c:	e4 05 07 40 	macu.d	r0,r2,r5
8000c820:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c824:	02 04       	add	r4,r1
8000c826:	5c 05       	acr	r5
8000c828:	ea 03 15 02 	lsl	r3,r5,0x2
8000c82c:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000c830:	e8 02 15 02 	lsl	r2,r4,0x2
8000c834:	e6 0a 06 40 	mulu.d	r0,r3,r10
8000c838:	e4 0b 07 40 	macu.d	r0,r2,r11
8000c83c:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000c840:	02 02       	add	r2,r1
8000c842:	5c 03       	acr	r3
8000c844:	ed b3 00 1c 	bld	r3,0x1c
8000c848:	c0 90       	breq	8000c85a <__avr32_f64_div+0x12a>
8000c84a:	a1 72       	lsl	r2,0x1
8000c84c:	5c f3       	rol	r3
8000c84e:	20 17       	sub	r7,1
8000c850:	a3 9a       	lsr	r10,0x3
8000c852:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000c856:	a3 9b       	lsr	r11,0x3
8000c858:	c0 58       	rjmp	8000c862 <__avr32_f64_div+0x132>
8000c85a:	a5 8a       	lsr	r10,0x4
8000c85c:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
8000c860:	a5 8b       	lsr	r11,0x4
8000c862:	58 07       	cp.w	r7,0
8000c864:	e0 8a 00 8b 	brle	8000c97a <__avr32_f64_div_res_subnormal>
8000c868:	e0 12 ff 00 	andl	r2,0xff00
8000c86c:	e8 12 00 80 	orl	r2,0x80
8000c870:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c874:	e4 09 07 40 	macu.d	r0,r2,r9
8000c878:	e4 08 06 44 	mulu.d	r4,r2,r8
8000c87c:	e6 09 06 48 	mulu.d	r8,r3,r9
8000c880:	00 05       	add	r5,r0
8000c882:	f0 01 00 48 	adc	r8,r8,r1
8000c886:	5c 09       	acr	r9
8000c888:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000c88c:	58 04       	cp.w	r4,0
8000c88e:	5c 25       	cpc	r5

8000c890 <__avr32_f64_div_round_subnormal>:
8000c890:	f4 08 13 00 	cpc	r8,r10
8000c894:	f6 09 13 00 	cpc	r9,r11
8000c898:	5f 36       	srlo	r6
8000c89a:	f8 06 17 00 	moveq	r6,r12
8000c89e:	e4 0a 16 08 	lsr	r10,r2,0x8
8000c8a2:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8000c8a6:	e6 0b 16 08 	lsr	r11,r3,0x8
8000c8aa:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c8ae:	ed be 00 1f 	bld	lr,0x1f
8000c8b2:	ef bb 00 1f 	bst	r11,0x1f
8000c8b6:	0c 0a       	add	r10,r6
8000c8b8:	5c 0b       	acr	r11
8000c8ba:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000c8be:	e4 1b 00 0f 	andh	r11,0xf
8000c8c2:	14 4b       	or	r11,r10
8000c8c4:	e0 81 00 a7 	brne	8000ca12 <__avr32_f64_div_res_subnormal+0x98>
8000c8c8:	f2 06 16 14 	lsr	r6,r9,0x14
8000c8cc:	ab d6       	cbr	r6,0xb
8000c8ce:	e0 46 07 ff 	cp.w	r6,2047
8000c8d2:	e0 81 00 a4 	brne	8000ca1a <__avr32_f64_div_res_subnormal+0xa0>
8000c8d6:	c9 e8       	rjmp	8000ca12 <__avr32_f64_div_res_subnormal+0x98>
8000c8d8:	e4 19 00 0f 	andh	r9,0xf
8000c8dc:	10 49       	or	r9,r8
8000c8de:	e0 81 00 9a 	brne	8000ca12 <__avr32_f64_div_res_subnormal+0x98>
8000c8e2:	c9 28       	rjmp	8000ca06 <__avr32_f64_div_res_subnormal+0x8c>
8000c8e4:	a3 7b       	lsl	r11,0x3
8000c8e6:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
8000c8ea:	a3 7a       	lsl	r10,0x3
8000c8ec:	f5 eb 10 04 	or	r4,r10,r11
8000c8f0:	e0 80 00 a0 	breq	8000ca30 <__avr32_f64_div_op1_zero>
8000c8f4:	f6 04 12 00 	clz	r4,r11
8000c8f8:	c1 70       	breq	8000c926 <__avr32_f64_div_round_subnormal+0x96>
8000c8fa:	c0 c3       	brcs	8000c912 <__avr32_f64_div_round_subnormal+0x82>
8000c8fc:	e8 05 11 20 	rsub	r5,r4,32
8000c900:	f6 04 09 4b 	lsl	r11,r11,r4
8000c904:	f4 05 0a 45 	lsr	r5,r10,r5
8000c908:	0a 4b       	or	r11,r5
8000c90a:	f4 04 09 4a 	lsl	r10,r10,r4
8000c90e:	08 17       	sub	r7,r4
8000c910:	c0 b8       	rjmp	8000c926 <__avr32_f64_div_round_subnormal+0x96>
8000c912:	f4 04 12 00 	clz	r4,r10
8000c916:	f9 b4 03 00 	movlo	r4,0
8000c91a:	f7 b4 02 e0 	subhs	r4,-32
8000c91e:	f4 04 09 4b 	lsl	r11,r10,r4
8000c922:	30 0a       	mov	r10,0
8000c924:	08 17       	sub	r7,r4
8000c926:	a3 8a       	lsr	r10,0x2
8000c928:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
8000c92c:	a3 8b       	lsr	r11,0x2
8000c92e:	c1 1b       	rjmp	8000c750 <__avr32_f64_div+0x20>
8000c930:	a3 79       	lsl	r9,0x3
8000c932:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000c936:	a3 78       	lsl	r8,0x3
8000c938:	f3 e8 10 04 	or	r4,r9,r8
8000c93c:	c6 f0       	breq	8000ca1a <__avr32_f64_div_res_subnormal+0xa0>
8000c93e:	f2 04 12 00 	clz	r4,r9
8000c942:	c1 70       	breq	8000c970 <__avr32_f64_div_round_subnormal+0xe0>
8000c944:	c0 c3       	brcs	8000c95c <__avr32_f64_div_round_subnormal+0xcc>
8000c946:	e8 05 11 20 	rsub	r5,r4,32
8000c94a:	f2 04 09 49 	lsl	r9,r9,r4
8000c94e:	f0 05 0a 45 	lsr	r5,r8,r5
8000c952:	0a 49       	or	r9,r5
8000c954:	f0 04 09 48 	lsl	r8,r8,r4
8000c958:	08 16       	sub	r6,r4
8000c95a:	c0 b8       	rjmp	8000c970 <__avr32_f64_div_round_subnormal+0xe0>
8000c95c:	f0 04 12 00 	clz	r4,r8
8000c960:	f9 b4 03 00 	movlo	r4,0
8000c964:	f7 b4 02 e0 	subhs	r4,-32
8000c968:	f0 04 09 49 	lsl	r9,r8,r4
8000c96c:	30 08       	mov	r8,0
8000c96e:	08 16       	sub	r6,r4
8000c970:	a3 88       	lsr	r8,0x2
8000c972:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000c976:	a3 89       	lsr	r9,0x2
8000c978:	cf ca       	rjmp	8000c770 <__avr32_f64_div+0x40>

8000c97a <__avr32_f64_div_res_subnormal>:
8000c97a:	5c 37       	neg	r7
8000c97c:	2f f7       	sub	r7,-1
8000c97e:	f1 b7 04 c0 	satu	r7,0x6
8000c982:	e0 47 00 20 	cp.w	r7,32
8000c986:	c1 54       	brge	8000c9b0 <__avr32_f64_div_res_subnormal+0x36>
8000c988:	ee 06 11 20 	rsub	r6,r7,32
8000c98c:	e4 07 0a 42 	lsr	r2,r2,r7
8000c990:	e6 06 09 4c 	lsl	r12,r3,r6
8000c994:	18 42       	or	r2,r12
8000c996:	e6 07 0a 43 	lsr	r3,r3,r7
8000c99a:	f4 06 09 41 	lsl	r1,r10,r6
8000c99e:	f4 07 0a 4a 	lsr	r10,r10,r7
8000c9a2:	f6 06 09 4c 	lsl	r12,r11,r6
8000c9a6:	18 4a       	or	r10,r12
8000c9a8:	f6 07 0a 4b 	lsr	r11,r11,r7
8000c9ac:	30 00       	mov	r0,0
8000c9ae:	c1 58       	rjmp	8000c9d8 <__avr32_f64_div_res_subnormal+0x5e>
8000c9b0:	ee 06 11 20 	rsub	r6,r7,32
8000c9b4:	f9 b0 00 00 	moveq	r0,0
8000c9b8:	f9 bc 00 00 	moveq	r12,0
8000c9bc:	c0 50       	breq	8000c9c6 <__avr32_f64_div_res_subnormal+0x4c>
8000c9be:	f4 06 09 40 	lsl	r0,r10,r6
8000c9c2:	f6 06 09 4c 	lsl	r12,r11,r6
8000c9c6:	e6 07 0a 42 	lsr	r2,r3,r7
8000c9ca:	30 03       	mov	r3,0
8000c9cc:	f4 07 0a 41 	lsr	r1,r10,r7
8000c9d0:	18 41       	or	r1,r12
8000c9d2:	f6 07 0a 4a 	lsr	r10,r11,r7
8000c9d6:	30 0b       	mov	r11,0
8000c9d8:	e0 12 ff 00 	andl	r2,0xff00
8000c9dc:	e8 12 00 80 	orl	r2,0x80
8000c9e0:	e6 08 06 46 	mulu.d	r6,r3,r8
8000c9e4:	e4 09 07 46 	macu.d	r6,r2,r9
8000c9e8:	e4 08 06 44 	mulu.d	r4,r2,r8
8000c9ec:	e6 09 06 48 	mulu.d	r8,r3,r9
8000c9f0:	0c 05       	add	r5,r6
8000c9f2:	f0 07 00 48 	adc	r8,r8,r7
8000c9f6:	5c 09       	acr	r9
8000c9f8:	30 07       	mov	r7,0
8000c9fa:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000c9fe:	00 34       	cp.w	r4,r0
8000ca00:	e2 05 13 00 	cpc	r5,r1
8000ca04:	c4 6b       	rjmp	8000c890 <__avr32_f64_div_round_subnormal>
8000ca06:	1c 9b       	mov	r11,lr
8000ca08:	e6 1b 80 00 	andh	r11,0x8000,COH
8000ca0c:	30 0a       	mov	r10,0
8000ca0e:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000ca12:	3f fb       	mov	r11,-1
8000ca14:	30 0a       	mov	r10,0
8000ca16:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000ca1a:	f5 eb 10 04 	or	r4,r10,r11
8000ca1e:	c0 90       	breq	8000ca30 <__avr32_f64_div_op1_zero>
8000ca20:	1c 9b       	mov	r11,lr
8000ca22:	e6 1b 80 00 	andh	r11,0x8000,COH
8000ca26:	ea 1b 7f f0 	orh	r11,0x7ff0
8000ca2a:	30 0a       	mov	r10,0
8000ca2c:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000ca30 <__avr32_f64_div_op1_zero>:
8000ca30:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000ca34:	ce f0       	breq	8000ca12 <__avr32_f64_div_res_subnormal+0x98>
8000ca36:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
8000ca3a:	e0 44 07 ff 	cp.w	r4,2047
8000ca3e:	ce 41       	brne	8000ca06 <__avr32_f64_div_res_subnormal+0x8c>
8000ca40:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000ca44:	ce 10       	breq	8000ca06 <__avr32_f64_div_res_subnormal+0x8c>
8000ca46:	ce 6b       	rjmp	8000ca12 <__avr32_f64_div_res_subnormal+0x98>

8000ca48 <__avr32_umod64>:
8000ca48:	d4 31       	pushm	r0-r7,lr
8000ca4a:	1a 97       	mov	r7,sp
8000ca4c:	20 3d       	sub	sp,12
8000ca4e:	10 9c       	mov	r12,r8
8000ca50:	12 95       	mov	r5,r9
8000ca52:	14 9e       	mov	lr,r10
8000ca54:	16 91       	mov	r1,r11
8000ca56:	16 96       	mov	r6,r11
8000ca58:	58 09       	cp.w	r9,0
8000ca5a:	e0 81 00 81 	brne	8000cb5c <__avr32_umod64+0x114>
8000ca5e:	16 38       	cp.w	r8,r11
8000ca60:	e0 88 00 12 	brls	8000ca84 <__avr32_umod64+0x3c>
8000ca64:	f0 08 12 00 	clz	r8,r8
8000ca68:	c4 e0       	breq	8000cb04 <__avr32_umod64+0xbc>
8000ca6a:	f6 08 09 46 	lsl	r6,r11,r8
8000ca6e:	f8 08 09 4c 	lsl	r12,r12,r8
8000ca72:	f0 0b 11 20 	rsub	r11,r8,32
8000ca76:	f4 08 09 4e 	lsl	lr,r10,r8
8000ca7a:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000ca7e:	f7 e6 10 06 	or	r6,r11,r6
8000ca82:	c4 18       	rjmp	8000cb04 <__avr32_umod64+0xbc>
8000ca84:	58 08       	cp.w	r8,0
8000ca86:	c0 51       	brne	8000ca90 <__avr32_umod64+0x48>
8000ca88:	30 19       	mov	r9,1
8000ca8a:	f2 08 0d 08 	divu	r8,r9,r8
8000ca8e:	10 9c       	mov	r12,r8
8000ca90:	f8 08 12 00 	clz	r8,r12
8000ca94:	c0 31       	brne	8000ca9a <__avr32_umod64+0x52>
8000ca96:	18 16       	sub	r6,r12
8000ca98:	c3 68       	rjmp	8000cb04 <__avr32_umod64+0xbc>
8000ca9a:	f0 03 11 20 	rsub	r3,r8,32
8000ca9e:	f4 03 0a 4b 	lsr	r11,r10,r3
8000caa2:	f8 08 09 4c 	lsl	r12,r12,r8
8000caa6:	ec 08 09 49 	lsl	r9,r6,r8
8000caaa:	ec 03 0a 43 	lsr	r3,r6,r3
8000caae:	f7 e9 10 09 	or	r9,r11,r9
8000cab2:	f8 05 16 10 	lsr	r5,r12,0x10
8000cab6:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000caba:	e6 05 0d 02 	divu	r2,r3,r5
8000cabe:	f2 0e 16 10 	lsr	lr,r9,0x10
8000cac2:	ec 02 02 4b 	mul	r11,r6,r2
8000cac6:	fd e3 11 0e 	or	lr,lr,r3<<0x10
8000caca:	16 3e       	cp.w	lr,r11
8000cacc:	c0 72       	brcc	8000cada <__avr32_umod64+0x92>
8000cace:	18 0e       	add	lr,r12
8000cad0:	18 3e       	cp.w	lr,r12
8000cad2:	c0 43       	brcs	8000cada <__avr32_umod64+0x92>
8000cad4:	16 3e       	cp.w	lr,r11
8000cad6:	fd dc e3 0e 	addcs	lr,lr,r12
8000cada:	fc 0b 01 03 	sub	r3,lr,r11
8000cade:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
8000cae2:	e6 05 0d 02 	divu	r2,r3,r5
8000cae6:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000caea:	a5 36       	mul	r6,r2
8000caec:	0c 39       	cp.w	r9,r6
8000caee:	c0 72       	brcc	8000cafc <__avr32_umod64+0xb4>
8000caf0:	18 09       	add	r9,r12
8000caf2:	18 39       	cp.w	r9,r12
8000caf4:	c0 43       	brcs	8000cafc <__avr32_umod64+0xb4>
8000caf6:	0c 39       	cp.w	r9,r6
8000caf8:	f3 dc e3 09 	addcs	r9,r9,r12
8000cafc:	f2 06 01 06 	sub	r6,r9,r6
8000cb00:	f4 08 09 4e 	lsl	lr,r10,r8
8000cb04:	f8 0a 16 10 	lsr	r10,r12,0x10
8000cb08:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000cb0c:	ec 0a 0d 02 	divu	r2,r6,r10
8000cb10:	fc 09 16 10 	lsr	r9,lr,0x10
8000cb14:	ea 02 02 4b 	mul	r11,r5,r2
8000cb18:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000cb1c:	16 39       	cp.w	r9,r11
8000cb1e:	c0 72       	brcc	8000cb2c <__avr32_umod64+0xe4>
8000cb20:	18 09       	add	r9,r12
8000cb22:	18 39       	cp.w	r9,r12
8000cb24:	c0 43       	brcs	8000cb2c <__avr32_umod64+0xe4>
8000cb26:	16 39       	cp.w	r9,r11
8000cb28:	f3 dc e3 09 	addcs	r9,r9,r12
8000cb2c:	f2 0b 01 0b 	sub	r11,r9,r11
8000cb30:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000cb34:	f6 0a 0d 0a 	divu	r10,r11,r10
8000cb38:	fd eb 11 0e 	or	lr,lr,r11<<0x10
8000cb3c:	ea 0a 02 4a 	mul	r10,r5,r10
8000cb40:	14 3e       	cp.w	lr,r10
8000cb42:	c0 72       	brcc	8000cb50 <__avr32_umod64+0x108>
8000cb44:	18 0e       	add	lr,r12
8000cb46:	18 3e       	cp.w	lr,r12
8000cb48:	c0 43       	brcs	8000cb50 <__avr32_umod64+0x108>
8000cb4a:	14 3e       	cp.w	lr,r10
8000cb4c:	fd dc e3 0e 	addcs	lr,lr,r12
8000cb50:	fc 0a 01 0a 	sub	r10,lr,r10
8000cb54:	30 0b       	mov	r11,0
8000cb56:	f4 08 0a 4a 	lsr	r10,r10,r8
8000cb5a:	c7 b8       	rjmp	8000cc50 <__avr32_umod64+0x208>
8000cb5c:	16 39       	cp.w	r9,r11
8000cb5e:	e0 8b 00 79 	brhi	8000cc50 <__avr32_umod64+0x208>
8000cb62:	f2 09 12 00 	clz	r9,r9
8000cb66:	c1 21       	brne	8000cb8a <__avr32_umod64+0x142>
8000cb68:	10 3a       	cp.w	r10,r8
8000cb6a:	5f 2b       	srhs	r11
8000cb6c:	0a 31       	cp.w	r1,r5
8000cb6e:	5f ba       	srhi	r10
8000cb70:	f7 ea 10 0a 	or	r10,r11,r10
8000cb74:	f2 0a 18 00 	cp.b	r10,r9
8000cb78:	c0 60       	breq	8000cb84 <__avr32_umod64+0x13c>
8000cb7a:	fc 08 01 0c 	sub	r12,lr,r8
8000cb7e:	e2 05 01 46 	sbc	r6,r1,r5
8000cb82:	18 9e       	mov	lr,r12
8000cb84:	0c 9b       	mov	r11,r6
8000cb86:	1c 9a       	mov	r10,lr
8000cb88:	c6 48       	rjmp	8000cc50 <__avr32_umod64+0x208>
8000cb8a:	ea 09 09 4c 	lsl	r12,r5,r9
8000cb8e:	f2 06 11 20 	rsub	r6,r9,32
8000cb92:	f6 09 09 4b 	lsl	r11,r11,r9
8000cb96:	f0 09 09 42 	lsl	r2,r8,r9
8000cb9a:	ef 46 ff f4 	st.w	r7[-12],r6
8000cb9e:	f0 06 0a 48 	lsr	r8,r8,r6
8000cba2:	18 48       	or	r8,r12
8000cba4:	e2 06 0a 4c 	lsr	r12,r1,r6
8000cba8:	f4 09 09 43 	lsl	r3,r10,r9
8000cbac:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
8000cbb0:	f4 06 0a 4a 	lsr	r10,r10,r6
8000cbb4:	16 4a       	or	r10,r11
8000cbb6:	f0 0b 16 10 	lsr	r11,r8,0x10
8000cbba:	f8 0b 0d 04 	divu	r4,r12,r11
8000cbbe:	f4 0c 16 10 	lsr	r12,r10,0x10
8000cbc2:	08 91       	mov	r1,r4
8000cbc4:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
8000cbc8:	e8 0e 02 46 	mul	r6,r4,lr
8000cbcc:	0c 3c       	cp.w	r12,r6
8000cbce:	c0 a2       	brcc	8000cbe2 <__avr32_umod64+0x19a>
8000cbd0:	20 11       	sub	r1,1
8000cbd2:	10 0c       	add	r12,r8
8000cbd4:	10 3c       	cp.w	r12,r8
8000cbd6:	c0 63       	brcs	8000cbe2 <__avr32_umod64+0x19a>
8000cbd8:	0c 3c       	cp.w	r12,r6
8000cbda:	f7 b1 03 01 	sublo	r1,1
8000cbde:	f9 d8 e3 0c 	addcs	r12,r12,r8
8000cbe2:	0c 1c       	sub	r12,r6
8000cbe4:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
8000cbe8:	f8 0b 0d 04 	divu	r4,r12,r11
8000cbec:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
8000cbf0:	08 96       	mov	r6,r4
8000cbf2:	e8 0e 02 4e 	mul	lr,r4,lr
8000cbf6:	1c 3b       	cp.w	r11,lr
8000cbf8:	c0 a2       	brcc	8000cc0c <__avr32_umod64+0x1c4>
8000cbfa:	20 16       	sub	r6,1
8000cbfc:	10 0b       	add	r11,r8
8000cbfe:	10 3b       	cp.w	r11,r8
8000cc00:	c0 63       	brcs	8000cc0c <__avr32_umod64+0x1c4>
8000cc02:	1c 3b       	cp.w	r11,lr
8000cc04:	f7 b6 03 01 	sublo	r6,1
8000cc08:	f7 d8 e3 0b 	addcs	r11,r11,r8
8000cc0c:	ed e1 11 01 	or	r1,r6,r1<<0x10
8000cc10:	1c 1b       	sub	r11,lr
8000cc12:	e2 02 06 40 	mulu.d	r0,r1,r2
8000cc16:	00 9e       	mov	lr,r0
8000cc18:	02 9c       	mov	r12,r1
8000cc1a:	16 3c       	cp.w	r12,r11
8000cc1c:	e0 8b 00 08 	brhi	8000cc2c <__avr32_umod64+0x1e4>
8000cc20:	5f 06       	sreq	r6
8000cc22:	06 30       	cp.w	r0,r3
8000cc24:	5f ba       	srhi	r10
8000cc26:	ed ea 00 0a 	and	r10,r6,r10
8000cc2a:	c0 60       	breq	8000cc36 <__avr32_umod64+0x1ee>
8000cc2c:	fc 02 01 04 	sub	r4,lr,r2
8000cc30:	f8 08 01 4c 	sbc	r12,r12,r8
8000cc34:	08 9e       	mov	lr,r4
8000cc36:	e6 0e 01 0a 	sub	r10,r3,lr
8000cc3a:	f6 0c 01 4c 	sbc	r12,r11,r12
8000cc3e:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000cc42:	f8 09 0a 4b 	lsr	r11,r12,r9
8000cc46:	f4 09 0a 4a 	lsr	r10,r10,r9
8000cc4a:	f8 01 09 4c 	lsl	r12,r12,r1
8000cc4e:	18 4a       	or	r10,r12
8000cc50:	2f dd       	sub	sp,-12
8000cc52:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000ce00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000ce00:	c0 08       	rjmp	8000ce00 <_evba>
	...

8000ce04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000ce04:	c0 08       	rjmp	8000ce04 <_handle_TLB_Multiple_Hit>
	...

8000ce08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000ce08:	c0 08       	rjmp	8000ce08 <_handle_Bus_Error_Data_Fetch>
	...

8000ce0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000ce0c:	c0 08       	rjmp	8000ce0c <_handle_Bus_Error_Instruction_Fetch>
	...

8000ce10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000ce10:	c0 08       	rjmp	8000ce10 <_handle_NMI>
	...

8000ce14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000ce14:	c0 08       	rjmp	8000ce14 <_handle_Instruction_Address>
	...

8000ce18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000ce18:	c0 08       	rjmp	8000ce18 <_handle_ITLB_Protection>
	...

8000ce1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000ce1c:	c0 08       	rjmp	8000ce1c <_handle_Breakpoint>
	...

8000ce20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000ce20:	c0 08       	rjmp	8000ce20 <_handle_Illegal_Opcode>
	...

8000ce24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000ce24:	c0 08       	rjmp	8000ce24 <_handle_Unimplemented_Instruction>
	...

8000ce28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000ce28:	c0 08       	rjmp	8000ce28 <_handle_Privilege_Violation>
	...

8000ce2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000ce2c:	c0 08       	rjmp	8000ce2c <_handle_Floating_Point>
	...

8000ce30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000ce30:	c0 08       	rjmp	8000ce30 <_handle_Coprocessor_Absent>
	...

8000ce34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000ce34:	c0 08       	rjmp	8000ce34 <_handle_Data_Address_Read>
	...

8000ce38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000ce38:	c0 08       	rjmp	8000ce38 <_handle_Data_Address_Write>
	...

8000ce3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000ce3c:	c0 08       	rjmp	8000ce3c <_handle_DTLB_Protection_Read>
	...

8000ce40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000ce40:	c0 08       	rjmp	8000ce40 <_handle_DTLB_Protection_Write>
	...

8000ce44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000ce44:	c0 08       	rjmp	8000ce44 <_handle_DTLB_Modified>
	...

8000ce50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000ce50:	c0 08       	rjmp	8000ce50 <_handle_ITLB_Miss>
	...

8000ce60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000ce60:	c0 08       	rjmp	8000ce60 <_handle_DTLB_Miss_Read>
	...

8000ce70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000ce70:	c0 08       	rjmp	8000ce70 <_handle_DTLB_Miss_Write>
	...

8000cf00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000cf00:	c0 08       	rjmp	8000cf00 <_handle_Supervisor_Call>
8000cf02:	d7 03       	nop

8000cf04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cf04:	30 0c       	mov	r12,0
8000cf06:	fe b0 cf 75 	rcall	80006df0 <_get_interrupt_handler>
8000cf0a:	58 0c       	cp.w	r12,0
8000cf0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cf10:	d6 03       	rete

8000cf12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cf12:	30 1c       	mov	r12,1
8000cf14:	fe b0 cf 6e 	rcall	80006df0 <_get_interrupt_handler>
8000cf18:	58 0c       	cp.w	r12,0
8000cf1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cf1e:	d6 03       	rete

8000cf20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cf20:	30 2c       	mov	r12,2
8000cf22:	fe b0 cf 67 	rcall	80006df0 <_get_interrupt_handler>
8000cf26:	58 0c       	cp.w	r12,0
8000cf28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cf2c:	d6 03       	rete

8000cf2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cf2e:	30 3c       	mov	r12,3
8000cf30:	fe b0 cf 60 	rcall	80006df0 <_get_interrupt_handler>
8000cf34:	58 0c       	cp.w	r12,0
8000cf36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cf3a:	d6 03       	rete
8000cf3c:	d7 03       	nop
8000cf3e:	d7 03       	nop
8000cf40:	d7 03       	nop
8000cf42:	d7 03       	nop
8000cf44:	d7 03       	nop
8000cf46:	d7 03       	nop
8000cf48:	d7 03       	nop
8000cf4a:	d7 03       	nop
8000cf4c:	d7 03       	nop
8000cf4e:	d7 03       	nop
8000cf50:	d7 03       	nop
8000cf52:	d7 03       	nop
8000cf54:	d7 03       	nop
8000cf56:	d7 03       	nop
8000cf58:	d7 03       	nop
8000cf5a:	d7 03       	nop
8000cf5c:	d7 03       	nop
8000cf5e:	d7 03       	nop
8000cf60:	d7 03       	nop
8000cf62:	d7 03       	nop
8000cf64:	d7 03       	nop
8000cf66:	d7 03       	nop
8000cf68:	d7 03       	nop
8000cf6a:	d7 03       	nop
8000cf6c:	d7 03       	nop
8000cf6e:	d7 03       	nop
8000cf70:	d7 03       	nop
8000cf72:	d7 03       	nop
8000cf74:	d7 03       	nop
8000cf76:	d7 03       	nop
8000cf78:	d7 03       	nop
8000cf7a:	d7 03       	nop
8000cf7c:	d7 03       	nop
8000cf7e:	d7 03       	nop
8000cf80:	d7 03       	nop
8000cf82:	d7 03       	nop
8000cf84:	d7 03       	nop
8000cf86:	d7 03       	nop
8000cf88:	d7 03       	nop
8000cf8a:	d7 03       	nop
8000cf8c:	d7 03       	nop
8000cf8e:	d7 03       	nop
8000cf90:	d7 03       	nop
8000cf92:	d7 03       	nop
8000cf94:	d7 03       	nop
8000cf96:	d7 03       	nop
8000cf98:	d7 03       	nop
8000cf9a:	d7 03       	nop
8000cf9c:	d7 03       	nop
8000cf9e:	d7 03       	nop
8000cfa0:	d7 03       	nop
8000cfa2:	d7 03       	nop
8000cfa4:	d7 03       	nop
8000cfa6:	d7 03       	nop
8000cfa8:	d7 03       	nop
8000cfaa:	d7 03       	nop
8000cfac:	d7 03       	nop
8000cfae:	d7 03       	nop
8000cfb0:	d7 03       	nop
8000cfb2:	d7 03       	nop
8000cfb4:	d7 03       	nop
8000cfb6:	d7 03       	nop
8000cfb8:	d7 03       	nop
8000cfba:	d7 03       	nop
8000cfbc:	d7 03       	nop
8000cfbe:	d7 03       	nop
8000cfc0:	d7 03       	nop
8000cfc2:	d7 03       	nop
8000cfc4:	d7 03       	nop
8000cfc6:	d7 03       	nop
8000cfc8:	d7 03       	nop
8000cfca:	d7 03       	nop
8000cfcc:	d7 03       	nop
8000cfce:	d7 03       	nop
8000cfd0:	d7 03       	nop
8000cfd2:	d7 03       	nop
8000cfd4:	d7 03       	nop
8000cfd6:	d7 03       	nop
8000cfd8:	d7 03       	nop
8000cfda:	d7 03       	nop
8000cfdc:	d7 03       	nop
8000cfde:	d7 03       	nop
8000cfe0:	d7 03       	nop
8000cfe2:	d7 03       	nop
8000cfe4:	d7 03       	nop
8000cfe6:	d7 03       	nop
8000cfe8:	d7 03       	nop
8000cfea:	d7 03       	nop
8000cfec:	d7 03       	nop
8000cfee:	d7 03       	nop
8000cff0:	d7 03       	nop
8000cff2:	d7 03       	nop
8000cff4:	d7 03       	nop
8000cff6:	d7 03       	nop
8000cff8:	d7 03       	nop
8000cffa:	d7 03       	nop
8000cffc:	d7 03       	nop
8000cffe:	d7 03       	nop
