0.6
2018.2
Jun 14 2018
20:41:02
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/Gate/Gate.srcs/sim_1/imports/new/TestGates.vhd,1683720907,vhdl,,,,testgates,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/Gate/Gate.srcs/sources_1/imports/new/NANDgate.vhd,1683719114,vhdl,,,,nandgate,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/Gate/Gate.srcs/sources_1/imports/new/NORgate.vhd,1683717639,vhdl,,,,norgate,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/Gate/Gate.srcs/sources_1/imports/new/ORgate.vhd,1683691937,vhdl,,,,orgate,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/Gate/Gate.srcs/sources_1/imports/new/XNORgate.vhd,1683719032,vhdl,,,,xnorgate,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/Gate/Gate.srcs/sources_1/imports/new/andGate.vhd,1683692010,vhdl,,,,andgate,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/Gate/Gate.srcs/sources_1/imports/new/inverter.vhd,1683718170,vhdl,,,,inverter,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/gate/Gate/Gate.srcs/sources_1/imports/new/xorGate.vhd,1683718385,vhdl,,,,xorgate,,,,,,,,
