// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "07/11/2024 16:34:01"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 10 ns/ 1 ps

module VGA_Test (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_HS,
	VGA_VS);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLOCK_50;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	VGA_SYNC_N;
output 	VGA_BLANK_N;
output 	VGA_HS;
output 	VGA_VS;

// Design Ports Information
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult2~40 ;
wire \Mult2~41 ;
wire \Mult2~42 ;
wire \Mult2~43 ;
wire \Mult2~44 ;
wire \Mult2~45 ;
wire \Mult2~46 ;
wire \Mult2~47 ;
wire \Mult2~48 ;
wire \Mult2~49 ;
wire \Mult2~50 ;
wire \Mult2~51 ;
wire \Mult2~52 ;
wire \Mult2~53 ;
wire \Mult2~54 ;
wire \Mult2~55 ;
wire \Mult2~56 ;
wire \Mult2~57 ;
wire \Mult2~58 ;
wire \Mult2~59 ;
wire \Mult2~60 ;
wire \Mult2~61 ;
wire \Mult2~62 ;
wire \Mult2~63 ;
wire \Mult2~64 ;
wire \Mult2~65 ;
wire \Mult2~66 ;
wire \Mult2~67 ;
wire \Mult2~68 ;
wire \Mult2~69 ;
wire \Mult2~70 ;
wire \Mult2~71 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 ;
wire \Mult0~150 ;
wire \Mult0~151 ;
wire \Mult0~152 ;
wire \Mult0~153 ;
wire \Mult0~154 ;
wire \Mult0~155 ;
wire \Mult0~156 ;
wire \Mult0~157 ;
wire \Mult0~158 ;
wire \Mult0~159 ;
wire \Mult0~160 ;
wire \Mult0~161 ;
wire \Mult0~162 ;
wire \Mult0~163 ;
wire \Mult0~164 ;
wire \Mult0~165 ;
wire \Mult0~166 ;
wire \Mult0~167 ;
wire \Mult0~168 ;
wire \Mult0~169 ;
wire \Mult0~170 ;
wire \Mult0~171 ;
wire \Mult0~172 ;
wire \Mult0~173 ;
wire \Mult0~174 ;
wire \Mult0~175 ;
wire \Mult0~176 ;
wire \Mult0~177 ;
wire \Mult0~178 ;
wire \Mult0~179 ;
wire \Mult0~180 ;
wire \Mult0~181 ;
wire \Mult0~182 ;
wire \Mult0~183 ;
wire \Mult0~184 ;
wire \Mult0~185 ;
wire \Mult0~186 ;
wire \Mult0~187 ;
wire \Mult0~188 ;
wire \Mult0~189 ;
wire \Mult0~190 ;
wire \Mult0~191 ;
wire \Mult0~192 ;
wire \Mult0~193 ;
wire \Mult0~194 ;
wire \Mult0~195 ;
wire \Mult0~196 ;
wire \Mult0~197 ;
wire \Mult0~198 ;
wire \Mult0~199 ;
wire \Mult0~509 ;
wire \Mult0~510 ;
wire \Mult0~511 ;
wire \Mult0~512 ;
wire \Mult0~513 ;
wire \Mult0~514 ;
wire \Mult0~515 ;
wire \Mult0~516 ;
wire \Mult0~517 ;
wire \Mult0~518 ;
wire \Mult0~519 ;
wire \Mult0~520 ;
wire \Mult0~521 ;
wire \Mult0~522 ;
wire \Mult0~523 ;
wire \Mult0~524 ;
wire \Mult0~525 ;
wire \Mult0~526 ;
wire \Mult0~527 ;
wire \Mult0~528 ;
wire \Mult0~529 ;
wire \Mult0~530 ;
wire \Mult0~531 ;
wire \Mult0~532 ;
wire \Mult0~533 ;
wire \Mult0~534 ;
wire \Mult0~535 ;
wire \Mult0~536 ;
wire \Mult0~537 ;
wire \Mult0~538 ;
wire \Mult0~539 ;
wire \Mult0~540 ;
wire \Mult1~44 ;
wire \Mult1~45 ;
wire \Mult1~46 ;
wire \Mult1~47 ;
wire \Mult1~48 ;
wire \Mult1~49 ;
wire \Mult1~50 ;
wire \Mult1~51 ;
wire \Mult1~52 ;
wire \Mult1~53 ;
wire \Mult1~54 ;
wire \Mult1~55 ;
wire \Mult1~56 ;
wire \Mult1~57 ;
wire \Mult1~58 ;
wire \Mult1~59 ;
wire \Mult1~60 ;
wire \Mult1~61 ;
wire \Mult1~62 ;
wire \Mult1~63 ;
wire \Mult1~64 ;
wire \Mult1~65 ;
wire \Mult1~66 ;
wire \Mult1~67 ;
wire \Mult1~68 ;
wire \Mult1~69 ;
wire \Mult1~70 ;
wire \Mult1~71 ;
wire \Mult1~72 ;
wire \Mult1~73 ;
wire \Mult1~74 ;
wire \Mult1~75 ;
wire \Mult1~419 ;
wire \Mult1~420 ;
wire \Mult1~421 ;
wire \Mult1~422 ;
wire \Mult1~423 ;
wire \Mult1~424 ;
wire \Mult1~425 ;
wire \Mult1~426 ;
wire \Mult1~427 ;
wire \Mult1~428 ;
wire \Mult1~429 ;
wire \Mult1~430 ;
wire \Mult1~431 ;
wire \Mult1~432 ;
wire \Mult1~433 ;
wire \Mult1~434 ;
wire \Mult1~435 ;
wire \Mult1~436 ;
wire \Mult1~437 ;
wire \Mult1~438 ;
wire \Mult1~439 ;
wire \Mult1~440 ;
wire \Mult1~441 ;
wire \Mult1~442 ;
wire \Mult1~443 ;
wire \Mult1~444 ;
wire \Mult1~445 ;
wire \Mult1~446 ;
wire \Mult1~447 ;
wire \Mult1~448 ;
wire \Mult1~449 ;
wire \Mult1~450 ;
wire \Mult1~451 ;
wire \Mult1~452 ;
wire \Mult1~453 ;
wire \Mult1~454 ;
wire \Mult1~455 ;
wire \Mult1~456 ;
wire \Mult1~457 ;
wire \Mult1~458 ;
wire \Mult1~459 ;
wire \Mult1~460 ;
wire \Mult1~461 ;
wire \Mult1~462 ;
wire \Mult1~463 ;
wire \Mult1~464 ;
wire \Mult1~465 ;
wire \Mult1~466 ;
wire \Mult1~467 ;
wire \Mult1~468 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \CLOCK_50~input_o ;
wire \vga_clk~0_combout ;
wire \vga_clk~q ;
wire \radius[0]~5_combout ;
wire \Add1~37_sumout ;
wire \Equal1~0_combout ;
wire \Equal1~1_combout ;
wire \Equal1~2_combout ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~17_sumout ;
wire \Equal0~1_combout ;
wire \Add0~18 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~1_sumout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Add1~38 ;
wire \Add1~21_sumout ;
wire \vCount[1]~DUPLICATE_q ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \Add1~34 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~1_sumout ;
wire \Add1~2 ;
wire \Add1~17_sumout ;
wire \VGA_BLANK_N~0_combout ;
wire \LessThan1~0_combout ;
wire \VGA_BLANK_N~1_combout ;
wire \rCount[0]~0_combout ;
wire \Add2~1_sumout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \rCount[2]~DUPLICATE_q ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \rCount[4]~DUPLICATE_q ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \Add2~38 ;
wire \Add2~41_sumout ;
wire \Add2~42 ;
wire \Add2~45_sumout ;
wire \Add2~46 ;
wire \Add2~49_sumout ;
wire \Add2~50 ;
wire \Add2~53_sumout ;
wire \Add2~54 ;
wire \Add2~57_sumout ;
wire \Add2~58 ;
wire \Add2~61_sumout ;
wire \Add2~62 ;
wire \Add2~65_sumout ;
wire \Add2~66 ;
wire \Add2~69_sumout ;
wire \rCount[18]~DUPLICATE_q ;
wire \Add2~70 ;
wire \Add2~73_sumout ;
wire \Add2~74 ;
wire \Add2~77_sumout ;
wire \radius[0]~3_combout ;
wire \rCount[14]~DUPLICATE_q ;
wire \rCount[16]~DUPLICATE_q ;
wire \rCount[12]~DUPLICATE_q ;
wire \radius[0]~2_combout ;
wire \radius[0]~1_combout ;
wire \radius[0]~0_combout ;
wire \radius[0]~4_combout ;
wire \Add3~1_sumout ;
wire \radius[1]~DUPLICATE_q ;
wire \Add3~2 ;
wire \Add3~5_sumout ;
wire \radius[2]~6_combout ;
wire \Add3~6 ;
wire \Add3~9_sumout ;
wire \radius[3]~7_combout ;
wire \Add3~10 ;
wire \Add3~13_sumout ;
wire \radius[4]~8_combout ;
wire \Add3~14 ;
wire \Add3~17_sumout ;
wire \radius[5]~9_combout ;
wire \Add3~18 ;
wire \Add3~21_sumout ;
wire \Add3~22 ;
wire \Add3~25_sumout ;
wire \Add3~26 ;
wire \Add3~29_sumout ;
wire \radius[8]~DUPLICATE_q ;
wire \Add3~30 ;
wire \Add3~33_sumout ;
wire \radius[9]~10_combout ;
wire \Add3~34 ;
wire \Add3~37_sumout ;
wire \radius[10]~11_combout ;
wire \Add3~38 ;
wire \Add3~41_sumout ;
wire \Add3~42 ;
wire \Add3~45_sumout ;
wire \radius[12]~12_combout ;
wire \Add3~46 ;
wire \Add3~49_sumout ;
wire \radius[13]~13_combout ;
wire \Add3~50 ;
wire \Add3~53_sumout ;
wire \radius[14]~14_combout ;
wire \Add3~54 ;
wire \Add3~57_sumout ;
wire \radius[15]~15_combout ;
wire \Add3~58 ;
wire \Add3~61_sumout ;
wire \radius[16]~16_combout ;
wire \Add3~62 ;
wire \Add3~65_sumout ;
wire \radius[17]~17_combout ;
wire \Add3~66 ;
wire \Add3~69_sumout ;
wire \radius[18]~18_combout ;
wire \Add3~70 ;
wire \Add3~73_sumout ;
wire \radius[19]~19_combout ;
wire \Add3~74 ;
wire \Add3~77_sumout ;
wire \radius[20]~20_combout ;
wire \Mult2~32 ;
wire \Mult2~33 ;
wire \Add8~0_combout ;
wire \Add8~1_combout ;
wire \Add8~2_combout ;
wire \Add8~3_combout ;
wire \Mult0~143 ;
wire \Add9~3_combout ;
wire \Add9~6_combout ;
wire \Add9~0_combout ;
wire \Add9~1_combout ;
wire \Add9~2_combout ;
wire \Add9~4_combout ;
wire \Add9~5_combout ;
wire \Mult1~412 ;
wire \Mult1~37 ;
wire \Mult0~502 ;
wire \Mult1~411 ;
wire \Mult1~36 ;
wire \Mult0~501 ;
wire \Mult1~410 ;
wire \Mult1~35 ;
wire \Mult0~500 ;
wire \Mult0~499 ;
wire \Mult1~409 ;
wire \Mult1~34 ;
wire \Mult1~408 ;
wire \Mult1~33 ;
wire \Mult0~498 ;
wire \Mult1~407 ;
wire \Mult1~32 ;
wire \Mult0~497 ;
wire \Mult1~406 ;
wire \Mult1~31 ;
wire \Mult0~496 ;
wire \Mult0~495 ;
wire \Mult1~405_resulta ;
wire \Mult1~30 ;
wire \Mult1~2 ;
wire \Mult1~3 ;
wire \Mult1~355 ;
wire \Mult1~356 ;
wire \Mult1~351 ;
wire \Mult1~352 ;
wire \Mult1~347 ;
wire \Mult1~348 ;
wire \Mult1~371 ;
wire \Mult1~372 ;
wire \Mult1~367 ;
wire \Mult1~368 ;
wire \Mult1~363 ;
wire \Mult1~364 ;
wire \Mult1~358_sumout ;
wire \Mult0~142 ;
wire \Mult1~362_sumout ;
wire \Mult0~141 ;
wire \Mult1~366_sumout ;
wire \Mult0~140 ;
wire \Mult1~370_sumout ;
wire \Mult0~139 ;
wire \Mult1~346_sumout ;
wire \Mult1~350_sumout ;
wire \Mult0~138 ;
wire \Mult0~137 ;
wire \Mult1~354_sumout ;
wire \Mult0~136_resulta ;
wire \Mult1~1_sumout ;
wire \Mult0~494 ;
wire \Mult1~29 ;
wire \Mult0~493 ;
wire \Mult1~28 ;
wire \Mult1~27 ;
wire \Mult0~492 ;
wire \Mult1~26 ;
wire \Mult0~491 ;
wire \Mult0~490 ;
wire \Mult1~25 ;
wire \Mult1~24 ;
wire \Mult0~489 ;
wire \Mult1~23 ;
wire \Mult0~488 ;
wire \Mult0~487 ;
wire \Mult1~22 ;
wire \Mult0~486 ;
wire \Mult1~21 ;
wire \Mult0~485 ;
wire \Mult1~20 ;
wire \Mult0~484 ;
wire \Mult1~19 ;
wire \Mult1~18 ;
wire \Mult0~483 ;
wire \Mult1~17 ;
wire \Mult0~482 ;
wire \Mult0~481 ;
wire \Mult1~16 ;
wire \Mult1~15 ;
wire \Mult0~480 ;
wire \Mult0~479 ;
wire \Mult1~14 ;
wire \Mult1~13 ;
wire \Mult0~478 ;
wire \Mult0~477_resulta ;
wire \Mult1~12_resulta ;
wire \Mult0~42 ;
wire \Mult0~38 ;
wire \Mult0~34 ;
wire \Mult0~50 ;
wire \Mult0~46 ;
wire \Mult0~62 ;
wire \Mult0~58 ;
wire \Mult0~54 ;
wire \Mult0~18 ;
wire \Mult0~30 ;
wire \Mult0~26 ;
wire \Mult0~22 ;
wire \Mult0~74 ;
wire \Mult0~70 ;
wire \Mult0~66 ;
wire \Mult0~14 ;
wire \Mult0~10 ;
wire \Mult0~6 ;
wire \Mult0~2 ;
wire \Mult0~86 ;
wire \Mult0~82 ;
wire \Mult0~78 ;
wire \Mult0~102 ;
wire \Mult0~98 ;
wire \Mult0~94 ;
wire \Mult0~89_sumout ;
wire \Mult0~93_sumout ;
wire \Mult2~30 ;
wire \Mult0~101_sumout ;
wire \LessThan2~21_combout ;
wire \Mult2~31 ;
wire \Mult0~97_sumout ;
wire \LessThan2~20_combout ;
wire \LessThan2~22_combout ;
wire \Mult0~144 ;
wire \Mult1~413 ;
wire \Mult0~503 ;
wire \Mult1~38 ;
wire \Mult1~359 ;
wire \Mult1~360 ;
wire \Mult1~382_sumout ;
wire \Mult0~90 ;
wire \Mult0~113_sumout ;
wire \Mult2~36 ;
wire \Mult2~34 ;
wire \Mult2~35 ;
wire \Mult0~145 ;
wire \Mult0~504 ;
wire \Mult1~414 ;
wire \Mult1~39 ;
wire \Mult1~383 ;
wire \Mult1~384 ;
wire \Mult1~378_sumout ;
wire \Mult0~114 ;
wire \Mult0~109_sumout ;
wire \Mult1~415 ;
wire \Mult1~40 ;
wire \Mult0~505 ;
wire \Mult1~379 ;
wire \Mult1~380 ;
wire \Mult1~374_sumout ;
wire \Mult0~146 ;
wire \Mult0~110 ;
wire \Mult0~105_sumout ;
wire \LessThan2~27_combout ;
wire \Mult0~85_sumout ;
wire \Mult2~28 ;
wire \Mult0~77_sumout ;
wire \Mult0~81_sumout ;
wire \Mult2~29 ;
wire \Mult2~27 ;
wire \LessThan2~19_combout ;
wire \LessThan2~24_combout ;
wire \LessThan2~23_combout ;
wire \LessThan2~25_combout ;
wire \LessThan2~26_combout ;
wire \Mult0~1_sumout ;
wire \Mult2~25 ;
wire \Mult0~5_sumout ;
wire \Mult0~9_sumout ;
wire \Mult2~26 ;
wire \Mult2~24 ;
wire \LessThan2~16_combout ;
wire \LessThan2~17_combout ;
wire \Mult2~23 ;
wire \Mult0~13_sumout ;
wire \LessThan2~14_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~15_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~2_combout ;
wire \Mult0~69_sumout ;
wire \Mult2~22 ;
wire \Mult0~73_sumout ;
wire \Mult2~21 ;
wire \Mult2~20 ;
wire \Mult0~65_sumout ;
wire \LessThan2~13_combout ;
wire \Mult0~21_sumout ;
wire \Mult0~25_sumout ;
wire \Mult2~19 ;
wire \Mult0~29_sumout ;
wire \Mult2~17 ;
wire \Mult2~18 ;
wire \LessThan2~3_combout ;
wire \LessThan2~10_combout ;
wire \LessThan2~11_combout ;
wire \Mult2~16 ;
wire \Mult2~13 ;
wire \Mult0~61_sumout ;
wire \Mult2~14 ;
wire \Mult2~15 ;
wire \Mult0~53_sumout ;
wire \Mult0~57_sumout ;
wire \LessThan2~7_combout ;
wire \Mult0~37_sumout ;
wire \Mult2~8_resulta ;
wire \Mult2~9 ;
wire \Mult0~33_sumout ;
wire \Mult2~10 ;
wire \Mult0~41_sumout ;
wire \LessThan2~4_combout ;
wire \LessThan2~8_combout ;
wire \Mult2~12 ;
wire \Mult2~11 ;
wire \Mult0~49_sumout ;
wire \Mult0~45_sumout ;
wire \LessThan2~5_combout ;
wire \LessThan2~6_combout ;
wire \LessThan2~9_combout ;
wire \Mult0~17_sumout ;
wire \LessThan2~12_combout ;
wire \LessThan2~18_combout ;
wire \LessThan2~28_combout ;
wire \Mult0~506 ;
wire \Mult1~416 ;
wire \Mult1~41 ;
wire \Mult1~375 ;
wire \Mult1~376 ;
wire \Mult1~394_sumout ;
wire \Mult0~147 ;
wire \Mult0~106 ;
wire \Mult0~125_sumout ;
wire \Mult0~148 ;
wire \Mult0~507 ;
wire \Mult1~42 ;
wire \Mult1~417 ;
wire \Mult1~395 ;
wire \Mult1~396 ;
wire \Mult1~390_sumout ;
wire \Mult0~126 ;
wire \Mult0~121_sumout ;
wire \Mult2~37 ;
wire \Mult2~39 ;
wire \Mult2~38 ;
wire \Mult0~508 ;
wire \Mult1~43 ;
wire \Mult1~418 ;
wire \Mult1~391 ;
wire \Mult1~392 ;
wire \Mult1~386_sumout ;
wire \Mult0~149 ;
wire \Mult0~122 ;
wire \Mult0~117_sumout ;
wire \LessThan2~30_combout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \Add5~26 ;
wire \Add5~30 ;
wire \Add5~34 ;
wire \Add5~18 ;
wire \Add5~22 ;
wire \Add5~14 ;
wire \Add5~6 ;
wire \Add5~10 ;
wire \Add5~2 ;
wire \Add5~37_sumout ;
wire \Add5~1_sumout ;
wire \Add5~9_sumout ;
wire \Add5~5_sumout ;
wire \Add5~13_sumout ;
wire \Add5~21_sumout ;
wire \Add5~17_sumout ;
wire \Add5~33_sumout ;
wire \Add5~29_sumout ;
wire \Add5~25_sumout ;
wire \Mod1|auto_generated|divider|divider|op_11~30 ;
wire \Mod1|auto_generated|divider|divider|op_11~34 ;
wire \Mod1|auto_generated|divider|divider|op_11~38 ;
wire \Mod1|auto_generated|divider|divider|op_11~22 ;
wire \Mod1|auto_generated|divider|divider|op_11~26 ;
wire \Mod1|auto_generated|divider|divider|op_11~18 ;
wire \Mod1|auto_generated|divider|divider|op_11~10 ;
wire \Mod1|auto_generated|divider|divider|op_11~14 ;
wire \Mod1|auto_generated|divider|divider|op_11~6 ;
wire \Mod1|auto_generated|divider|divider|op_11~41_sumout ;
wire \Mod1|auto_generated|divider|divider|op_11~42 ;
wire \Mod1|auto_generated|divider|divider|op_11~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_11~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_11~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[106]~6_combout ;
wire \Mod1|auto_generated|divider|divider|op_11~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[105]~1_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[105]~2_combout ;
wire \Mod1|auto_generated|divider|divider|op_11~17_sumout ;
wire \Mod1|auto_generated|divider|divider|op_11~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[103]~12_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[103]~13_combout ;
wire \Mod1|auto_generated|divider|divider|op_11~21_sumout ;
wire \Mod1|auto_generated|divider|divider|op_11~37_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[101]~19_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[101]~20_combout ;
wire \Mod1|auto_generated|divider|divider|op_11~33_sumout ;
wire \Mod1|auto_generated|divider|divider|op_11~29_sumout ;
wire \Mod1|auto_generated|divider|divider|op_3~30 ;
wire \Mod1|auto_generated|divider|divider|op_3~34 ;
wire \Mod1|auto_generated|divider|divider|op_3~38 ;
wire \Mod1|auto_generated|divider|divider|op_3~42 ;
wire \Mod1|auto_generated|divider|divider|op_3~22 ;
wire \Mod1|auto_generated|divider|divider|op_3~26 ;
wire \Mod1|auto_generated|divider|divider|op_3~18 ;
wire \Mod1|auto_generated|divider|divider|op_3~10 ;
wire \Mod1|auto_generated|divider|divider|op_3~14 ;
wire \Mod1|auto_generated|divider|divider|op_3~6 ;
wire \Mod1|auto_generated|divider|divider|op_3~46_cout ;
wire \Mod1|auto_generated|divider|divider|op_3~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_3~5_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[107]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[106]~5_combout ;
wire \Mod1|auto_generated|divider|divider|op_3~13_sumout ;
wire \Mod1|auto_generated|divider|divider|op_3~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[117]~3_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[119]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[104]~7_combout ;
wire \Mod1|auto_generated|divider|divider|op_3~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[116]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[106]~9_combout ;
wire \Mod1|auto_generated|divider|divider|op_3~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[115]~14_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[102]~10_combout ;
wire \Mod1|auto_generated|divider|divider|op_3~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[114]~11_combout ;
wire \Mod1|auto_generated|divider|divider|op_3~41_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[113]~21_combout ;
wire \Mod1|auto_generated|divider|divider|op_3~37_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[112]~22_combout ;
wire \Mod1|auto_generated|divider|divider|op_3~33_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[111]~15_combout ;
wire \Mod1|auto_generated|divider|divider|op_3~29_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[110]~17_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[112]~16_combout ;
wire \Add4~2 ;
wire \Add4~6 ;
wire \Add4~10 ;
wire \Add4~14 ;
wire \Add4~18 ;
wire \Add4~22 ;
wire \Add4~26 ;
wire \Add4~30 ;
wire \Add4~34 ;
wire \Add4~37_sumout ;
wire \Add4~33_sumout ;
wire \Add4~29_sumout ;
wire \Add4~25_sumout ;
wire \Add4~21_sumout ;
wire \Add4~17_sumout ;
wire \Add4~13_sumout ;
wire \Add4~9_sumout ;
wire \Add4~5_sumout ;
wire \Add4~1_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~6 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~14 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~18 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~19 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~23 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~26 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~27 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~34 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~35 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~38 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~39 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~29_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[108]~18_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[108]~19_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~37_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[106]~14_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[106]~15_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[104]~11_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[104]~10_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[102]~7_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[102]~6_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[100]~3_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[100]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_3~38_cout ;
wire \Mod0|auto_generated|divider|divider|op_3~6 ;
wire \Mod0|auto_generated|divider|divider|op_3~10 ;
wire \Mod0|auto_generated|divider|divider|op_3~14 ;
wire \Mod0|auto_generated|divider|divider|op_3~18 ;
wire \Mod0|auto_generated|divider|divider|op_3~22 ;
wire \Mod0|auto_generated|divider|divider|op_3~26 ;
wire \Mod0|auto_generated|divider|divider|op_3~30 ;
wire \Mod0|auto_generated|divider|divider|op_3~42 ;
wire \Mod0|auto_generated|divider|divider|op_3~46 ;
wire \Mod0|auto_generated|divider|divider|op_3~50 ;
wire \Mod0|auto_generated|divider|divider|op_3~34_cout ;
wire \Mod0|auto_generated|divider|divider|op_3~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_3~49_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[119]~17_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[112]~18_combout ;
wire \Mod0|auto_generated|divider|divider|op_3~45_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[118]~16_combout ;
wire \Mod0|auto_generated|divider|divider|op_3~41_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[117]~13_combout ;
wire \Add7~26 ;
wire \Add7~27 ;
wire \Add7~30 ;
wire \Add7~31 ;
wire \Add7~34 ;
wire \Add7~35 ;
wire \Add7~38 ;
wire \Add7~39 ;
wire \Add7~42 ;
wire \Add7~43 ;
wire \Add7~46 ;
wire \Add7~47 ;
wire \Add7~18 ;
wire \Add7~19 ;
wire \Add7~22 ;
wire \Add7~23 ;
wire \Add7~14 ;
wire \Add7~15 ;
wire \Add7~6 ;
wire \Add7~7 ;
wire \Add7~10 ;
wire \Add7~11 ;
wire \Add7~1_sumout ;
wire \altsyncram_component|auto_generated|altsyncram1|address_reg_a[5]~feeder_combout ;
wire \comb~0_combout ;
wire \LessThan2~29_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~65_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~66 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~69_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~70 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~73_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~74 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~1_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~11_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~10_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0_combout ;
wire \Add7~17_sumout ;
wire \Add7~21_sumout ;
wire \Add7~13_sumout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0_combout ;
wire \Add7~5_sumout ;
wire \Add7~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_3~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[110]~0_combout ;
wire \Mod0|auto_generated|divider|divider|op_3~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ;
wire \Mod0|auto_generated|divider|divider|op_3~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ;
wire \Mod0|auto_generated|divider|divider|op_3~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ;
wire \Mod0|auto_generated|divider|divider|op_3~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ;
wire \Mod0|auto_generated|divider|divider|op_3~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ;
wire \Mod0|auto_generated|divider|divider|op_3~29_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ;
wire \Add7~25_sumout ;
wire \Add7~29_sumout ;
wire \Add7~33_sumout ;
wire \Add7~37_sumout ;
wire \Add7~41_sumout ;
wire \Add7~45_sumout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2959w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2979w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2999w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~1_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~2_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~1_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~2_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~13_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~1_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~2_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~1_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~2_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~17_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|address_reg_a[4]~feeder_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~25_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~8_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~21_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~4_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~29_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~12_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~16_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ;
wire \p~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n8_mux_dataout~0_combout ;
wire \p~1_combout ;
wire \p~2_combout ;
wire \VGA_HS~0_combout ;
wire \VGA_VS~0_combout ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3094w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2415w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2332w ;
wire [9:0] vCount;
wire [6:0] \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [9:0] hCount;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3074w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2405w ;
wire [5:0] \altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2322w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2457w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3168w ;
wire [18:0] \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3084w ;
wire [5:0] \altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [20:0] radius;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3178w ;
wire [3:0] \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2425w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3315w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2561w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2561w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2218w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2571w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2435w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2312w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2228w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2581w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2932w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2332w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2248w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2601w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2228w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2322w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2238w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2591w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2218w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2591w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3009w ;
wire [4:0] \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2468w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3188w ;
wire [2:0] \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2989w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2248w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2238w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3127w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2425w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2342w ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2342w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3104w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2312w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2415w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3148w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2435w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3198w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2405w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2508w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3272w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2528w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3262w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2498w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2518w ;
wire [20:0] rCount;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2171w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2171w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2271w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2271w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2385w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3033w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2188w ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2188w ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2949w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2282w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2282w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3044w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2198w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2198w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2292w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2292w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2395w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3054w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2208w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2208w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2969w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2302w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2302w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3064w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2364w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2364w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2457w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2478w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3221w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2375w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2375w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3138w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3232w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2385w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2488w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3242w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2395w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3158w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3252w ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;

wire [63:0] \Mult2~8_RESULTA_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ;
wire [63:0] \Mult0~136_RESULTA_bus ;
wire [63:0] \Mult0~477_RESULTA_bus ;
wire [63:0] \Mult1~12_RESULTA_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ;
wire [63:0] \Mult1~405_RESULTA_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ;
wire [1:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ;

assign \Mult2~8_resulta  = \Mult2~8_RESULTA_bus [0];
assign \Mult2~9  = \Mult2~8_RESULTA_bus [1];
assign \Mult2~10  = \Mult2~8_RESULTA_bus [2];
assign \Mult2~11  = \Mult2~8_RESULTA_bus [3];
assign \Mult2~12  = \Mult2~8_RESULTA_bus [4];
assign \Mult2~13  = \Mult2~8_RESULTA_bus [5];
assign \Mult2~14  = \Mult2~8_RESULTA_bus [6];
assign \Mult2~15  = \Mult2~8_RESULTA_bus [7];
assign \Mult2~16  = \Mult2~8_RESULTA_bus [8];
assign \Mult2~17  = \Mult2~8_RESULTA_bus [9];
assign \Mult2~18  = \Mult2~8_RESULTA_bus [10];
assign \Mult2~19  = \Mult2~8_RESULTA_bus [11];
assign \Mult2~20  = \Mult2~8_RESULTA_bus [12];
assign \Mult2~21  = \Mult2~8_RESULTA_bus [13];
assign \Mult2~22  = \Mult2~8_RESULTA_bus [14];
assign \Mult2~23  = \Mult2~8_RESULTA_bus [15];
assign \Mult2~24  = \Mult2~8_RESULTA_bus [16];
assign \Mult2~25  = \Mult2~8_RESULTA_bus [17];
assign \Mult2~26  = \Mult2~8_RESULTA_bus [18];
assign \Mult2~27  = \Mult2~8_RESULTA_bus [19];
assign \Mult2~28  = \Mult2~8_RESULTA_bus [20];
assign \Mult2~29  = \Mult2~8_RESULTA_bus [21];
assign \Mult2~30  = \Mult2~8_RESULTA_bus [22];
assign \Mult2~31  = \Mult2~8_RESULTA_bus [23];
assign \Mult2~32  = \Mult2~8_RESULTA_bus [24];
assign \Mult2~33  = \Mult2~8_RESULTA_bus [25];
assign \Mult2~34  = \Mult2~8_RESULTA_bus [26];
assign \Mult2~35  = \Mult2~8_RESULTA_bus [27];
assign \Mult2~36  = \Mult2~8_RESULTA_bus [28];
assign \Mult2~37  = \Mult2~8_RESULTA_bus [29];
assign \Mult2~38  = \Mult2~8_RESULTA_bus [30];
assign \Mult2~39  = \Mult2~8_RESULTA_bus [31];
assign \Mult2~40  = \Mult2~8_RESULTA_bus [32];
assign \Mult2~41  = \Mult2~8_RESULTA_bus [33];
assign \Mult2~42  = \Mult2~8_RESULTA_bus [34];
assign \Mult2~43  = \Mult2~8_RESULTA_bus [35];
assign \Mult2~44  = \Mult2~8_RESULTA_bus [36];
assign \Mult2~45  = \Mult2~8_RESULTA_bus [37];
assign \Mult2~46  = \Mult2~8_RESULTA_bus [38];
assign \Mult2~47  = \Mult2~8_RESULTA_bus [39];
assign \Mult2~48  = \Mult2~8_RESULTA_bus [40];
assign \Mult2~49  = \Mult2~8_RESULTA_bus [41];
assign \Mult2~50  = \Mult2~8_RESULTA_bus [42];
assign \Mult2~51  = \Mult2~8_RESULTA_bus [43];
assign \Mult2~52  = \Mult2~8_RESULTA_bus [44];
assign \Mult2~53  = \Mult2~8_RESULTA_bus [45];
assign \Mult2~54  = \Mult2~8_RESULTA_bus [46];
assign \Mult2~55  = \Mult2~8_RESULTA_bus [47];
assign \Mult2~56  = \Mult2~8_RESULTA_bus [48];
assign \Mult2~57  = \Mult2~8_RESULTA_bus [49];
assign \Mult2~58  = \Mult2~8_RESULTA_bus [50];
assign \Mult2~59  = \Mult2~8_RESULTA_bus [51];
assign \Mult2~60  = \Mult2~8_RESULTA_bus [52];
assign \Mult2~61  = \Mult2~8_RESULTA_bus [53];
assign \Mult2~62  = \Mult2~8_RESULTA_bus [54];
assign \Mult2~63  = \Mult2~8_RESULTA_bus [55];
assign \Mult2~64  = \Mult2~8_RESULTA_bus [56];
assign \Mult2~65  = \Mult2~8_RESULTA_bus [57];
assign \Mult2~66  = \Mult2~8_RESULTA_bus [58];
assign \Mult2~67  = \Mult2~8_RESULTA_bus [59];
assign \Mult2~68  = \Mult2~8_RESULTA_bus [60];
assign \Mult2~69  = \Mult2~8_RESULTA_bus [61];
assign \Mult2~70  = \Mult2~8_RESULTA_bus [62];
assign \Mult2~71  = \Mult2~8_RESULTA_bus [63];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus [0];
assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a149  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus [1];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0];

assign \Mult0~136_resulta  = \Mult0~136_RESULTA_bus [0];
assign \Mult0~137  = \Mult0~136_RESULTA_bus [1];
assign \Mult0~138  = \Mult0~136_RESULTA_bus [2];
assign \Mult0~139  = \Mult0~136_RESULTA_bus [3];
assign \Mult0~140  = \Mult0~136_RESULTA_bus [4];
assign \Mult0~141  = \Mult0~136_RESULTA_bus [5];
assign \Mult0~142  = \Mult0~136_RESULTA_bus [6];
assign \Mult0~143  = \Mult0~136_RESULTA_bus [7];
assign \Mult0~144  = \Mult0~136_RESULTA_bus [8];
assign \Mult0~145  = \Mult0~136_RESULTA_bus [9];
assign \Mult0~146  = \Mult0~136_RESULTA_bus [10];
assign \Mult0~147  = \Mult0~136_RESULTA_bus [11];
assign \Mult0~148  = \Mult0~136_RESULTA_bus [12];
assign \Mult0~149  = \Mult0~136_RESULTA_bus [13];
assign \Mult0~150  = \Mult0~136_RESULTA_bus [14];
assign \Mult0~151  = \Mult0~136_RESULTA_bus [15];
assign \Mult0~152  = \Mult0~136_RESULTA_bus [16];
assign \Mult0~153  = \Mult0~136_RESULTA_bus [17];
assign \Mult0~154  = \Mult0~136_RESULTA_bus [18];
assign \Mult0~155  = \Mult0~136_RESULTA_bus [19];
assign \Mult0~156  = \Mult0~136_RESULTA_bus [20];
assign \Mult0~157  = \Mult0~136_RESULTA_bus [21];
assign \Mult0~158  = \Mult0~136_RESULTA_bus [22];
assign \Mult0~159  = \Mult0~136_RESULTA_bus [23];
assign \Mult0~160  = \Mult0~136_RESULTA_bus [24];
assign \Mult0~161  = \Mult0~136_RESULTA_bus [25];
assign \Mult0~162  = \Mult0~136_RESULTA_bus [26];
assign \Mult0~163  = \Mult0~136_RESULTA_bus [27];
assign \Mult0~164  = \Mult0~136_RESULTA_bus [28];
assign \Mult0~165  = \Mult0~136_RESULTA_bus [29];
assign \Mult0~166  = \Mult0~136_RESULTA_bus [30];
assign \Mult0~167  = \Mult0~136_RESULTA_bus [31];
assign \Mult0~168  = \Mult0~136_RESULTA_bus [32];
assign \Mult0~169  = \Mult0~136_RESULTA_bus [33];
assign \Mult0~170  = \Mult0~136_RESULTA_bus [34];
assign \Mult0~171  = \Mult0~136_RESULTA_bus [35];
assign \Mult0~172  = \Mult0~136_RESULTA_bus [36];
assign \Mult0~173  = \Mult0~136_RESULTA_bus [37];
assign \Mult0~174  = \Mult0~136_RESULTA_bus [38];
assign \Mult0~175  = \Mult0~136_RESULTA_bus [39];
assign \Mult0~176  = \Mult0~136_RESULTA_bus [40];
assign \Mult0~177  = \Mult0~136_RESULTA_bus [41];
assign \Mult0~178  = \Mult0~136_RESULTA_bus [42];
assign \Mult0~179  = \Mult0~136_RESULTA_bus [43];
assign \Mult0~180  = \Mult0~136_RESULTA_bus [44];
assign \Mult0~181  = \Mult0~136_RESULTA_bus [45];
assign \Mult0~182  = \Mult0~136_RESULTA_bus [46];
assign \Mult0~183  = \Mult0~136_RESULTA_bus [47];
assign \Mult0~184  = \Mult0~136_RESULTA_bus [48];
assign \Mult0~185  = \Mult0~136_RESULTA_bus [49];
assign \Mult0~186  = \Mult0~136_RESULTA_bus [50];
assign \Mult0~187  = \Mult0~136_RESULTA_bus [51];
assign \Mult0~188  = \Mult0~136_RESULTA_bus [52];
assign \Mult0~189  = \Mult0~136_RESULTA_bus [53];
assign \Mult0~190  = \Mult0~136_RESULTA_bus [54];
assign \Mult0~191  = \Mult0~136_RESULTA_bus [55];
assign \Mult0~192  = \Mult0~136_RESULTA_bus [56];
assign \Mult0~193  = \Mult0~136_RESULTA_bus [57];
assign \Mult0~194  = \Mult0~136_RESULTA_bus [58];
assign \Mult0~195  = \Mult0~136_RESULTA_bus [59];
assign \Mult0~196  = \Mult0~136_RESULTA_bus [60];
assign \Mult0~197  = \Mult0~136_RESULTA_bus [61];
assign \Mult0~198  = \Mult0~136_RESULTA_bus [62];
assign \Mult0~199  = \Mult0~136_RESULTA_bus [63];

assign \Mult0~477_resulta  = \Mult0~477_RESULTA_bus [0];
assign \Mult0~478  = \Mult0~477_RESULTA_bus [1];
assign \Mult0~479  = \Mult0~477_RESULTA_bus [2];
assign \Mult0~480  = \Mult0~477_RESULTA_bus [3];
assign \Mult0~481  = \Mult0~477_RESULTA_bus [4];
assign \Mult0~482  = \Mult0~477_RESULTA_bus [5];
assign \Mult0~483  = \Mult0~477_RESULTA_bus [6];
assign \Mult0~484  = \Mult0~477_RESULTA_bus [7];
assign \Mult0~485  = \Mult0~477_RESULTA_bus [8];
assign \Mult0~486  = \Mult0~477_RESULTA_bus [9];
assign \Mult0~487  = \Mult0~477_RESULTA_bus [10];
assign \Mult0~488  = \Mult0~477_RESULTA_bus [11];
assign \Mult0~489  = \Mult0~477_RESULTA_bus [12];
assign \Mult0~490  = \Mult0~477_RESULTA_bus [13];
assign \Mult0~491  = \Mult0~477_RESULTA_bus [14];
assign \Mult0~492  = \Mult0~477_RESULTA_bus [15];
assign \Mult0~493  = \Mult0~477_RESULTA_bus [16];
assign \Mult0~494  = \Mult0~477_RESULTA_bus [17];
assign \Mult0~495  = \Mult0~477_RESULTA_bus [18];
assign \Mult0~496  = \Mult0~477_RESULTA_bus [19];
assign \Mult0~497  = \Mult0~477_RESULTA_bus [20];
assign \Mult0~498  = \Mult0~477_RESULTA_bus [21];
assign \Mult0~499  = \Mult0~477_RESULTA_bus [22];
assign \Mult0~500  = \Mult0~477_RESULTA_bus [23];
assign \Mult0~501  = \Mult0~477_RESULTA_bus [24];
assign \Mult0~502  = \Mult0~477_RESULTA_bus [25];
assign \Mult0~503  = \Mult0~477_RESULTA_bus [26];
assign \Mult0~504  = \Mult0~477_RESULTA_bus [27];
assign \Mult0~505  = \Mult0~477_RESULTA_bus [28];
assign \Mult0~506  = \Mult0~477_RESULTA_bus [29];
assign \Mult0~507  = \Mult0~477_RESULTA_bus [30];
assign \Mult0~508  = \Mult0~477_RESULTA_bus [31];
assign \Mult0~509  = \Mult0~477_RESULTA_bus [32];
assign \Mult0~510  = \Mult0~477_RESULTA_bus [33];
assign \Mult0~511  = \Mult0~477_RESULTA_bus [34];
assign \Mult0~512  = \Mult0~477_RESULTA_bus [35];
assign \Mult0~513  = \Mult0~477_RESULTA_bus [36];
assign \Mult0~514  = \Mult0~477_RESULTA_bus [37];
assign \Mult0~515  = \Mult0~477_RESULTA_bus [38];
assign \Mult0~516  = \Mult0~477_RESULTA_bus [39];
assign \Mult0~517  = \Mult0~477_RESULTA_bus [40];
assign \Mult0~518  = \Mult0~477_RESULTA_bus [41];
assign \Mult0~519  = \Mult0~477_RESULTA_bus [42];
assign \Mult0~520  = \Mult0~477_RESULTA_bus [43];
assign \Mult0~521  = \Mult0~477_RESULTA_bus [44];
assign \Mult0~522  = \Mult0~477_RESULTA_bus [45];
assign \Mult0~523  = \Mult0~477_RESULTA_bus [46];
assign \Mult0~524  = \Mult0~477_RESULTA_bus [47];
assign \Mult0~525  = \Mult0~477_RESULTA_bus [48];
assign \Mult0~526  = \Mult0~477_RESULTA_bus [49];
assign \Mult0~527  = \Mult0~477_RESULTA_bus [50];
assign \Mult0~528  = \Mult0~477_RESULTA_bus [51];
assign \Mult0~529  = \Mult0~477_RESULTA_bus [52];
assign \Mult0~530  = \Mult0~477_RESULTA_bus [53];
assign \Mult0~531  = \Mult0~477_RESULTA_bus [54];
assign \Mult0~532  = \Mult0~477_RESULTA_bus [55];
assign \Mult0~533  = \Mult0~477_RESULTA_bus [56];
assign \Mult0~534  = \Mult0~477_RESULTA_bus [57];
assign \Mult0~535  = \Mult0~477_RESULTA_bus [58];
assign \Mult0~536  = \Mult0~477_RESULTA_bus [59];
assign \Mult0~537  = \Mult0~477_RESULTA_bus [60];
assign \Mult0~538  = \Mult0~477_RESULTA_bus [61];
assign \Mult0~539  = \Mult0~477_RESULTA_bus [62];
assign \Mult0~540  = \Mult0~477_RESULTA_bus [63];

assign \Mult1~12_resulta  = \Mult1~12_RESULTA_bus [0];
assign \Mult1~13  = \Mult1~12_RESULTA_bus [1];
assign \Mult1~14  = \Mult1~12_RESULTA_bus [2];
assign \Mult1~15  = \Mult1~12_RESULTA_bus [3];
assign \Mult1~16  = \Mult1~12_RESULTA_bus [4];
assign \Mult1~17  = \Mult1~12_RESULTA_bus [5];
assign \Mult1~18  = \Mult1~12_RESULTA_bus [6];
assign \Mult1~19  = \Mult1~12_RESULTA_bus [7];
assign \Mult1~20  = \Mult1~12_RESULTA_bus [8];
assign \Mult1~21  = \Mult1~12_RESULTA_bus [9];
assign \Mult1~22  = \Mult1~12_RESULTA_bus [10];
assign \Mult1~23  = \Mult1~12_RESULTA_bus [11];
assign \Mult1~24  = \Mult1~12_RESULTA_bus [12];
assign \Mult1~25  = \Mult1~12_RESULTA_bus [13];
assign \Mult1~26  = \Mult1~12_RESULTA_bus [14];
assign \Mult1~27  = \Mult1~12_RESULTA_bus [15];
assign \Mult1~28  = \Mult1~12_RESULTA_bus [16];
assign \Mult1~29  = \Mult1~12_RESULTA_bus [17];
assign \Mult1~30  = \Mult1~12_RESULTA_bus [18];
assign \Mult1~31  = \Mult1~12_RESULTA_bus [19];
assign \Mult1~32  = \Mult1~12_RESULTA_bus [20];
assign \Mult1~33  = \Mult1~12_RESULTA_bus [21];
assign \Mult1~34  = \Mult1~12_RESULTA_bus [22];
assign \Mult1~35  = \Mult1~12_RESULTA_bus [23];
assign \Mult1~36  = \Mult1~12_RESULTA_bus [24];
assign \Mult1~37  = \Mult1~12_RESULTA_bus [25];
assign \Mult1~38  = \Mult1~12_RESULTA_bus [26];
assign \Mult1~39  = \Mult1~12_RESULTA_bus [27];
assign \Mult1~40  = \Mult1~12_RESULTA_bus [28];
assign \Mult1~41  = \Mult1~12_RESULTA_bus [29];
assign \Mult1~42  = \Mult1~12_RESULTA_bus [30];
assign \Mult1~43  = \Mult1~12_RESULTA_bus [31];
assign \Mult1~44  = \Mult1~12_RESULTA_bus [32];
assign \Mult1~45  = \Mult1~12_RESULTA_bus [33];
assign \Mult1~46  = \Mult1~12_RESULTA_bus [34];
assign \Mult1~47  = \Mult1~12_RESULTA_bus [35];
assign \Mult1~48  = \Mult1~12_RESULTA_bus [36];
assign \Mult1~49  = \Mult1~12_RESULTA_bus [37];
assign \Mult1~50  = \Mult1~12_RESULTA_bus [38];
assign \Mult1~51  = \Mult1~12_RESULTA_bus [39];
assign \Mult1~52  = \Mult1~12_RESULTA_bus [40];
assign \Mult1~53  = \Mult1~12_RESULTA_bus [41];
assign \Mult1~54  = \Mult1~12_RESULTA_bus [42];
assign \Mult1~55  = \Mult1~12_RESULTA_bus [43];
assign \Mult1~56  = \Mult1~12_RESULTA_bus [44];
assign \Mult1~57  = \Mult1~12_RESULTA_bus [45];
assign \Mult1~58  = \Mult1~12_RESULTA_bus [46];
assign \Mult1~59  = \Mult1~12_RESULTA_bus [47];
assign \Mult1~60  = \Mult1~12_RESULTA_bus [48];
assign \Mult1~61  = \Mult1~12_RESULTA_bus [49];
assign \Mult1~62  = \Mult1~12_RESULTA_bus [50];
assign \Mult1~63  = \Mult1~12_RESULTA_bus [51];
assign \Mult1~64  = \Mult1~12_RESULTA_bus [52];
assign \Mult1~65  = \Mult1~12_RESULTA_bus [53];
assign \Mult1~66  = \Mult1~12_RESULTA_bus [54];
assign \Mult1~67  = \Mult1~12_RESULTA_bus [55];
assign \Mult1~68  = \Mult1~12_RESULTA_bus [56];
assign \Mult1~69  = \Mult1~12_RESULTA_bus [57];
assign \Mult1~70  = \Mult1~12_RESULTA_bus [58];
assign \Mult1~71  = \Mult1~12_RESULTA_bus [59];
assign \Mult1~72  = \Mult1~12_RESULTA_bus [60];
assign \Mult1~73  = \Mult1~12_RESULTA_bus [61];
assign \Mult1~74  = \Mult1~12_RESULTA_bus [62];
assign \Mult1~75  = \Mult1~12_RESULTA_bus [63];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0];

assign \Mult1~405_resulta  = \Mult1~405_RESULTA_bus [0];
assign \Mult1~406  = \Mult1~405_RESULTA_bus [1];
assign \Mult1~407  = \Mult1~405_RESULTA_bus [2];
assign \Mult1~408  = \Mult1~405_RESULTA_bus [3];
assign \Mult1~409  = \Mult1~405_RESULTA_bus [4];
assign \Mult1~410  = \Mult1~405_RESULTA_bus [5];
assign \Mult1~411  = \Mult1~405_RESULTA_bus [6];
assign \Mult1~412  = \Mult1~405_RESULTA_bus [7];
assign \Mult1~413  = \Mult1~405_RESULTA_bus [8];
assign \Mult1~414  = \Mult1~405_RESULTA_bus [9];
assign \Mult1~415  = \Mult1~405_RESULTA_bus [10];
assign \Mult1~416  = \Mult1~405_RESULTA_bus [11];
assign \Mult1~417  = \Mult1~405_RESULTA_bus [12];
assign \Mult1~418  = \Mult1~405_RESULTA_bus [13];
assign \Mult1~419  = \Mult1~405_RESULTA_bus [14];
assign \Mult1~420  = \Mult1~405_RESULTA_bus [15];
assign \Mult1~421  = \Mult1~405_RESULTA_bus [16];
assign \Mult1~422  = \Mult1~405_RESULTA_bus [17];
assign \Mult1~423  = \Mult1~405_RESULTA_bus [18];
assign \Mult1~424  = \Mult1~405_RESULTA_bus [19];
assign \Mult1~425  = \Mult1~405_RESULTA_bus [20];
assign \Mult1~426  = \Mult1~405_RESULTA_bus [21];
assign \Mult1~427  = \Mult1~405_RESULTA_bus [22];
assign \Mult1~428  = \Mult1~405_RESULTA_bus [23];
assign \Mult1~429  = \Mult1~405_RESULTA_bus [24];
assign \Mult1~430  = \Mult1~405_RESULTA_bus [25];
assign \Mult1~431  = \Mult1~405_RESULTA_bus [26];
assign \Mult1~432  = \Mult1~405_RESULTA_bus [27];
assign \Mult1~433  = \Mult1~405_RESULTA_bus [28];
assign \Mult1~434  = \Mult1~405_RESULTA_bus [29];
assign \Mult1~435  = \Mult1~405_RESULTA_bus [30];
assign \Mult1~436  = \Mult1~405_RESULTA_bus [31];
assign \Mult1~437  = \Mult1~405_RESULTA_bus [32];
assign \Mult1~438  = \Mult1~405_RESULTA_bus [33];
assign \Mult1~439  = \Mult1~405_RESULTA_bus [34];
assign \Mult1~440  = \Mult1~405_RESULTA_bus [35];
assign \Mult1~441  = \Mult1~405_RESULTA_bus [36];
assign \Mult1~442  = \Mult1~405_RESULTA_bus [37];
assign \Mult1~443  = \Mult1~405_RESULTA_bus [38];
assign \Mult1~444  = \Mult1~405_RESULTA_bus [39];
assign \Mult1~445  = \Mult1~405_RESULTA_bus [40];
assign \Mult1~446  = \Mult1~405_RESULTA_bus [41];
assign \Mult1~447  = \Mult1~405_RESULTA_bus [42];
assign \Mult1~448  = \Mult1~405_RESULTA_bus [43];
assign \Mult1~449  = \Mult1~405_RESULTA_bus [44];
assign \Mult1~450  = \Mult1~405_RESULTA_bus [45];
assign \Mult1~451  = \Mult1~405_RESULTA_bus [46];
assign \Mult1~452  = \Mult1~405_RESULTA_bus [47];
assign \Mult1~453  = \Mult1~405_RESULTA_bus [48];
assign \Mult1~454  = \Mult1~405_RESULTA_bus [49];
assign \Mult1~455  = \Mult1~405_RESULTA_bus [50];
assign \Mult1~456  = \Mult1~405_RESULTA_bus [51];
assign \Mult1~457  = \Mult1~405_RESULTA_bus [52];
assign \Mult1~458  = \Mult1~405_RESULTA_bus [53];
assign \Mult1~459  = \Mult1~405_RESULTA_bus [54];
assign \Mult1~460  = \Mult1~405_RESULTA_bus [55];
assign \Mult1~461  = \Mult1~405_RESULTA_bus [56];
assign \Mult1~462  = \Mult1~405_RESULTA_bus [57];
assign \Mult1~463  = \Mult1~405_RESULTA_bus [58];
assign \Mult1~464  = \Mult1~405_RESULTA_bus [59];
assign \Mult1~465  = \Mult1~405_RESULTA_bus [60];
assign \Mult1~466  = \Mult1~405_RESULTA_bus [61];
assign \Mult1~467  = \Mult1~405_RESULTA_bus [62];
assign \Mult1~468  = \Mult1~405_RESULTA_bus [63];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [0];
assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a151  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [1];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [0];
assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [1];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus [0];

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\p~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\p~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\p~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\p~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(!\p~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\p~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\p~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\p~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\p~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\vga_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA_BLANK_N~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA_HS~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA_VS~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N48
cyclonev_lcell_comb \vga_clk~0 (
// Equation(s):
// \vga_clk~0_combout  = !\vga_clk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_clk~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_clk~0 .extended_lut = "off";
defparam \vga_clk~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \vga_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N53
dffeas vga_clk(
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\vga_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam vga_clk.is_wysiwyg = "true";
defparam vga_clk.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N27
cyclonev_lcell_comb \radius[0]~5 (
// Equation(s):
// \radius[0]~5_combout  = ( !radius[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!radius[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[0]~5 .extended_lut = "off";
defparam \radius[0]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \radius[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N0
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( vCount[0] ) + ( VCC ) + ( !VCC ))
// \Add1~38  = CARRY(( vCount[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!vCount[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N30
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !vCount[0] & ( vCount[9] & ( (!vCount[7] & (!vCount[6] & (!vCount[8] & !vCount[5]))) ) ) )

	.dataa(!vCount[7]),
	.datab(!vCount[6]),
	.datac(!vCount[8]),
	.datad(!vCount[5]),
	.datae(!vCount[0]),
	.dataf(!vCount[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0000000080000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N51
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!\vCount[1]~DUPLICATE_q  & (!vCount[4] & (vCount[2] & vCount[3])))

	.dataa(!\vCount[1]~DUPLICATE_q ),
	.datab(!vCount[4]),
	.datac(!vCount[2]),
	.datad(!vCount[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h0008000800080008;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N57
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( \Equal1~1_combout  & ( \Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N0
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( hCount[0] ) + ( VCC ) + ( !VCC ))
// \Add0~30  = CARRY(( hCount[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!hCount[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N5
dffeas \hCount[0] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hCount[0]),
	.prn(vcc));
// synopsys translate_off
defparam \hCount[0] .is_wysiwyg = "true";
defparam \hCount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N3
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( hCount[1] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( hCount[1] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!hCount[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N20
dffeas \hCount[1] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hCount[1]),
	.prn(vcc));
// synopsys translate_off
defparam \hCount[1] .is_wysiwyg = "true";
defparam \hCount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N6
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( hCount[2] ) + ( GND ) + ( \Add0~26  ))
// \Add0~38  = CARRY(( hCount[2] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!hCount[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N11
dffeas \hCount[2] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hCount[2]),
	.prn(vcc));
// synopsys translate_off
defparam \hCount[2] .is_wysiwyg = "true";
defparam \hCount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N9
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( hCount[3] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( hCount[3] ) + ( GND ) + ( \Add0~38  ))

	.dataa(!hCount[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N26
dffeas \hCount[3] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hCount[3]),
	.prn(vcc));
// synopsys translate_off
defparam \hCount[3] .is_wysiwyg = "true";
defparam \hCount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N12
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( hCount[4] ) + ( GND ) + ( \Add0~34  ))
// \Add0~14  = CARRY(( hCount[4] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!hCount[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N31
dffeas \hCount[4] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hCount[4]),
	.prn(vcc));
// synopsys translate_off
defparam \hCount[4] .is_wysiwyg = "true";
defparam \hCount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( hCount[5] ) + ( GND ) + ( \Add0~14  ))
// \Add0~22  = CARRY(( hCount[5] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!hCount[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N49
dffeas \hCount[5] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hCount[5]),
	.prn(vcc));
// synopsys translate_off
defparam \hCount[5] .is_wysiwyg = "true";
defparam \hCount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N18
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( hCount[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( hCount[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!hCount[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N14
dffeas \hCount[6] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hCount[6]),
	.prn(vcc));
// synopsys translate_off
defparam \hCount[6] .is_wysiwyg = "true";
defparam \hCount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N57
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( hCount[3] & ( (!hCount[6] & (hCount[2] & !hCount[5])) ) )

	.dataa(!hCount[6]),
	.datab(!hCount[2]),
	.datac(gnd),
	.datad(!hCount[5]),
	.datae(gnd),
	.dataf(!hCount[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000000022002200;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N21
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( hCount[7] ) + ( GND ) + ( \Add0~18  ))
// \Add0~6  = CARRY(( hCount[7] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!hCount[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N8
dffeas \hCount[7] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hCount[7]),
	.prn(vcc));
// synopsys translate_off
defparam \hCount[7] .is_wysiwyg = "true";
defparam \hCount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N24
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( hCount[8] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( hCount[8] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!hCount[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N17
dffeas \hCount[8] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hCount[8]),
	.prn(vcc));
// synopsys translate_off
defparam \hCount[8] .is_wysiwyg = "true";
defparam \hCount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N27
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( hCount[9] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!hCount[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N2
dffeas \hCount[9] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hCount[9]),
	.prn(vcc));
// synopsys translate_off
defparam \hCount[9] .is_wysiwyg = "true";
defparam \hCount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N51
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !hCount[7] & ( hCount[8] & ( (hCount[4] & (hCount[1] & (hCount[9] & hCount[0]))) ) ) )

	.dataa(!hCount[4]),
	.datab(!hCount[1]),
	.datac(!hCount[9]),
	.datad(!hCount[0]),
	.datae(!hCount[7]),
	.dataf(!hCount[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000010000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N54
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \Equal0~0_combout  & ( \Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N14
dffeas \vCount[0] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~2_combout ),
	.sload(vcc),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vCount[0]),
	.prn(vcc));
// synopsys translate_off
defparam \vCount[0] .is_wysiwyg = "true";
defparam \vCount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N3
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \vCount[1]~DUPLICATE_q  ) + ( GND ) + ( \Add1~38  ))
// \Add1~22  = CARRY(( \vCount[1]~DUPLICATE_q  ) + ( GND ) + ( \Add1~38  ))

	.dataa(!\vCount[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N35
dffeas \vCount[1]~DUPLICATE (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~2_combout ),
	.sload(vcc),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vCount[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vCount[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vCount[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N6
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( vCount[2] ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( vCount[2] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!vCount[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N40
dffeas \vCount[2] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~2_combout ),
	.sload(vcc),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vCount[2]),
	.prn(vcc));
// synopsys translate_off
defparam \vCount[2] .is_wysiwyg = "true";
defparam \vCount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N9
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( vCount[3] ) + ( GND ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( vCount[3] ) + ( GND ) + ( \Add1~26  ))

	.dataa(!vCount[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N20
dffeas \vCount[3] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~2_combout ),
	.sload(vcc),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vCount[3]),
	.prn(vcc));
// synopsys translate_off
defparam \vCount[3] .is_wysiwyg = "true";
defparam \vCount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N12
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( vCount[4] ) + ( GND ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( vCount[4] ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(!vCount[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \vCount[4] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~2_combout ),
	.sload(vcc),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vCount[4]),
	.prn(vcc));
// synopsys translate_off
defparam \vCount[4] .is_wysiwyg = "true";
defparam \vCount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N15
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( vCount[5] ) + ( GND ) + ( \Add1~34  ))
// \Add1~10  = CARRY(( vCount[5] ) + ( GND ) + ( \Add1~34  ))

	.dataa(!vCount[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N8
dffeas \vCount[5] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~2_combout ),
	.sload(vcc),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vCount[5]),
	.prn(vcc));
// synopsys translate_off
defparam \vCount[5] .is_wysiwyg = "true";
defparam \vCount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N18
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( vCount[6] ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( vCount[6] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(!vCount[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \vCount[6] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~2_combout ),
	.sload(vcc),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vCount[6]),
	.prn(vcc));
// synopsys translate_off
defparam \vCount[6] .is_wysiwyg = "true";
defparam \vCount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N21
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( vCount[7] ) + ( GND ) + ( \Add1~14  ))
// \Add1~6  = CARRY(( vCount[7] ) + ( GND ) + ( \Add1~14  ))

	.dataa(!vCount[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N26
dffeas \vCount[7] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~2_combout ),
	.sload(vcc),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vCount[7]),
	.prn(vcc));
// synopsys translate_off
defparam \vCount[7] .is_wysiwyg = "true";
defparam \vCount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N24
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( vCount[8] ) + ( GND ) + ( \Add1~6  ))
// \Add1~2  = CARRY(( vCount[8] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!vCount[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N2
dffeas \vCount[8] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~2_combout ),
	.sload(vcc),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vCount[8]),
	.prn(vcc));
// synopsys translate_off
defparam \vCount[8] .is_wysiwyg = "true";
defparam \vCount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N27
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( vCount[9] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!vCount[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \vCount[9] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~2_combout ),
	.sload(vcc),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vCount[9]),
	.prn(vcc));
// synopsys translate_off
defparam \vCount[9] .is_wysiwyg = "true";
defparam \vCount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N48
cyclonev_lcell_comb \VGA_BLANK_N~0 (
// Equation(s):
// \VGA_BLANK_N~0_combout  = ( hCount[8] & ( hCount[7] & ( (!vCount[9] & !hCount[9]) ) ) ) # ( !hCount[8] & ( hCount[7] & ( (!vCount[9] & !hCount[9]) ) ) ) # ( hCount[8] & ( !hCount[7] & ( (!vCount[9] & !hCount[9]) ) ) ) # ( !hCount[8] & ( !hCount[7] & ( 
// !vCount[9] ) ) )

	.dataa(!vCount[9]),
	.datab(gnd),
	.datac(!hCount[9]),
	.datad(gnd),
	.datae(!hCount[8]),
	.dataf(!hCount[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_BLANK_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_BLANK_N~0 .extended_lut = "off";
defparam \VGA_BLANK_N~0 .lut_mask = 64'hAAAAA0A0A0A0A0A0;
defparam \VGA_BLANK_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( vCount[5] & ( (vCount[8] & (vCount[6] & vCount[7])) ) )

	.dataa(gnd),
	.datab(!vCount[8]),
	.datac(!vCount[6]),
	.datad(!vCount[7]),
	.datae(gnd),
	.dataf(!vCount[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h0000000000030003;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N45
cyclonev_lcell_comb \VGA_BLANK_N~1 (
// Equation(s):
// \VGA_BLANK_N~1_combout  = ( \VGA_BLANK_N~0_combout  & ( !\LessThan1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_BLANK_N~0_combout ),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_BLANK_N~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_BLANK_N~1 .extended_lut = "off";
defparam \VGA_BLANK_N~1 .lut_mask = 64'h0000FFFF00000000;
defparam \VGA_BLANK_N~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N53
dffeas \rCount[18] (
	.clk(\vga_clk~q ),
	.d(\Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[18]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[18] .is_wysiwyg = "true";
defparam \rCount[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N48
cyclonev_lcell_comb \rCount[0]~0 (
// Equation(s):
// \rCount[0]~0_combout  = !rCount[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!rCount[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rCount[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rCount[0]~0 .extended_lut = "off";
defparam \rCount[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \rCount[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N53
dffeas \rCount[0] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\rCount[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[0] .is_wysiwyg = "true";
defparam \rCount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N0
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( rCount[1] ) + ( rCount[0] ) + ( !VCC ))
// \Add2~2  = CARRY(( rCount[1] ) + ( rCount[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rCount[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rCount[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \rCount[1] (
	.clk(\vga_clk~q ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[1] .is_wysiwyg = "true";
defparam \rCount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N3
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \rCount[2]~DUPLICATE_q  ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( \rCount[2]~DUPLICATE_q  ) + ( GND ) + ( \Add2~2  ))

	.dataa(!\rCount[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N5
dffeas \rCount[2]~DUPLICATE (
	.clk(\vga_clk~q ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rCount[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[2]~DUPLICATE .is_wysiwyg = "true";
defparam \rCount[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N6
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( rCount[3] ) + ( GND ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( rCount[3] ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rCount[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N7
dffeas \rCount[3] (
	.clk(\vga_clk~q ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[3] .is_wysiwyg = "true";
defparam \rCount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N9
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \rCount[4]~DUPLICATE_q  ) + ( GND ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( \rCount[4]~DUPLICATE_q  ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rCount[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \rCount[4]~DUPLICATE (
	.clk(\vga_clk~q ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rCount[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \rCount[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N12
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( rCount[5] ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( rCount[5] ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(!rCount[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \rCount[5] (
	.clk(\vga_clk~q ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[5] .is_wysiwyg = "true";
defparam \rCount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N15
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( rCount[6] ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( rCount[6] ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rCount[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N17
dffeas \rCount[6] (
	.clk(\vga_clk~q ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[6] .is_wysiwyg = "true";
defparam \rCount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N18
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( rCount[7] ) + ( GND ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( rCount[7] ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rCount[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N20
dffeas \rCount[7] (
	.clk(\vga_clk~q ),
	.d(\Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[7] .is_wysiwyg = "true";
defparam \rCount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N21
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( rCount[8] ) + ( GND ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( rCount[8] ) + ( GND ) + ( \Add2~26  ))

	.dataa(!rCount[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \rCount[8] (
	.clk(\vga_clk~q ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[8] .is_wysiwyg = "true";
defparam \rCount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N24
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( rCount[9] ) + ( GND ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( rCount[9] ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rCount[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N26
dffeas \rCount[9] (
	.clk(\vga_clk~q ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[9] .is_wysiwyg = "true";
defparam \rCount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N27
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( rCount[10] ) + ( GND ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( rCount[10] ) + ( GND ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rCount[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N28
dffeas \rCount[10] (
	.clk(\vga_clk~q ),
	.d(\Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[10] .is_wysiwyg = "true";
defparam \rCount[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N30
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( rCount[11] ) + ( GND ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( rCount[11] ) + ( GND ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(!rCount[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N32
dffeas \rCount[11] (
	.clk(\vga_clk~q ),
	.d(\Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[11] .is_wysiwyg = "true";
defparam \rCount[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N33
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( rCount[12] ) + ( GND ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( rCount[12] ) + ( GND ) + ( \Add2~42  ))

	.dataa(!rCount[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N35
dffeas \rCount[12] (
	.clk(\vga_clk~q ),
	.d(\Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[12] .is_wysiwyg = "true";
defparam \rCount[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N36
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( rCount[13] ) + ( GND ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( rCount[13] ) + ( GND ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(!rCount[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N37
dffeas \rCount[13] (
	.clk(\vga_clk~q ),
	.d(\Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[13] .is_wysiwyg = "true";
defparam \rCount[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N39
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( rCount[14] ) + ( GND ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( rCount[14] ) + ( GND ) + ( \Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rCount[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N41
dffeas \rCount[14] (
	.clk(\vga_clk~q ),
	.d(\Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[14]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[14] .is_wysiwyg = "true";
defparam \rCount[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N42
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( rCount[15] ) + ( GND ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( rCount[15] ) + ( GND ) + ( \Add2~54  ))

	.dataa(gnd),
	.datab(!rCount[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N43
dffeas \rCount[15] (
	.clk(\vga_clk~q ),
	.d(\Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[15]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[15] .is_wysiwyg = "true";
defparam \rCount[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N45
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( rCount[16] ) + ( GND ) + ( \Add2~58  ))
// \Add2~62  = CARRY(( rCount[16] ) + ( GND ) + ( \Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!rCount[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N47
dffeas \rCount[16] (
	.clk(\vga_clk~q ),
	.d(\Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[16]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[16] .is_wysiwyg = "true";
defparam \rCount[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N48
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( rCount[17] ) + ( GND ) + ( \Add2~62  ))
// \Add2~66  = CARRY(( rCount[17] ) + ( GND ) + ( \Add2~62  ))

	.dataa(gnd),
	.datab(!rCount[17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N49
dffeas \rCount[17] (
	.clk(\vga_clk~q ),
	.d(\Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[17]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[17] .is_wysiwyg = "true";
defparam \rCount[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N51
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( rCount[18] ) + ( GND ) + ( \Add2~66  ))
// \Add2~70  = CARRY(( rCount[18] ) + ( GND ) + ( \Add2~66  ))

	.dataa(!rCount[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N52
dffeas \rCount[18]~DUPLICATE (
	.clk(\vga_clk~q ),
	.d(\Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rCount[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[18]~DUPLICATE .is_wysiwyg = "true";
defparam \rCount[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N54
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( rCount[19] ) + ( GND ) + ( \Add2~70  ))
// \Add2~74  = CARRY(( rCount[19] ) + ( GND ) + ( \Add2~70  ))

	.dataa(gnd),
	.datab(!rCount[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N55
dffeas \rCount[19] (
	.clk(\vga_clk~q ),
	.d(\Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[19]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[19] .is_wysiwyg = "true";
defparam \rCount[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N57
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( rCount[20] ) + ( GND ) + ( \Add2~74  ))

	.dataa(!rCount[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N58
dffeas \rCount[20] (
	.clk(\vga_clk~q ),
	.d(\Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[20]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[20] .is_wysiwyg = "true";
defparam \rCount[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N33
cyclonev_lcell_comb \radius[0]~3 (
// Equation(s):
// \radius[0]~3_combout  = ( !rCount[19] & ( !rCount[20] & ( !\rCount[18]~DUPLICATE_q  ) ) )

	.dataa(!\rCount[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!rCount[19]),
	.dataf(!rCount[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[0]~3 .extended_lut = "off";
defparam \radius[0]~3 .lut_mask = 64'hAAAA000000000000;
defparam \radius[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N40
dffeas \rCount[14]~DUPLICATE (
	.clk(\vga_clk~q ),
	.d(\Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rCount[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[14]~DUPLICATE .is_wysiwyg = "true";
defparam \rCount[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N46
dffeas \rCount[16]~DUPLICATE (
	.clk(\vga_clk~q ),
	.d(\Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rCount[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[16]~DUPLICATE .is_wysiwyg = "true";
defparam \rCount[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N34
dffeas \rCount[12]~DUPLICATE (
	.clk(\vga_clk~q ),
	.d(\Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rCount[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[12]~DUPLICATE .is_wysiwyg = "true";
defparam \rCount[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N24
cyclonev_lcell_comb \radius[0]~2 (
// Equation(s):
// \radius[0]~2_combout  = ( !\rCount[12]~DUPLICATE_q  & ( !rCount[13] & ( (!\rCount[14]~DUPLICATE_q  & (!rCount[15] & (!\rCount[16]~DUPLICATE_q  & !rCount[17]))) ) ) )

	.dataa(!\rCount[14]~DUPLICATE_q ),
	.datab(!rCount[15]),
	.datac(!\rCount[16]~DUPLICATE_q ),
	.datad(!rCount[17]),
	.datae(!\rCount[12]~DUPLICATE_q ),
	.dataf(!rCount[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[0]~2 .extended_lut = "off";
defparam \radius[0]~2 .lut_mask = 64'h8000000000000000;
defparam \radius[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N51
cyclonev_lcell_comb \radius[0]~1 (
// Equation(s):
// \radius[0]~1_combout  = ( !rCount[6] & ( !rCount[7] & ( (!rCount[8] & (!rCount[9] & (!rCount[10] & !rCount[11]))) ) ) )

	.dataa(!rCount[8]),
	.datab(!rCount[9]),
	.datac(!rCount[10]),
	.datad(!rCount[11]),
	.datae(!rCount[6]),
	.dataf(!rCount[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[0]~1 .extended_lut = "off";
defparam \radius[0]~1 .lut_mask = 64'h8000000000000000;
defparam \radius[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N4
dffeas \rCount[2] (
	.clk(\vga_clk~q ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[2] .is_wysiwyg = "true";
defparam \rCount[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N10
dffeas \rCount[4] (
	.clk(\vga_clk~q ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_BLANK_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rCount[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rCount[4] .is_wysiwyg = "true";
defparam \rCount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N45
cyclonev_lcell_comb \radius[0]~0 (
// Equation(s):
// \radius[0]~0_combout  = ( !rCount[3] & ( !rCount[4] & ( (!rCount[5] & (rCount[2] & (!rCount[1] & rCount[0]))) ) ) )

	.dataa(!rCount[5]),
	.datab(!rCount[2]),
	.datac(!rCount[1]),
	.datad(!rCount[0]),
	.datae(!rCount[3]),
	.dataf(!rCount[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[0]~0 .extended_lut = "off";
defparam \radius[0]~0 .lut_mask = 64'h0020000000000000;
defparam \radius[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N24
cyclonev_lcell_comb \radius[0]~4 (
// Equation(s):
// \radius[0]~4_combout  = ( !\LessThan1~0_combout  & ( \radius[0]~0_combout  & ( (\radius[0]~3_combout  & (\radius[0]~2_combout  & (\VGA_BLANK_N~0_combout  & \radius[0]~1_combout ))) ) ) )

	.dataa(!\radius[0]~3_combout ),
	.datab(!\radius[0]~2_combout ),
	.datac(!\VGA_BLANK_N~0_combout ),
	.datad(!\radius[0]~1_combout ),
	.datae(!\LessThan1~0_combout ),
	.dataf(!\radius[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[0]~4 .extended_lut = "off";
defparam \radius[0]~4 .lut_mask = 64'h0000000000010000;
defparam \radius[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \radius[0] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\radius[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[0]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[0] .is_wysiwyg = "true";
defparam \radius[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N2
dffeas \radius[1] (
	.clk(\vga_clk~q ),
	.d(\Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[1]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[1] .is_wysiwyg = "true";
defparam \radius[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( radius[0] ) + ( radius[1] ) + ( !VCC ))
// \Add3~2  = CARRY(( radius[0] ) + ( radius[1] ) + ( !VCC ))

	.dataa(!radius[0]),
	.datab(gnd),
	.datac(!radius[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \radius[1]~DUPLICATE (
	.clk(\vga_clk~q ),
	.d(\Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\radius[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \radius[1]~DUPLICATE .is_wysiwyg = "true";
defparam \radius[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N3
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( GND ) + ( !radius[2] ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( GND ) + ( !radius[2] ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!radius[2]),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h000000FF00000000;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N30
cyclonev_lcell_comb \radius[2]~6 (
// Equation(s):
// \radius[2]~6_combout  = ( !\Add3~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add3~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[2]~6 .extended_lut = "off";
defparam \radius[2]~6 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \radius[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \radius[2] (
	.clk(\vga_clk~q ),
	.d(\radius[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[2]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[2] .is_wysiwyg = "true";
defparam \radius[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( !radius[3] ) + ( GND ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( !radius[3] ) + ( GND ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(!radius[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N3
cyclonev_lcell_comb \radius[3]~7 (
// Equation(s):
// \radius[3]~7_combout  = ( !\Add3~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[3]~7 .extended_lut = "off";
defparam \radius[3]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \radius[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N4
dffeas \radius[3] (
	.clk(\vga_clk~q ),
	.d(\radius[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[3]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[3] .is_wysiwyg = "true";
defparam \radius[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N9
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( !radius[4] ) + ( GND ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( !radius[4] ) + ( GND ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!radius[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N6
cyclonev_lcell_comb \radius[4]~8 (
// Equation(s):
// \radius[4]~8_combout  = ( !\Add3~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[4]~8 .extended_lut = "off";
defparam \radius[4]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \radius[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \radius[4] (
	.clk(\vga_clk~q ),
	.d(\radius[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[4]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[4] .is_wysiwyg = "true";
defparam \radius[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( !radius[5] ) + ( GND ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( !radius[5] ) + ( GND ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(!radius[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N9
cyclonev_lcell_comb \radius[5]~9 (
// Equation(s):
// \radius[5]~9_combout  = !\Add3~17_sumout 

	.dataa(!\Add3~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[5]~9 .extended_lut = "off";
defparam \radius[5]~9 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \radius[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N10
dffeas \radius[5] (
	.clk(\vga_clk~q ),
	.d(\radius[5]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[5]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[5] .is_wysiwyg = "true";
defparam \radius[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N15
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( radius[6] ) + ( GND ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( radius[6] ) + ( GND ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!radius[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N16
dffeas \radius[6] (
	.clk(\vga_clk~q ),
	.d(\Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[6]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[6] .is_wysiwyg = "true";
defparam \radius[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( radius[7] ) + ( GND ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( radius[7] ) + ( GND ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(!radius[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N19
dffeas \radius[7] (
	.clk(\vga_clk~q ),
	.d(\Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[7]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[7] .is_wysiwyg = "true";
defparam \radius[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N23
dffeas \radius[8] (
	.clk(\vga_clk~q ),
	.d(\Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[8]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[8] .is_wysiwyg = "true";
defparam \radius[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N21
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( radius[8] ) + ( GND ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( radius[8] ) + ( GND ) + ( \Add3~26  ))

	.dataa(!radius[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N22
dffeas \radius[8]~DUPLICATE (
	.clk(\vga_clk~q ),
	.d(\Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\radius[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \radius[8]~DUPLICATE .is_wysiwyg = "true";
defparam \radius[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( !radius[9] ) + ( GND ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( !radius[9] ) + ( GND ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!radius[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N12
cyclonev_lcell_comb \radius[9]~10 (
// Equation(s):
// \radius[9]~10_combout  = ( !\Add3~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[9]~10 .extended_lut = "off";
defparam \radius[9]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \radius[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \radius[9] (
	.clk(\vga_clk~q ),
	.d(\radius[9]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[9]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[9] .is_wysiwyg = "true";
defparam \radius[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N27
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( !radius[10] ) + ( GND ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( !radius[10] ) + ( GND ) + ( \Add3~34  ))

	.dataa(!radius[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N15
cyclonev_lcell_comb \radius[10]~11 (
// Equation(s):
// \radius[10]~11_combout  = !\Add3~37_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[10]~11 .extended_lut = "off";
defparam \radius[10]~11 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \radius[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N16
dffeas \radius[10] (
	.clk(\vga_clk~q ),
	.d(\radius[10]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[10]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[10] .is_wysiwyg = "true";
defparam \radius[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( radius[11] ) + ( GND ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( radius[11] ) + ( GND ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!radius[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \radius[11] (
	.clk(\vga_clk~q ),
	.d(\Add3~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[11]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[11] .is_wysiwyg = "true";
defparam \radius[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N33
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( !radius[12] ) + ( GND ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( !radius[12] ) + ( GND ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!radius[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N42
cyclonev_lcell_comb \radius[12]~12 (
// Equation(s):
// \radius[12]~12_combout  = ( !\Add3~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[12]~12 .extended_lut = "off";
defparam \radius[12]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \radius[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N43
dffeas \radius[12] (
	.clk(\vga_clk~q ),
	.d(\radius[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[12]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[12] .is_wysiwyg = "true";
defparam \radius[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( !radius[13] ) + ( GND ) + ( \Add3~46  ))
// \Add3~50  = CARRY(( !radius[13] ) + ( GND ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(!radius[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N45
cyclonev_lcell_comb \radius[13]~13 (
// Equation(s):
// \radius[13]~13_combout  = !\Add3~49_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add3~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[13]~13 .extended_lut = "off";
defparam \radius[13]~13 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \radius[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N46
dffeas \radius[13] (
	.clk(\vga_clk~q ),
	.d(\radius[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[13]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[13] .is_wysiwyg = "true";
defparam \radius[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N39
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( !radius[14] ) + ( GND ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( !radius[14] ) + ( GND ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!radius[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N48
cyclonev_lcell_comb \radius[14]~14 (
// Equation(s):
// \radius[14]~14_combout  = ( !\Add3~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[14]~14 .extended_lut = "off";
defparam \radius[14]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \radius[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N49
dffeas \radius[14] (
	.clk(\vga_clk~q ),
	.d(\radius[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[14]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[14] .is_wysiwyg = "true";
defparam \radius[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N42
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( !radius[15] ) + ( GND ) + ( \Add3~54  ))
// \Add3~58  = CARRY(( !radius[15] ) + ( GND ) + ( \Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!radius[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N51
cyclonev_lcell_comb \radius[15]~15 (
// Equation(s):
// \radius[15]~15_combout  = ( !\Add3~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[15]~15 .extended_lut = "off";
defparam \radius[15]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \radius[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N52
dffeas \radius[15] (
	.clk(\vga_clk~q ),
	.d(\radius[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[15]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[15] .is_wysiwyg = "true";
defparam \radius[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N45
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( !radius[16] ) + ( GND ) + ( \Add3~58  ))
// \Add3~62  = CARRY(( !radius[16] ) + ( GND ) + ( \Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!radius[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N54
cyclonev_lcell_comb \radius[16]~16 (
// Equation(s):
// \radius[16]~16_combout  = ( !\Add3~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[16]~16 .extended_lut = "off";
defparam \radius[16]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \radius[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N55
dffeas \radius[16] (
	.clk(\vga_clk~q ),
	.d(\radius[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[16]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[16] .is_wysiwyg = "true";
defparam \radius[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( !radius[17] ) + ( GND ) + ( \Add3~62  ))
// \Add3~66  = CARRY(( !radius[17] ) + ( GND ) + ( \Add3~62  ))

	.dataa(gnd),
	.datab(!radius[17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N57
cyclonev_lcell_comb \radius[17]~17 (
// Equation(s):
// \radius[17]~17_combout  = ( !\Add3~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[17]~17 .extended_lut = "off";
defparam \radius[17]~17 .lut_mask = 64'hFFFFFFFF00000000;
defparam \radius[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N58
dffeas \radius[17] (
	.clk(\vga_clk~q ),
	.d(\radius[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[17]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[17] .is_wysiwyg = "true";
defparam \radius[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N51
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( !radius[18] ) + ( GND ) + ( \Add3~66  ))
// \Add3~70  = CARRY(( !radius[18] ) + ( GND ) + ( \Add3~66  ))

	.dataa(!radius[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N36
cyclonev_lcell_comb \radius[18]~18 (
// Equation(s):
// \radius[18]~18_combout  = ( !\Add3~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[18]~18 .extended_lut = "off";
defparam \radius[18]~18 .lut_mask = 64'hFFFFFFFF00000000;
defparam \radius[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N37
dffeas \radius[18] (
	.clk(\vga_clk~q ),
	.d(\radius[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[18]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[18] .is_wysiwyg = "true";
defparam \radius[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( !radius[19] ) + ( GND ) + ( \Add3~70  ))
// \Add3~74  = CARRY(( !radius[19] ) + ( GND ) + ( \Add3~70  ))

	.dataa(gnd),
	.datab(!radius[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N39
cyclonev_lcell_comb \radius[19]~19 (
// Equation(s):
// \radius[19]~19_combout  = !\Add3~73_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add3~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[19]~19 .extended_lut = "off";
defparam \radius[19]~19 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \radius[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N40
dffeas \radius[19] (
	.clk(\vga_clk~q ),
	.d(\radius[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[19]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[19] .is_wysiwyg = "true";
defparam \radius[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N57
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( !radius[20] ) + ( GND ) + ( \Add3~74  ))

	.dataa(!radius[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N21
cyclonev_lcell_comb \radius[20]~20 (
// Equation(s):
// \radius[20]~20_combout  = ( !\Add3~77_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add3~77_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\radius[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \radius[20]~20 .extended_lut = "off";
defparam \radius[20]~20 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \radius[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N22
dffeas \radius[20] (
	.clk(\vga_clk~q ),
	.d(\radius[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\radius[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(radius[20]),
	.prn(vcc));
// synopsys translate_off
defparam \radius[20] .is_wysiwyg = "true";
defparam \radius[20] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y8_N0
cyclonev_mac \Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({!radius[20],!radius[19],!radius[18],!radius[17],!radius[16],!radius[15],!radius[14],!radius[13],!radius[12],radius[11],!radius[10],!radius[9],\radius[8]~DUPLICATE_q ,radius[7],radius[6],!radius[5],!radius[4],!radius[3],!radius[2],\radius[1]~DUPLICATE_q ,radius[0]}),
	.ay({!radius[20],!radius[19],!radius[18],!radius[17],!radius[16],!radius[15],!radius[14],!radius[13],!radius[12],radius[11],!radius[10],!radius[9],\radius[8]~DUPLICATE_q ,radius[7],radius[6],!radius[5],!radius[4],!radius[3],!radius[2],\radius[1]~DUPLICATE_q ,radius[0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult2~8 .accumulate_clock = "none";
defparam \Mult2~8 .ax_clock = "none";
defparam \Mult2~8 .ax_width = 21;
defparam \Mult2~8 .ay_scan_in_clock = "none";
defparam \Mult2~8 .ay_scan_in_width = 21;
defparam \Mult2~8 .ay_use_scan_in = "false";
defparam \Mult2~8 .az_clock = "none";
defparam \Mult2~8 .bx_clock = "none";
defparam \Mult2~8 .by_clock = "none";
defparam \Mult2~8 .by_use_scan_in = "false";
defparam \Mult2~8 .bz_clock = "none";
defparam \Mult2~8 .coef_a_0 = 0;
defparam \Mult2~8 .coef_a_1 = 0;
defparam \Mult2~8 .coef_a_2 = 0;
defparam \Mult2~8 .coef_a_3 = 0;
defparam \Mult2~8 .coef_a_4 = 0;
defparam \Mult2~8 .coef_a_5 = 0;
defparam \Mult2~8 .coef_a_6 = 0;
defparam \Mult2~8 .coef_a_7 = 0;
defparam \Mult2~8 .coef_b_0 = 0;
defparam \Mult2~8 .coef_b_1 = 0;
defparam \Mult2~8 .coef_b_2 = 0;
defparam \Mult2~8 .coef_b_3 = 0;
defparam \Mult2~8 .coef_b_4 = 0;
defparam \Mult2~8 .coef_b_5 = 0;
defparam \Mult2~8 .coef_b_6 = 0;
defparam \Mult2~8 .coef_b_7 = 0;
defparam \Mult2~8 .coef_sel_a_clock = "none";
defparam \Mult2~8 .coef_sel_b_clock = "none";
defparam \Mult2~8 .delay_scan_out_ay = "false";
defparam \Mult2~8 .delay_scan_out_by = "false";
defparam \Mult2~8 .enable_double_accum = "false";
defparam \Mult2~8 .load_const_clock = "none";
defparam \Mult2~8 .load_const_value = 0;
defparam \Mult2~8 .mode_sub_location = 0;
defparam \Mult2~8 .negate_clock = "none";
defparam \Mult2~8 .operand_source_max = "input";
defparam \Mult2~8 .operand_source_may = "input";
defparam \Mult2~8 .operand_source_mbx = "input";
defparam \Mult2~8 .operand_source_mby = "input";
defparam \Mult2~8 .operation_mode = "m27x27";
defparam \Mult2~8 .output_clock = "none";
defparam \Mult2~8 .preadder_subtract_a = "false";
defparam \Mult2~8 .preadder_subtract_b = "false";
defparam \Mult2~8 .result_a_width = 64;
defparam \Mult2~8 .signed_max = "false";
defparam \Mult2~8 .signed_may = "false";
defparam \Mult2~8 .signed_mbx = "false";
defparam \Mult2~8 .signed_mby = "false";
defparam \Mult2~8 .sub_clock = "none";
defparam \Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N33
cyclonev_lcell_comb \Add8~0 (
// Equation(s):
// \Add8~0_combout  = ( hCount[7] & ( (!hCount[9] & !hCount[8]) ) ) # ( !hCount[7] & ( (!hCount[9] & ((!hCount[8]) # (!hCount[6]))) ) )

	.dataa(!hCount[9]),
	.datab(!hCount[8]),
	.datac(gnd),
	.datad(!hCount[6]),
	.datae(!hCount[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add8~0 .extended_lut = "off";
defparam \Add8~0 .lut_mask = 64'hAA888888AA888888;
defparam \Add8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N36
cyclonev_lcell_comb \Add8~1 (
// Equation(s):
// \Add8~1_combout  = ( hCount[6] & ( hCount[7] ) ) # ( !hCount[6] & ( !hCount[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!hCount[6]),
	.dataf(!hCount[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add8~1 .extended_lut = "off";
defparam \Add8~1 .lut_mask = 64'hFFFF00000000FFFF;
defparam \Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N45
cyclonev_lcell_comb \Add8~2 (
// Equation(s):
// \Add8~2_combout  = ( hCount[7] & ( !hCount[8] ) ) # ( !hCount[7] & ( !hCount[8] $ (!hCount[6]) ) )

	.dataa(gnd),
	.datab(!hCount[8]),
	.datac(gnd),
	.datad(!hCount[6]),
	.datae(gnd),
	.dataf(!hCount[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add8~2 .extended_lut = "off";
defparam \Add8~2 .lut_mask = 64'h33CC33CCCCCCCCCC;
defparam \Add8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N42
cyclonev_lcell_comb \Add8~3 (
// Equation(s):
// \Add8~3_combout  = ( hCount[9] & ( (hCount[8] & ((hCount[6]) # (hCount[7]))) ) ) # ( !hCount[9] & ( (!hCount[8]) # ((!hCount[7] & !hCount[6])) ) )

	.dataa(!hCount[7]),
	.datab(!hCount[8]),
	.datac(!hCount[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!hCount[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add8~3 .extended_lut = "off";
defparam \Add8~3 .lut_mask = 64'hECECECEC13131313;
defparam \Add8~3 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y8_N0
cyclonev_mac \Mult0~136 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout }),
	.ay({\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~3_combout ,\Add8~2_combout ,\Add8~1_combout ,!hCount[6],hCount[5],hCount[4],hCount[3],hCount[2],hCount[1],hCount[0]}),
	.az(26'b00000000000000000000000000),
	.bx({\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout }),
	.by({\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~3_combout ,\Add8~2_combout ,\Add8~1_combout ,!hCount[6],hCount[5],hCount[4],hCount[3],hCount[2],hCount[1],hCount[0]}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~136_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~136 .accumulate_clock = "none";
defparam \Mult0~136 .ax_clock = "none";
defparam \Mult0~136 .ax_width = 14;
defparam \Mult0~136 .ay_scan_in_clock = "none";
defparam \Mult0~136 .ay_scan_in_width = 18;
defparam \Mult0~136 .ay_use_scan_in = "false";
defparam \Mult0~136 .az_clock = "none";
defparam \Mult0~136 .bx_clock = "none";
defparam \Mult0~136 .bx_width = 14;
defparam \Mult0~136 .by_clock = "none";
defparam \Mult0~136 .by_use_scan_in = "false";
defparam \Mult0~136 .by_width = 18;
defparam \Mult0~136 .bz_clock = "none";
defparam \Mult0~136 .coef_a_0 = 0;
defparam \Mult0~136 .coef_a_1 = 0;
defparam \Mult0~136 .coef_a_2 = 0;
defparam \Mult0~136 .coef_a_3 = 0;
defparam \Mult0~136 .coef_a_4 = 0;
defparam \Mult0~136 .coef_a_5 = 0;
defparam \Mult0~136 .coef_a_6 = 0;
defparam \Mult0~136 .coef_a_7 = 0;
defparam \Mult0~136 .coef_b_0 = 0;
defparam \Mult0~136 .coef_b_1 = 0;
defparam \Mult0~136 .coef_b_2 = 0;
defparam \Mult0~136 .coef_b_3 = 0;
defparam \Mult0~136 .coef_b_4 = 0;
defparam \Mult0~136 .coef_b_5 = 0;
defparam \Mult0~136 .coef_b_6 = 0;
defparam \Mult0~136 .coef_b_7 = 0;
defparam \Mult0~136 .coef_sel_a_clock = "none";
defparam \Mult0~136 .coef_sel_b_clock = "none";
defparam \Mult0~136 .delay_scan_out_ay = "false";
defparam \Mult0~136 .delay_scan_out_by = "false";
defparam \Mult0~136 .enable_double_accum = "false";
defparam \Mult0~136 .load_const_clock = "none";
defparam \Mult0~136 .load_const_value = 0;
defparam \Mult0~136 .mode_sub_location = 0;
defparam \Mult0~136 .negate_clock = "none";
defparam \Mult0~136 .operand_source_max = "input";
defparam \Mult0~136 .operand_source_may = "input";
defparam \Mult0~136 .operand_source_mbx = "input";
defparam \Mult0~136 .operand_source_mby = "input";
defparam \Mult0~136 .operation_mode = "m18x18_sumof2";
defparam \Mult0~136 .output_clock = "none";
defparam \Mult0~136 .preadder_subtract_a = "false";
defparam \Mult0~136 .preadder_subtract_b = "false";
defparam \Mult0~136 .result_a_width = 64;
defparam \Mult0~136 .signed_max = "false";
defparam \Mult0~136 .signed_may = "false";
defparam \Mult0~136 .signed_mbx = "false";
defparam \Mult0~136 .signed_mby = "false";
defparam \Mult0~136 .sub_clock = "none";
defparam \Mult0~136 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N51
cyclonev_lcell_comb \Add9~3 (
// Equation(s):
// \Add9~3_combout  = ( vCount[6] & ( vCount[5] & ( (vCount[7] & vCount[4]) ) ) )

	.dataa(gnd),
	.datab(!vCount[7]),
	.datac(!vCount[4]),
	.datad(gnd),
	.datae(!vCount[6]),
	.dataf(!vCount[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add9~3 .extended_lut = "off";
defparam \Add9~3 .lut_mask = 64'h0000000000000303;
defparam \Add9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N33
cyclonev_lcell_comb \Add9~6 (
// Equation(s):
// \Add9~6_combout  = ( !\Add9~3_combout  & ( (!vCount[8] & !vCount[9]) ) )

	.dataa(gnd),
	.datab(!vCount[8]),
	.datac(!vCount[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add9~6 .extended_lut = "off";
defparam \Add9~6 .lut_mask = 64'hC0C0C0C000000000;
defparam \Add9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N45
cyclonev_lcell_comb \Add9~0 (
// Equation(s):
// \Add9~0_combout  = ( vCount[4] & ( !vCount[5] ) ) # ( !vCount[4] & ( vCount[5] ) )

	.dataa(gnd),
	.datab(!vCount[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!vCount[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add9~0 .extended_lut = "off";
defparam \Add9~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Add9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N48
cyclonev_lcell_comb \Add9~1 (
// Equation(s):
// \Add9~1_combout  = ( vCount[6] & ( (!vCount[4]) # (!vCount[5]) ) ) # ( !vCount[6] & ( (vCount[4] & vCount[5]) ) )

	.dataa(gnd),
	.datab(!vCount[4]),
	.datac(!vCount[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!vCount[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add9~1 .extended_lut = "off";
defparam \Add9~1 .lut_mask = 64'h03030303FCFCFCFC;
defparam \Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \Add9~2 (
// Equation(s):
// \Add9~2_combout  = ( vCount[7] & ( (!vCount[4]) # ((!vCount[5]) # (!vCount[6])) ) ) # ( !vCount[7] & ( (vCount[4] & (vCount[5] & vCount[6])) ) )

	.dataa(!vCount[4]),
	.datab(!vCount[5]),
	.datac(!vCount[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!vCount[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add9~2 .extended_lut = "off";
defparam \Add9~2 .lut_mask = 64'h01010101FEFEFEFE;
defparam \Add9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \Add9~4 (
// Equation(s):
// \Add9~4_combout  = !\Add9~3_combout  $ (vCount[8])

	.dataa(!\Add9~3_combout ),
	.datab(!vCount[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add9~4 .extended_lut = "off";
defparam \Add9~4 .lut_mask = 64'h9999999999999999;
defparam \Add9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \Add9~5 (
// Equation(s):
// \Add9~5_combout  = ( vCount[9] & ( (vCount[8]) # (\Add9~3_combout ) ) ) # ( !vCount[9] & ( (!\Add9~3_combout  & !vCount[8]) ) )

	.dataa(!\Add9~3_combout ),
	.datab(!vCount[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!vCount[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add9~5 .extended_lut = "off";
defparam \Add9~5 .lut_mask = 64'h8888888877777777;
defparam \Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y14_N0
cyclonev_mac \Mult1~405 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout }),
	.ay({\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~5_combout ,\Add9~4_combout ,\Add9~2_combout ,\Add9~1_combout ,\Add9~0_combout ,!vCount[4],vCount[3],vCount[2],\vCount[1]~DUPLICATE_q ,vCount[0]}),
	.az(26'b00000000000000000000000000),
	.bx({\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout }),
	.by({\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~5_combout ,\Add9~4_combout ,\Add9~2_combout ,\Add9~1_combout ,\Add9~0_combout ,!vCount[4],vCount[3],vCount[2],\vCount[1]~DUPLICATE_q ,vCount[0]}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~405_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~405 .accumulate_clock = "none";
defparam \Mult1~405 .ax_clock = "none";
defparam \Mult1~405 .ax_width = 14;
defparam \Mult1~405 .ay_scan_in_clock = "none";
defparam \Mult1~405 .ay_scan_in_width = 18;
defparam \Mult1~405 .ay_use_scan_in = "false";
defparam \Mult1~405 .az_clock = "none";
defparam \Mult1~405 .bx_clock = "none";
defparam \Mult1~405 .bx_width = 14;
defparam \Mult1~405 .by_clock = "none";
defparam \Mult1~405 .by_use_scan_in = "false";
defparam \Mult1~405 .by_width = 18;
defparam \Mult1~405 .bz_clock = "none";
defparam \Mult1~405 .coef_a_0 = 0;
defparam \Mult1~405 .coef_a_1 = 0;
defparam \Mult1~405 .coef_a_2 = 0;
defparam \Mult1~405 .coef_a_3 = 0;
defparam \Mult1~405 .coef_a_4 = 0;
defparam \Mult1~405 .coef_a_5 = 0;
defparam \Mult1~405 .coef_a_6 = 0;
defparam \Mult1~405 .coef_a_7 = 0;
defparam \Mult1~405 .coef_b_0 = 0;
defparam \Mult1~405 .coef_b_1 = 0;
defparam \Mult1~405 .coef_b_2 = 0;
defparam \Mult1~405 .coef_b_3 = 0;
defparam \Mult1~405 .coef_b_4 = 0;
defparam \Mult1~405 .coef_b_5 = 0;
defparam \Mult1~405 .coef_b_6 = 0;
defparam \Mult1~405 .coef_b_7 = 0;
defparam \Mult1~405 .coef_sel_a_clock = "none";
defparam \Mult1~405 .coef_sel_b_clock = "none";
defparam \Mult1~405 .delay_scan_out_ay = "false";
defparam \Mult1~405 .delay_scan_out_by = "false";
defparam \Mult1~405 .enable_double_accum = "false";
defparam \Mult1~405 .load_const_clock = "none";
defparam \Mult1~405 .load_const_value = 0;
defparam \Mult1~405 .mode_sub_location = 0;
defparam \Mult1~405 .negate_clock = "none";
defparam \Mult1~405 .operand_source_max = "input";
defparam \Mult1~405 .operand_source_may = "input";
defparam \Mult1~405 .operand_source_mbx = "input";
defparam \Mult1~405 .operand_source_mby = "input";
defparam \Mult1~405 .operation_mode = "m18x18_sumof2";
defparam \Mult1~405 .output_clock = "none";
defparam \Mult1~405 .preadder_subtract_a = "false";
defparam \Mult1~405 .preadder_subtract_b = "false";
defparam \Mult1~405 .result_a_width = 64;
defparam \Mult1~405 .signed_max = "false";
defparam \Mult1~405 .signed_may = "false";
defparam \Mult1~405 .signed_mbx = "false";
defparam \Mult1~405 .signed_mby = "false";
defparam \Mult1~405 .sub_clock = "none";
defparam \Mult1~405 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y12_N0
cyclonev_mac \Mult1~12 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~5_combout ,\Add9~4_combout ,\Add9~2_combout ,\Add9~1_combout ,\Add9~0_combout ,!vCount[4],vCount[3],vCount[2],\vCount[1]~DUPLICATE_q ,vCount[0]}),
	.ay({\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~6_combout ,\Add9~5_combout ,\Add9~4_combout ,\Add9~2_combout ,\Add9~1_combout ,\Add9~0_combout ,!vCount[4],vCount[3],vCount[2],\vCount[1]~DUPLICATE_q ,vCount[0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~12_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~12 .accumulate_clock = "none";
defparam \Mult1~12 .ax_clock = "none";
defparam \Mult1~12 .ax_width = 18;
defparam \Mult1~12 .ay_scan_in_clock = "none";
defparam \Mult1~12 .ay_scan_in_width = 18;
defparam \Mult1~12 .ay_use_scan_in = "false";
defparam \Mult1~12 .az_clock = "none";
defparam \Mult1~12 .bx_clock = "none";
defparam \Mult1~12 .by_clock = "none";
defparam \Mult1~12 .by_use_scan_in = "false";
defparam \Mult1~12 .bz_clock = "none";
defparam \Mult1~12 .coef_a_0 = 0;
defparam \Mult1~12 .coef_a_1 = 0;
defparam \Mult1~12 .coef_a_2 = 0;
defparam \Mult1~12 .coef_a_3 = 0;
defparam \Mult1~12 .coef_a_4 = 0;
defparam \Mult1~12 .coef_a_5 = 0;
defparam \Mult1~12 .coef_a_6 = 0;
defparam \Mult1~12 .coef_a_7 = 0;
defparam \Mult1~12 .coef_b_0 = 0;
defparam \Mult1~12 .coef_b_1 = 0;
defparam \Mult1~12 .coef_b_2 = 0;
defparam \Mult1~12 .coef_b_3 = 0;
defparam \Mult1~12 .coef_b_4 = 0;
defparam \Mult1~12 .coef_b_5 = 0;
defparam \Mult1~12 .coef_b_6 = 0;
defparam \Mult1~12 .coef_b_7 = 0;
defparam \Mult1~12 .coef_sel_a_clock = "none";
defparam \Mult1~12 .coef_sel_b_clock = "none";
defparam \Mult1~12 .delay_scan_out_ay = "false";
defparam \Mult1~12 .delay_scan_out_by = "false";
defparam \Mult1~12 .enable_double_accum = "false";
defparam \Mult1~12 .load_const_clock = "none";
defparam \Mult1~12 .load_const_value = 0;
defparam \Mult1~12 .mode_sub_location = 0;
defparam \Mult1~12 .negate_clock = "none";
defparam \Mult1~12 .operand_source_max = "input";
defparam \Mult1~12 .operand_source_may = "input";
defparam \Mult1~12 .operand_source_mbx = "input";
defparam \Mult1~12 .operand_source_mby = "input";
defparam \Mult1~12 .operation_mode = "m18x18_full";
defparam \Mult1~12 .output_clock = "none";
defparam \Mult1~12 .preadder_subtract_a = "false";
defparam \Mult1~12 .preadder_subtract_b = "false";
defparam \Mult1~12 .result_a_width = 64;
defparam \Mult1~12 .signed_max = "false";
defparam \Mult1~12 .signed_may = "false";
defparam \Mult1~12 .signed_mbx = "false";
defparam \Mult1~12 .signed_mby = "false";
defparam \Mult1~12 .sub_clock = "none";
defparam \Mult1~12 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y10_N0
cyclonev_mac \Mult0~477 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~3_combout ,\Add8~2_combout ,\Add8~1_combout ,!hCount[6],hCount[5],hCount[4],hCount[3],hCount[2],hCount[1],hCount[0]}),
	.ay({\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~0_combout ,\Add8~3_combout ,\Add8~2_combout ,\Add8~1_combout ,!hCount[6],hCount[5],hCount[4],hCount[3],hCount[2],hCount[1],hCount[0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~477_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~477 .accumulate_clock = "none";
defparam \Mult0~477 .ax_clock = "none";
defparam \Mult0~477 .ax_width = 18;
defparam \Mult0~477 .ay_scan_in_clock = "none";
defparam \Mult0~477 .ay_scan_in_width = 18;
defparam \Mult0~477 .ay_use_scan_in = "false";
defparam \Mult0~477 .az_clock = "none";
defparam \Mult0~477 .bx_clock = "none";
defparam \Mult0~477 .by_clock = "none";
defparam \Mult0~477 .by_use_scan_in = "false";
defparam \Mult0~477 .bz_clock = "none";
defparam \Mult0~477 .coef_a_0 = 0;
defparam \Mult0~477 .coef_a_1 = 0;
defparam \Mult0~477 .coef_a_2 = 0;
defparam \Mult0~477 .coef_a_3 = 0;
defparam \Mult0~477 .coef_a_4 = 0;
defparam \Mult0~477 .coef_a_5 = 0;
defparam \Mult0~477 .coef_a_6 = 0;
defparam \Mult0~477 .coef_a_7 = 0;
defparam \Mult0~477 .coef_b_0 = 0;
defparam \Mult0~477 .coef_b_1 = 0;
defparam \Mult0~477 .coef_b_2 = 0;
defparam \Mult0~477 .coef_b_3 = 0;
defparam \Mult0~477 .coef_b_4 = 0;
defparam \Mult0~477 .coef_b_5 = 0;
defparam \Mult0~477 .coef_b_6 = 0;
defparam \Mult0~477 .coef_b_7 = 0;
defparam \Mult0~477 .coef_sel_a_clock = "none";
defparam \Mult0~477 .coef_sel_b_clock = "none";
defparam \Mult0~477 .delay_scan_out_ay = "false";
defparam \Mult0~477 .delay_scan_out_by = "false";
defparam \Mult0~477 .enable_double_accum = "false";
defparam \Mult0~477 .load_const_clock = "none";
defparam \Mult0~477 .load_const_value = 0;
defparam \Mult0~477 .mode_sub_location = 0;
defparam \Mult0~477 .negate_clock = "none";
defparam \Mult0~477 .operand_source_max = "input";
defparam \Mult0~477 .operand_source_may = "input";
defparam \Mult0~477 .operand_source_mbx = "input";
defparam \Mult0~477 .operand_source_mby = "input";
defparam \Mult0~477 .operation_mode = "m18x18_full";
defparam \Mult0~477 .output_clock = "none";
defparam \Mult0~477 .preadder_subtract_a = "false";
defparam \Mult0~477 .preadder_subtract_b = "false";
defparam \Mult0~477 .result_a_width = 64;
defparam \Mult0~477 .signed_max = "false";
defparam \Mult0~477 .signed_may = "false";
defparam \Mult0~477 .signed_mbx = "false";
defparam \Mult0~477 .signed_mby = "false";
defparam \Mult0~477 .sub_clock = "none";
defparam \Mult0~477 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N0
cyclonev_lcell_comb \Mult1~1 (
// Equation(s):
// \Mult1~1_sumout  = SUM(( !\Mult0~495  $ (!\Mult1~405_resulta  $ (\Mult1~30 )) ) + ( !VCC ) + ( !VCC ))
// \Mult1~2  = CARRY(( !\Mult0~495  $ (!\Mult1~405_resulta  $ (\Mult1~30 )) ) + ( !VCC ) + ( !VCC ))
// \Mult1~3  = SHARE((!\Mult0~495  & (\Mult1~405_resulta  & \Mult1~30 )) # (\Mult0~495  & ((\Mult1~30 ) # (\Mult1~405_resulta ))))

	.dataa(gnd),
	.datab(!\Mult0~495 ),
	.datac(!\Mult1~405_resulta ),
	.datad(!\Mult1~30 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult1~1_sumout ),
	.cout(\Mult1~2 ),
	.shareout(\Mult1~3 ));
// synopsys translate_off
defparam \Mult1~1 .extended_lut = "off";
defparam \Mult1~1 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N3
cyclonev_lcell_comb \Mult1~354 (
// Equation(s):
// \Mult1~354_sumout  = SUM(( !\Mult1~406  $ (!\Mult1~31  $ (\Mult0~496 )) ) + ( \Mult1~3  ) + ( \Mult1~2  ))
// \Mult1~355  = CARRY(( !\Mult1~406  $ (!\Mult1~31  $ (\Mult0~496 )) ) + ( \Mult1~3  ) + ( \Mult1~2  ))
// \Mult1~356  = SHARE((!\Mult1~406  & (\Mult1~31  & \Mult0~496 )) # (\Mult1~406  & ((\Mult0~496 ) # (\Mult1~31 ))))

	.dataa(!\Mult1~406 ),
	.datab(gnd),
	.datac(!\Mult1~31 ),
	.datad(!\Mult0~496 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~2 ),
	.sharein(\Mult1~3 ),
	.combout(),
	.sumout(\Mult1~354_sumout ),
	.cout(\Mult1~355 ),
	.shareout(\Mult1~356 ));
// synopsys translate_off
defparam \Mult1~354 .extended_lut = "off";
defparam \Mult1~354 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult1~354 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N6
cyclonev_lcell_comb \Mult1~350 (
// Equation(s):
// \Mult1~350_sumout  = SUM(( !\Mult1~407  $ (!\Mult1~32  $ (\Mult0~497 )) ) + ( \Mult1~356  ) + ( \Mult1~355  ))
// \Mult1~351  = CARRY(( !\Mult1~407  $ (!\Mult1~32  $ (\Mult0~497 )) ) + ( \Mult1~356  ) + ( \Mult1~355  ))
// \Mult1~352  = SHARE((!\Mult1~407  & (\Mult1~32  & \Mult0~497 )) # (\Mult1~407  & ((\Mult0~497 ) # (\Mult1~32 ))))

	.dataa(!\Mult1~407 ),
	.datab(gnd),
	.datac(!\Mult1~32 ),
	.datad(!\Mult0~497 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~355 ),
	.sharein(\Mult1~356 ),
	.combout(),
	.sumout(\Mult1~350_sumout ),
	.cout(\Mult1~351 ),
	.shareout(\Mult1~352 ));
// synopsys translate_off
defparam \Mult1~350 .extended_lut = "off";
defparam \Mult1~350 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult1~350 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N9
cyclonev_lcell_comb \Mult1~346 (
// Equation(s):
// \Mult1~346_sumout  = SUM(( !\Mult1~408  $ (!\Mult1~33  $ (\Mult0~498 )) ) + ( \Mult1~352  ) + ( \Mult1~351  ))
// \Mult1~347  = CARRY(( !\Mult1~408  $ (!\Mult1~33  $ (\Mult0~498 )) ) + ( \Mult1~352  ) + ( \Mult1~351  ))
// \Mult1~348  = SHARE((!\Mult1~408  & (\Mult1~33  & \Mult0~498 )) # (\Mult1~408  & ((\Mult0~498 ) # (\Mult1~33 ))))

	.dataa(gnd),
	.datab(!\Mult1~408 ),
	.datac(!\Mult1~33 ),
	.datad(!\Mult0~498 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~351 ),
	.sharein(\Mult1~352 ),
	.combout(),
	.sumout(\Mult1~346_sumout ),
	.cout(\Mult1~347 ),
	.shareout(\Mult1~348 ));
// synopsys translate_off
defparam \Mult1~346 .extended_lut = "off";
defparam \Mult1~346 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult1~346 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N12
cyclonev_lcell_comb \Mult1~370 (
// Equation(s):
// \Mult1~370_sumout  = SUM(( !\Mult0~499  $ (!\Mult1~409  $ (\Mult1~34 )) ) + ( \Mult1~348  ) + ( \Mult1~347  ))
// \Mult1~371  = CARRY(( !\Mult0~499  $ (!\Mult1~409  $ (\Mult1~34 )) ) + ( \Mult1~348  ) + ( \Mult1~347  ))
// \Mult1~372  = SHARE((!\Mult0~499  & (\Mult1~409  & \Mult1~34 )) # (\Mult0~499  & ((\Mult1~34 ) # (\Mult1~409 ))))

	.dataa(gnd),
	.datab(!\Mult0~499 ),
	.datac(!\Mult1~409 ),
	.datad(!\Mult1~34 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~347 ),
	.sharein(\Mult1~348 ),
	.combout(),
	.sumout(\Mult1~370_sumout ),
	.cout(\Mult1~371 ),
	.shareout(\Mult1~372 ));
// synopsys translate_off
defparam \Mult1~370 .extended_lut = "off";
defparam \Mult1~370 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult1~370 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N15
cyclonev_lcell_comb \Mult1~366 (
// Equation(s):
// \Mult1~366_sumout  = SUM(( !\Mult1~410  $ (!\Mult1~35  $ (\Mult0~500 )) ) + ( \Mult1~372  ) + ( \Mult1~371  ))
// \Mult1~367  = CARRY(( !\Mult1~410  $ (!\Mult1~35  $ (\Mult0~500 )) ) + ( \Mult1~372  ) + ( \Mult1~371  ))
// \Mult1~368  = SHARE((!\Mult1~410  & (\Mult1~35  & \Mult0~500 )) # (\Mult1~410  & ((\Mult0~500 ) # (\Mult1~35 ))))

	.dataa(!\Mult1~410 ),
	.datab(gnd),
	.datac(!\Mult1~35 ),
	.datad(!\Mult0~500 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~371 ),
	.sharein(\Mult1~372 ),
	.combout(),
	.sumout(\Mult1~366_sumout ),
	.cout(\Mult1~367 ),
	.shareout(\Mult1~368 ));
// synopsys translate_off
defparam \Mult1~366 .extended_lut = "off";
defparam \Mult1~366 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult1~366 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N18
cyclonev_lcell_comb \Mult1~362 (
// Equation(s):
// \Mult1~362_sumout  = SUM(( !\Mult1~411  $ (!\Mult1~36  $ (\Mult0~501 )) ) + ( \Mult1~368  ) + ( \Mult1~367  ))
// \Mult1~363  = CARRY(( !\Mult1~411  $ (!\Mult1~36  $ (\Mult0~501 )) ) + ( \Mult1~368  ) + ( \Mult1~367  ))
// \Mult1~364  = SHARE((!\Mult1~411  & (\Mult1~36  & \Mult0~501 )) # (\Mult1~411  & ((\Mult0~501 ) # (\Mult1~36 ))))

	.dataa(!\Mult1~411 ),
	.datab(gnd),
	.datac(!\Mult1~36 ),
	.datad(!\Mult0~501 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~367 ),
	.sharein(\Mult1~368 ),
	.combout(),
	.sumout(\Mult1~362_sumout ),
	.cout(\Mult1~363 ),
	.shareout(\Mult1~364 ));
// synopsys translate_off
defparam \Mult1~362 .extended_lut = "off";
defparam \Mult1~362 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult1~362 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N21
cyclonev_lcell_comb \Mult1~358 (
// Equation(s):
// \Mult1~358_sumout  = SUM(( !\Mult1~412  $ (!\Mult1~37  $ (\Mult0~502 )) ) + ( \Mult1~364  ) + ( \Mult1~363  ))
// \Mult1~359  = CARRY(( !\Mult1~412  $ (!\Mult1~37  $ (\Mult0~502 )) ) + ( \Mult1~364  ) + ( \Mult1~363  ))
// \Mult1~360  = SHARE((!\Mult1~412  & (\Mult1~37  & \Mult0~502 )) # (\Mult1~412  & ((\Mult0~502 ) # (\Mult1~37 ))))

	.dataa(gnd),
	.datab(!\Mult1~412 ),
	.datac(!\Mult1~37 ),
	.datad(!\Mult0~502 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~363 ),
	.sharein(\Mult1~364 ),
	.combout(),
	.sumout(\Mult1~358_sumout ),
	.cout(\Mult1~359 ),
	.shareout(\Mult1~360 ));
// synopsys translate_off
defparam \Mult1~358 .extended_lut = "off";
defparam \Mult1~358 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult1~358 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \Mult0~41 (
// Equation(s):
// \Mult0~41_sumout  = SUM(( \Mult1~12_resulta  ) + ( \Mult0~477_resulta  ) + ( !VCC ))
// \Mult0~42  = CARRY(( \Mult1~12_resulta  ) + ( \Mult0~477_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Mult0~477_resulta ),
	.datac(gnd),
	.datad(!\Mult1~12_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~41_sumout ),
	.cout(\Mult0~42 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~41 .extended_lut = "off";
defparam \Mult0~41 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N3
cyclonev_lcell_comb \Mult0~37 (
// Equation(s):
// \Mult0~37_sumout  = SUM(( \Mult0~478  ) + ( \Mult1~13  ) + ( \Mult0~42  ))
// \Mult0~38  = CARRY(( \Mult0~478  ) + ( \Mult1~13  ) + ( \Mult0~42  ))

	.dataa(!\Mult1~13 ),
	.datab(gnd),
	.datac(!\Mult0~478 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~37_sumout ),
	.cout(\Mult0~38 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~37 .extended_lut = "off";
defparam \Mult0~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \Mult0~33 (
// Equation(s):
// \Mult0~33_sumout  = SUM(( \Mult0~479  ) + ( \Mult1~14  ) + ( \Mult0~38  ))
// \Mult0~34  = CARRY(( \Mult0~479  ) + ( \Mult1~14  ) + ( \Mult0~38  ))

	.dataa(!\Mult0~479 ),
	.datab(gnd),
	.datac(!\Mult1~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~33_sumout ),
	.cout(\Mult0~34 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~33 .extended_lut = "off";
defparam \Mult0~33 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N9
cyclonev_lcell_comb \Mult0~49 (
// Equation(s):
// \Mult0~49_sumout  = SUM(( \Mult1~15  ) + ( \Mult0~480  ) + ( \Mult0~34  ))
// \Mult0~50  = CARRY(( \Mult1~15  ) + ( \Mult0~480  ) + ( \Mult0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~15 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~480 ),
	.datag(gnd),
	.cin(\Mult0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~49_sumout ),
	.cout(\Mult0~50 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~49 .extended_lut = "off";
defparam \Mult0~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \Mult0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \Mult0~45 (
// Equation(s):
// \Mult0~45_sumout  = SUM(( \Mult0~481  ) + ( \Mult1~16  ) + ( \Mult0~50  ))
// \Mult0~46  = CARRY(( \Mult0~481  ) + ( \Mult1~16  ) + ( \Mult0~50  ))

	.dataa(gnd),
	.datab(!\Mult0~481 ),
	.datac(!\Mult1~16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~45_sumout ),
	.cout(\Mult0~46 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~45 .extended_lut = "off";
defparam \Mult0~45 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N15
cyclonev_lcell_comb \Mult0~61 (
// Equation(s):
// \Mult0~61_sumout  = SUM(( \Mult0~482  ) + ( \Mult1~17  ) + ( \Mult0~46  ))
// \Mult0~62  = CARRY(( \Mult0~482  ) + ( \Mult1~17  ) + ( \Mult0~46  ))

	.dataa(!\Mult1~17 ),
	.datab(gnd),
	.datac(!\Mult0~482 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~61_sumout ),
	.cout(\Mult0~62 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~61 .extended_lut = "off";
defparam \Mult0~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \Mult0~57 (
// Equation(s):
// \Mult0~57_sumout  = SUM(( \Mult0~483  ) + ( \Mult1~18  ) + ( \Mult0~62  ))
// \Mult0~58  = CARRY(( \Mult0~483  ) + ( \Mult1~18  ) + ( \Mult0~62  ))

	.dataa(gnd),
	.datab(!\Mult1~18 ),
	.datac(gnd),
	.datad(!\Mult0~483 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~57_sumout ),
	.cout(\Mult0~58 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~57 .extended_lut = "off";
defparam \Mult0~57 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N21
cyclonev_lcell_comb \Mult0~53 (
// Equation(s):
// \Mult0~53_sumout  = SUM(( \Mult0~484  ) + ( \Mult1~19  ) + ( \Mult0~58  ))
// \Mult0~54  = CARRY(( \Mult0~484  ) + ( \Mult1~19  ) + ( \Mult0~58  ))

	.dataa(!\Mult0~484 ),
	.datab(gnd),
	.datac(!\Mult1~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~53_sumout ),
	.cout(\Mult0~54 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~53 .extended_lut = "off";
defparam \Mult0~53 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \Mult0~17 (
// Equation(s):
// \Mult0~17_sumout  = SUM(( \Mult0~485  ) + ( \Mult1~20  ) + ( \Mult0~54  ))
// \Mult0~18  = CARRY(( \Mult0~485  ) + ( \Mult1~20  ) + ( \Mult0~54  ))

	.dataa(gnd),
	.datab(!\Mult0~485 ),
	.datac(!\Mult1~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~17_sumout ),
	.cout(\Mult0~18 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~17 .extended_lut = "off";
defparam \Mult0~17 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N27
cyclonev_lcell_comb \Mult0~29 (
// Equation(s):
// \Mult0~29_sumout  = SUM(( \Mult0~486  ) + ( \Mult1~21  ) + ( \Mult0~18  ))
// \Mult0~30  = CARRY(( \Mult0~486  ) + ( \Mult1~21  ) + ( \Mult0~18  ))

	.dataa(!\Mult0~486 ),
	.datab(gnd),
	.datac(!\Mult1~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~29_sumout ),
	.cout(\Mult0~30 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~29 .extended_lut = "off";
defparam \Mult0~29 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \Mult0~25 (
// Equation(s):
// \Mult0~25_sumout  = SUM(( \Mult0~487  ) + ( \Mult1~22  ) + ( \Mult0~30  ))
// \Mult0~26  = CARRY(( \Mult0~487  ) + ( \Mult1~22  ) + ( \Mult0~30  ))

	.dataa(!\Mult0~487 ),
	.datab(gnd),
	.datac(!\Mult1~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~25_sumout ),
	.cout(\Mult0~26 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~25 .extended_lut = "off";
defparam \Mult0~25 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \Mult0~21 (
// Equation(s):
// \Mult0~21_sumout  = SUM(( \Mult0~488  ) + ( \Mult1~23  ) + ( \Mult0~26  ))
// \Mult0~22  = CARRY(( \Mult0~488  ) + ( \Mult1~23  ) + ( \Mult0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~23 ),
	.datad(!\Mult0~488 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~21_sumout ),
	.cout(\Mult0~22 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~21 .extended_lut = "off";
defparam \Mult0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \Mult0~73 (
// Equation(s):
// \Mult0~73_sumout  = SUM(( \Mult1~24  ) + ( \Mult0~489  ) + ( \Mult0~22  ))
// \Mult0~74  = CARRY(( \Mult1~24  ) + ( \Mult0~489  ) + ( \Mult0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~489 ),
	.datag(gnd),
	.cin(\Mult0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~73_sumout ),
	.cout(\Mult0~74 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~73 .extended_lut = "off";
defparam \Mult0~73 .lut_mask = 64'h0000FF0000000F0F;
defparam \Mult0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N39
cyclonev_lcell_comb \Mult0~69 (
// Equation(s):
// \Mult0~69_sumout  = SUM(( \Mult0~490  ) + ( \Mult1~25  ) + ( \Mult0~74  ))
// \Mult0~70  = CARRY(( \Mult0~490  ) + ( \Mult1~25  ) + ( \Mult0~74  ))

	.dataa(!\Mult0~490 ),
	.datab(gnd),
	.datac(!\Mult1~25 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~69_sumout ),
	.cout(\Mult0~70 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~69 .extended_lut = "off";
defparam \Mult0~69 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \Mult0~65 (
// Equation(s):
// \Mult0~65_sumout  = SUM(( \Mult0~491  ) + ( \Mult1~26  ) + ( \Mult0~70  ))
// \Mult0~66  = CARRY(( \Mult0~491  ) + ( \Mult1~26  ) + ( \Mult0~70  ))

	.dataa(!\Mult1~26 ),
	.datab(gnd),
	.datac(!\Mult0~491 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~65_sumout ),
	.cout(\Mult0~66 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~65 .extended_lut = "off";
defparam \Mult0~65 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N45
cyclonev_lcell_comb \Mult0~13 (
// Equation(s):
// \Mult0~13_sumout  = SUM(( \Mult0~492  ) + ( \Mult1~27  ) + ( \Mult0~66  ))
// \Mult0~14  = CARRY(( \Mult0~492  ) + ( \Mult1~27  ) + ( \Mult0~66  ))

	.dataa(gnd),
	.datab(!\Mult1~27 ),
	.datac(!\Mult0~492 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~13_sumout ),
	.cout(\Mult0~14 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~13 .extended_lut = "off";
defparam \Mult0~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \Mult0~9 (
// Equation(s):
// \Mult0~9_sumout  = SUM(( \Mult0~493  ) + ( \Mult1~28  ) + ( \Mult0~14  ))
// \Mult0~10  = CARRY(( \Mult0~493  ) + ( \Mult1~28  ) + ( \Mult0~14  ))

	.dataa(gnd),
	.datab(!\Mult0~493 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult1~28 ),
	.datag(gnd),
	.cin(\Mult0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~9_sumout ),
	.cout(\Mult0~10 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~9 .extended_lut = "off";
defparam \Mult0~9 .lut_mask = 64'h0000FF0000003333;
defparam \Mult0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N51
cyclonev_lcell_comb \Mult0~5 (
// Equation(s):
// \Mult0~5_sumout  = SUM(( \Mult1~29  ) + ( \Mult0~494  ) + ( \Mult0~10  ))
// \Mult0~6  = CARRY(( \Mult1~29  ) + ( \Mult0~494  ) + ( \Mult0~10  ))

	.dataa(!\Mult0~494 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~29 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~5_sumout ),
	.cout(\Mult0~6 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~5 .extended_lut = "off";
defparam \Mult0~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \Mult0~1 (
// Equation(s):
// \Mult0~1_sumout  = SUM(( \Mult1~1_sumout  ) + ( \Mult0~136_resulta  ) + ( \Mult0~6  ))
// \Mult0~2  = CARRY(( \Mult1~1_sumout  ) + ( \Mult0~136_resulta  ) + ( \Mult0~6  ))

	.dataa(gnd),
	.datab(!\Mult0~136_resulta ),
	.datac(!\Mult1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1_sumout ),
	.cout(\Mult0~2 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1 .extended_lut = "off";
defparam \Mult0~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N57
cyclonev_lcell_comb \Mult0~85 (
// Equation(s):
// \Mult0~85_sumout  = SUM(( \Mult1~354_sumout  ) + ( \Mult0~137  ) + ( \Mult0~2  ))
// \Mult0~86  = CARRY(( \Mult1~354_sumout  ) + ( \Mult0~137  ) + ( \Mult0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~137 ),
	.datad(!\Mult1~354_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~85_sumout ),
	.cout(\Mult0~86 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~85 .extended_lut = "off";
defparam \Mult0~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \Mult0~81 (
// Equation(s):
// \Mult0~81_sumout  = SUM(( \Mult1~350_sumout  ) + ( \Mult0~138  ) + ( \Mult0~86  ))
// \Mult0~82  = CARRY(( \Mult1~350_sumout  ) + ( \Mult0~138  ) + ( \Mult0~86  ))

	.dataa(gnd),
	.datab(!\Mult1~350_sumout ),
	.datac(!\Mult0~138 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~81_sumout ),
	.cout(\Mult0~82 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~81 .extended_lut = "off";
defparam \Mult0~81 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N3
cyclonev_lcell_comb \Mult0~77 (
// Equation(s):
// \Mult0~77_sumout  = SUM(( \Mult0~139  ) + ( \Mult1~346_sumout  ) + ( \Mult0~82  ))
// \Mult0~78  = CARRY(( \Mult0~139  ) + ( \Mult1~346_sumout  ) + ( \Mult0~82  ))

	.dataa(!\Mult0~139 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult1~346_sumout ),
	.datag(gnd),
	.cin(\Mult0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~77_sumout ),
	.cout(\Mult0~78 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~77 .extended_lut = "off";
defparam \Mult0~77 .lut_mask = 64'h0000FF0000005555;
defparam \Mult0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \Mult0~101 (
// Equation(s):
// \Mult0~101_sumout  = SUM(( \Mult1~370_sumout  ) + ( \Mult0~140  ) + ( \Mult0~78  ))
// \Mult0~102  = CARRY(( \Mult1~370_sumout  ) + ( \Mult0~140  ) + ( \Mult0~78  ))

	.dataa(gnd),
	.datab(!\Mult0~140 ),
	.datac(!\Mult1~370_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~101_sumout ),
	.cout(\Mult0~102 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~101 .extended_lut = "off";
defparam \Mult0~101 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N9
cyclonev_lcell_comb \Mult0~97 (
// Equation(s):
// \Mult0~97_sumout  = SUM(( \Mult0~141  ) + ( \Mult1~366_sumout  ) + ( \Mult0~102  ))
// \Mult0~98  = CARRY(( \Mult0~141  ) + ( \Mult1~366_sumout  ) + ( \Mult0~102  ))

	.dataa(!\Mult0~141 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult1~366_sumout ),
	.datag(gnd),
	.cin(\Mult0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~97_sumout ),
	.cout(\Mult0~98 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~97 .extended_lut = "off";
defparam \Mult0~97 .lut_mask = 64'h0000FF0000005555;
defparam \Mult0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \Mult0~93 (
// Equation(s):
// \Mult0~93_sumout  = SUM(( \Mult1~362_sumout  ) + ( \Mult0~142  ) + ( \Mult0~98  ))
// \Mult0~94  = CARRY(( \Mult1~362_sumout  ) + ( \Mult0~142  ) + ( \Mult0~98  ))

	.dataa(gnd),
	.datab(!\Mult0~142 ),
	.datac(!\Mult1~362_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~93_sumout ),
	.cout(\Mult0~94 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~93 .extended_lut = "off";
defparam \Mult0~93 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N15
cyclonev_lcell_comb \Mult0~89 (
// Equation(s):
// \Mult0~89_sumout  = SUM(( \Mult0~143  ) + ( \Mult1~358_sumout  ) + ( \Mult0~94  ))
// \Mult0~90  = CARRY(( \Mult0~143  ) + ( \Mult1~358_sumout  ) + ( \Mult0~94  ))

	.dataa(!\Mult0~143 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult1~358_sumout ),
	.datag(gnd),
	.cin(\Mult0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~89_sumout ),
	.cout(\Mult0~90 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~89 .extended_lut = "off";
defparam \Mult0~89 .lut_mask = 64'h0000FF0000005555;
defparam \Mult0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N0
cyclonev_lcell_comb \LessThan2~21 (
// Equation(s):
// \LessThan2~21_combout  = ( \Mult0~101_sumout  & ( !\Mult2~30  ) ) # ( !\Mult0~101_sumout  & ( \Mult2~30  ) )

	.dataa(gnd),
	.datab(!\Mult2~30 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~21 .extended_lut = "off";
defparam \LessThan2~21 .lut_mask = 64'h33333333CCCCCCCC;
defparam \LessThan2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N33
cyclonev_lcell_comb \LessThan2~20 (
// Equation(s):
// \LessThan2~20_combout  = ( \Mult0~97_sumout  & ( !\Mult2~31  ) ) # ( !\Mult0~97_sumout  & ( \Mult2~31  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult2~31 ),
	.datae(gnd),
	.dataf(!\Mult0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~20 .extended_lut = "off";
defparam \LessThan2~20 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \LessThan2~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N54
cyclonev_lcell_comb \LessThan2~22 (
// Equation(s):
// \LessThan2~22_combout  = ( !\LessThan2~21_combout  & ( !\LessThan2~20_combout  & ( (!\Mult2~32  & (!\Mult0~93_sumout  & (!\Mult2~33  $ (\Mult0~89_sumout )))) # (\Mult2~32  & (\Mult0~93_sumout  & (!\Mult2~33  $ (\Mult0~89_sumout )))) ) ) )

	.dataa(!\Mult2~32 ),
	.datab(!\Mult2~33 ),
	.datac(!\Mult0~89_sumout ),
	.datad(!\Mult0~93_sumout ),
	.datae(!\LessThan2~21_combout ),
	.dataf(!\LessThan2~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~22 .extended_lut = "off";
defparam \LessThan2~22 .lut_mask = 64'h8241000000000000;
defparam \LessThan2~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N24
cyclonev_lcell_comb \Mult1~382 (
// Equation(s):
// \Mult1~382_sumout  = SUM(( !\Mult1~413  $ (!\Mult0~503  $ (\Mult1~38 )) ) + ( \Mult1~360  ) + ( \Mult1~359  ))
// \Mult1~383  = CARRY(( !\Mult1~413  $ (!\Mult0~503  $ (\Mult1~38 )) ) + ( \Mult1~360  ) + ( \Mult1~359  ))
// \Mult1~384  = SHARE((!\Mult1~413  & (\Mult0~503  & \Mult1~38 )) # (\Mult1~413  & ((\Mult1~38 ) # (\Mult0~503 ))))

	.dataa(gnd),
	.datab(!\Mult1~413 ),
	.datac(!\Mult0~503 ),
	.datad(!\Mult1~38 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~359 ),
	.sharein(\Mult1~360 ),
	.combout(),
	.sumout(\Mult1~382_sumout ),
	.cout(\Mult1~383 ),
	.shareout(\Mult1~384 ));
// synopsys translate_off
defparam \Mult1~382 .extended_lut = "off";
defparam \Mult1~382 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult1~382 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \Mult0~113 (
// Equation(s):
// \Mult0~113_sumout  = SUM(( \Mult0~144  ) + ( \Mult1~382_sumout  ) + ( \Mult0~90  ))
// \Mult0~114  = CARRY(( \Mult0~144  ) + ( \Mult1~382_sumout  ) + ( \Mult0~90  ))

	.dataa(gnd),
	.datab(!\Mult0~144 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult1~382_sumout ),
	.datag(gnd),
	.cin(\Mult0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~113_sumout ),
	.cout(\Mult0~114 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~113 .extended_lut = "off";
defparam \Mult0~113 .lut_mask = 64'h0000FF0000003333;
defparam \Mult0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N27
cyclonev_lcell_comb \Mult1~378 (
// Equation(s):
// \Mult1~378_sumout  = SUM(( !\Mult0~504  $ (!\Mult1~414  $ (\Mult1~39 )) ) + ( \Mult1~384  ) + ( \Mult1~383  ))
// \Mult1~379  = CARRY(( !\Mult0~504  $ (!\Mult1~414  $ (\Mult1~39 )) ) + ( \Mult1~384  ) + ( \Mult1~383  ))
// \Mult1~380  = SHARE((!\Mult0~504  & (\Mult1~414  & \Mult1~39 )) # (\Mult0~504  & ((\Mult1~39 ) # (\Mult1~414 ))))

	.dataa(!\Mult0~504 ),
	.datab(gnd),
	.datac(!\Mult1~414 ),
	.datad(!\Mult1~39 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~383 ),
	.sharein(\Mult1~384 ),
	.combout(),
	.sumout(\Mult1~378_sumout ),
	.cout(\Mult1~379 ),
	.shareout(\Mult1~380 ));
// synopsys translate_off
defparam \Mult1~378 .extended_lut = "off";
defparam \Mult1~378 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult1~378 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N21
cyclonev_lcell_comb \Mult0~109 (
// Equation(s):
// \Mult0~109_sumout  = SUM(( \Mult1~378_sumout  ) + ( \Mult0~145  ) + ( \Mult0~114  ))
// \Mult0~110  = CARRY(( \Mult1~378_sumout  ) + ( \Mult0~145  ) + ( \Mult0~114  ))

	.dataa(!\Mult0~145 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~378_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~109_sumout ),
	.cout(\Mult0~110 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~109 .extended_lut = "off";
defparam \Mult0~109 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N30
cyclonev_lcell_comb \Mult1~374 (
// Equation(s):
// \Mult1~374_sumout  = SUM(( !\Mult1~415  $ (!\Mult1~40  $ (\Mult0~505 )) ) + ( \Mult1~380  ) + ( \Mult1~379  ))
// \Mult1~375  = CARRY(( !\Mult1~415  $ (!\Mult1~40  $ (\Mult0~505 )) ) + ( \Mult1~380  ) + ( \Mult1~379  ))
// \Mult1~376  = SHARE((!\Mult1~415  & (\Mult1~40  & \Mult0~505 )) # (\Mult1~415  & ((\Mult0~505 ) # (\Mult1~40 ))))

	.dataa(gnd),
	.datab(!\Mult1~415 ),
	.datac(!\Mult1~40 ),
	.datad(!\Mult0~505 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~379 ),
	.sharein(\Mult1~380 ),
	.combout(),
	.sumout(\Mult1~374_sumout ),
	.cout(\Mult1~375 ),
	.shareout(\Mult1~376 ));
// synopsys translate_off
defparam \Mult1~374 .extended_lut = "off";
defparam \Mult1~374 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult1~374 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \Mult0~105 (
// Equation(s):
// \Mult0~105_sumout  = SUM(( \Mult1~374_sumout  ) + ( \Mult0~146  ) + ( \Mult0~110  ))
// \Mult0~106  = CARRY(( \Mult1~374_sumout  ) + ( \Mult0~146  ) + ( \Mult0~110  ))

	.dataa(!\Mult1~374_sumout ),
	.datab(gnd),
	.datac(!\Mult0~146 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~105_sumout ),
	.cout(\Mult0~106 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~105 .extended_lut = "off";
defparam \Mult0~105 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \LessThan2~27 (
// Equation(s):
// \LessThan2~27_combout  = ( \Mult0~109_sumout  & ( \Mult0~105_sumout  & ( (!\Mult2~36 ) # ((!\Mult2~35 ) # ((\Mult0~113_sumout  & !\Mult2~34 ))) ) ) ) # ( !\Mult0~109_sumout  & ( \Mult0~105_sumout  & ( (!\Mult2~36 ) # ((\Mult0~113_sumout  & (!\Mult2~34  & 
// !\Mult2~35 ))) ) ) ) # ( \Mult0~109_sumout  & ( !\Mult0~105_sumout  & ( (!\Mult2~36  & ((!\Mult2~35 ) # ((\Mult0~113_sumout  & !\Mult2~34 )))) ) ) ) # ( !\Mult0~109_sumout  & ( !\Mult0~105_sumout  & ( (\Mult0~113_sumout  & (!\Mult2~36  & (!\Mult2~34  & 
// !\Mult2~35 ))) ) ) )

	.dataa(!\Mult0~113_sumout ),
	.datab(!\Mult2~36 ),
	.datac(!\Mult2~34 ),
	.datad(!\Mult2~35 ),
	.datae(!\Mult0~109_sumout ),
	.dataf(!\Mult0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~27 .extended_lut = "off";
defparam \LessThan2~27 .lut_mask = 64'h4000CC40DCCCFFDC;
defparam \LessThan2~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N0
cyclonev_lcell_comb \LessThan2~19 (
// Equation(s):
// \LessThan2~19_combout  = ( \Mult2~29  & ( \Mult2~27  & ( (!\Mult2~28  & (\Mult0~77_sumout  & \Mult0~81_sumout )) ) ) ) # ( !\Mult2~29  & ( \Mult2~27  & ( ((!\Mult2~28  & \Mult0~81_sumout )) # (\Mult0~77_sumout ) ) ) ) # ( \Mult2~29  & ( !\Mult2~27  & ( 
// (\Mult0~77_sumout  & ((!\Mult0~85_sumout  & (!\Mult2~28  & \Mult0~81_sumout )) # (\Mult0~85_sumout  & ((!\Mult2~28 ) # (\Mult0~81_sumout ))))) ) ) ) # ( !\Mult2~29  & ( !\Mult2~27  & ( ((!\Mult0~85_sumout  & (!\Mult2~28  & \Mult0~81_sumout )) # 
// (\Mult0~85_sumout  & ((!\Mult2~28 ) # (\Mult0~81_sumout )))) # (\Mult0~77_sumout ) ) ) )

	.dataa(!\Mult0~85_sumout ),
	.datab(!\Mult2~28 ),
	.datac(!\Mult0~77_sumout ),
	.datad(!\Mult0~81_sumout ),
	.datae(!\Mult2~29 ),
	.dataf(!\Mult2~27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~19 .extended_lut = "off";
defparam \LessThan2~19 .lut_mask = 64'h4FDF040D0FCF000C;
defparam \LessThan2~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N39
cyclonev_lcell_comb \LessThan2~24 (
// Equation(s):
// \LessThan2~24_combout  = ( \Mult0~89_sumout  & ( (!\Mult2~33 ) # ((!\Mult2~32  & \Mult0~93_sumout )) ) ) # ( !\Mult0~89_sumout  & ( (!\Mult2~32  & (!\Mult2~33  & \Mult0~93_sumout )) ) )

	.dataa(!\Mult2~32 ),
	.datab(!\Mult2~33 ),
	.datac(!\Mult0~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~24 .extended_lut = "off";
defparam \LessThan2~24 .lut_mask = 64'h08080808CECECECE;
defparam \LessThan2~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N36
cyclonev_lcell_comb \LessThan2~23 (
// Equation(s):
// \LessThan2~23_combout  = ( \Mult0~93_sumout  & ( (\Mult2~32  & (!\Mult2~33  $ (\Mult0~89_sumout ))) ) ) # ( !\Mult0~93_sumout  & ( (!\Mult2~32  & (!\Mult2~33  $ (\Mult0~89_sumout ))) ) )

	.dataa(!\Mult2~32 ),
	.datab(!\Mult2~33 ),
	.datac(!\Mult0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~23 .extended_lut = "off";
defparam \LessThan2~23 .lut_mask = 64'h8282828241414141;
defparam \LessThan2~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N42
cyclonev_lcell_comb \LessThan2~25 (
// Equation(s):
// \LessThan2~25_combout  = ( \LessThan2~23_combout  & ( \Mult0~101_sumout  & ( (!\LessThan2~24_combout  & ((!\Mult2~31  & (\Mult2~30  & !\Mult0~97_sumout )) # (\Mult2~31  & ((!\Mult0~97_sumout ) # (\Mult2~30 ))))) ) ) ) # ( !\LessThan2~23_combout  & ( 
// \Mult0~101_sumout  & ( !\LessThan2~24_combout  ) ) ) # ( \LessThan2~23_combout  & ( !\Mult0~101_sumout  & ( (!\LessThan2~24_combout  & ((!\Mult0~97_sumout ) # (\Mult2~31 ))) ) ) ) # ( !\LessThan2~23_combout  & ( !\Mult0~101_sumout  & ( 
// !\LessThan2~24_combout  ) ) )

	.dataa(!\Mult2~31 ),
	.datab(!\Mult2~30 ),
	.datac(!\Mult0~97_sumout ),
	.datad(!\LessThan2~24_combout ),
	.datae(!\LessThan2~23_combout ),
	.dataf(!\Mult0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~25 .extended_lut = "off";
defparam \LessThan2~25 .lut_mask = 64'hFF00F500FF007100;
defparam \LessThan2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \LessThan2~26 (
// Equation(s):
// \LessThan2~26_combout  = ( \Mult0~109_sumout  & ( \Mult0~105_sumout  & ( (\Mult2~36  & (\Mult2~35  & (!\Mult0~113_sumout  $ (\Mult2~34 )))) ) ) ) # ( !\Mult0~109_sumout  & ( \Mult0~105_sumout  & ( (\Mult2~36  & (!\Mult2~35  & (!\Mult0~113_sumout  $ 
// (\Mult2~34 )))) ) ) ) # ( \Mult0~109_sumout  & ( !\Mult0~105_sumout  & ( (!\Mult2~36  & (\Mult2~35  & (!\Mult0~113_sumout  $ (\Mult2~34 )))) ) ) ) # ( !\Mult0~109_sumout  & ( !\Mult0~105_sumout  & ( (!\Mult2~36  & (!\Mult2~35  & (!\Mult0~113_sumout  $ 
// (\Mult2~34 )))) ) ) )

	.dataa(!\Mult0~113_sumout ),
	.datab(!\Mult2~36 ),
	.datac(!\Mult2~34 ),
	.datad(!\Mult2~35 ),
	.datae(!\Mult0~109_sumout ),
	.dataf(!\Mult0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~26 .extended_lut = "off";
defparam \LessThan2~26 .lut_mask = 64'h8400008421000021;
defparam \LessThan2~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N18
cyclonev_lcell_comb \LessThan2~16 (
// Equation(s):
// \LessThan2~16_combout  = ( \Mult2~26  & ( \Mult2~24  & ( (\Mult0~1_sumout  & (!\Mult2~25  & \Mult0~5_sumout )) ) ) ) # ( !\Mult2~26  & ( \Mult2~24  & ( ((!\Mult2~25  & \Mult0~5_sumout )) # (\Mult0~1_sumout ) ) ) ) # ( \Mult2~26  & ( !\Mult2~24  & ( 
// (\Mult0~1_sumout  & ((!\Mult2~25  & ((\Mult0~9_sumout ) # (\Mult0~5_sumout ))) # (\Mult2~25  & (\Mult0~5_sumout  & \Mult0~9_sumout )))) ) ) ) # ( !\Mult2~26  & ( !\Mult2~24  & ( ((!\Mult2~25  & ((\Mult0~9_sumout ) # (\Mult0~5_sumout ))) # (\Mult2~25  & 
// (\Mult0~5_sumout  & \Mult0~9_sumout ))) # (\Mult0~1_sumout ) ) ) )

	.dataa(!\Mult0~1_sumout ),
	.datab(!\Mult2~25 ),
	.datac(!\Mult0~5_sumout ),
	.datad(!\Mult0~9_sumout ),
	.datae(!\Mult2~26 ),
	.dataf(!\Mult2~24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~16 .extended_lut = "off";
defparam \LessThan2~16 .lut_mask = 64'h5DDF04455D5D0404;
defparam \LessThan2~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N12
cyclonev_lcell_comb \LessThan2~17 (
// Equation(s):
// \LessThan2~17_combout  = ( \Mult2~29  & ( \Mult2~27  & ( (\Mult0~85_sumout  & (\Mult0~77_sumout  & (!\Mult2~28  $ (\Mult0~81_sumout )))) ) ) ) # ( !\Mult2~29  & ( \Mult2~27  & ( (\Mult0~85_sumout  & (!\Mult0~77_sumout  & (!\Mult2~28  $ (\Mult0~81_sumout 
// )))) ) ) ) # ( \Mult2~29  & ( !\Mult2~27  & ( (!\Mult0~85_sumout  & (\Mult0~77_sumout  & (!\Mult2~28  $ (\Mult0~81_sumout )))) ) ) ) # ( !\Mult2~29  & ( !\Mult2~27  & ( (!\Mult0~85_sumout  & (!\Mult0~77_sumout  & (!\Mult2~28  $ (\Mult0~81_sumout )))) ) ) 
// )

	.dataa(!\Mult0~85_sumout ),
	.datab(!\Mult2~28 ),
	.datac(!\Mult0~77_sumout ),
	.datad(!\Mult0~81_sumout ),
	.datae(!\Mult2~29 ),
	.dataf(!\Mult2~27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~17 .extended_lut = "off";
defparam \LessThan2~17 .lut_mask = 64'h8020080240100401;
defparam \LessThan2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N24
cyclonev_lcell_comb \LessThan2~14 (
// Equation(s):
// \LessThan2~14_combout  = ( \Mult0~13_sumout  & ( !\Mult2~23  ) ) # ( !\Mult0~13_sumout  & ( \Mult2~23  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~14 .extended_lut = "off";
defparam \LessThan2~14 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \LessThan2~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N36
cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( \Mult0~9_sumout  & ( !\Mult2~24  ) ) # ( !\Mult0~9_sumout  & ( \Mult2~24  ) )

	.dataa(gnd),
	.datab(!\Mult2~24 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N48
cyclonev_lcell_comb \LessThan2~15 (
// Equation(s):
// \LessThan2~15_combout  = ( !\LessThan2~0_combout  & ( \Mult0~5_sumout  & ( (\Mult2~25  & (!\LessThan2~14_combout  & (!\Mult0~1_sumout  $ (\Mult2~26 )))) ) ) ) # ( !\LessThan2~0_combout  & ( !\Mult0~5_sumout  & ( (!\Mult2~25  & (!\LessThan2~14_combout  & 
// (!\Mult0~1_sumout  $ (\Mult2~26 )))) ) ) )

	.dataa(!\Mult0~1_sumout ),
	.datab(!\Mult2~25 ),
	.datac(!\Mult2~26 ),
	.datad(!\LessThan2~14_combout ),
	.datae(!\LessThan2~0_combout ),
	.dataf(!\Mult0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~15 .extended_lut = "off";
defparam \LessThan2~15 .lut_mask = 64'h8400000021000000;
defparam \LessThan2~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N15
cyclonev_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = ( \Mult0~13_sumout  & ( !\Mult2~23  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~1 .extended_lut = "off";
defparam \LessThan2~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N42
cyclonev_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = ( \Mult2~26  & ( \Mult0~5_sumout  & ( (!\LessThan2~0_combout  & (\Mult2~25  & (\Mult0~1_sumout  & \LessThan2~1_combout ))) ) ) ) # ( !\Mult2~26  & ( \Mult0~5_sumout  & ( (!\LessThan2~0_combout  & (\Mult2~25  & (!\Mult0~1_sumout  & 
// \LessThan2~1_combout ))) ) ) ) # ( \Mult2~26  & ( !\Mult0~5_sumout  & ( (!\LessThan2~0_combout  & (!\Mult2~25  & (\Mult0~1_sumout  & \LessThan2~1_combout ))) ) ) ) # ( !\Mult2~26  & ( !\Mult0~5_sumout  & ( (!\LessThan2~0_combout  & (!\Mult2~25  & 
// (!\Mult0~1_sumout  & \LessThan2~1_combout ))) ) ) )

	.dataa(!\LessThan2~0_combout ),
	.datab(!\Mult2~25 ),
	.datac(!\Mult0~1_sumout ),
	.datad(!\LessThan2~1_combout ),
	.datae(!\Mult2~26 ),
	.dataf(!\Mult0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~2 .extended_lut = "off";
defparam \LessThan2~2 .lut_mask = 64'h0080000800200002;
defparam \LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N12
cyclonev_lcell_comb \LessThan2~13 (
// Equation(s):
// \LessThan2~13_combout  = ( \Mult2~20  & ( \Mult0~65_sumout  & ( (!\Mult2~22 ) # ((\Mult0~69_sumout  & !\Mult2~21 )) ) ) ) # ( !\Mult2~20  & ( \Mult0~65_sumout  & ( (!\Mult2~22 ) # ((!\Mult0~69_sumout  & (\Mult0~73_sumout  & !\Mult2~21 )) # 
// (\Mult0~69_sumout  & ((!\Mult2~21 ) # (\Mult0~73_sumout )))) ) ) ) # ( \Mult2~20  & ( !\Mult0~65_sumout  & ( (\Mult0~69_sumout  & (!\Mult2~22  & !\Mult2~21 )) ) ) ) # ( !\Mult2~20  & ( !\Mult0~65_sumout  & ( (!\Mult2~22  & ((!\Mult0~69_sumout  & 
// (\Mult0~73_sumout  & !\Mult2~21 )) # (\Mult0~69_sumout  & ((!\Mult2~21 ) # (\Mult0~73_sumout ))))) ) ) )

	.dataa(!\Mult0~69_sumout ),
	.datab(!\Mult2~22 ),
	.datac(!\Mult0~73_sumout ),
	.datad(!\Mult2~21 ),
	.datae(!\Mult2~20 ),
	.dataf(!\Mult0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~13 .extended_lut = "off";
defparam \LessThan2~13 .lut_mask = 64'h4C044400DFCDDDCC;
defparam \LessThan2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N24
cyclonev_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = ( \Mult2~17  & ( \Mult2~18  & ( (\Mult0~25_sumout  & (\Mult0~29_sumout  & (!\Mult0~21_sumout  $ (\Mult2~19 )))) ) ) ) # ( !\Mult2~17  & ( \Mult2~18  & ( (\Mult0~25_sumout  & (!\Mult0~29_sumout  & (!\Mult0~21_sumout  $ (\Mult2~19 
// )))) ) ) ) # ( \Mult2~17  & ( !\Mult2~18  & ( (!\Mult0~25_sumout  & (\Mult0~29_sumout  & (!\Mult0~21_sumout  $ (\Mult2~19 )))) ) ) ) # ( !\Mult2~17  & ( !\Mult2~18  & ( (!\Mult0~25_sumout  & (!\Mult0~29_sumout  & (!\Mult0~21_sumout  $ (\Mult2~19 )))) ) ) 
// )

	.dataa(!\Mult0~21_sumout ),
	.datab(!\Mult0~25_sumout ),
	.datac(!\Mult2~19 ),
	.datad(!\Mult0~29_sumout ),
	.datae(!\Mult2~17 ),
	.dataf(!\Mult2~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~3 .extended_lut = "off";
defparam \LessThan2~3 .lut_mask = 64'h8400008421000021;
defparam \LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N6
cyclonev_lcell_comb \LessThan2~10 (
// Equation(s):
// \LessThan2~10_combout  = ( \Mult2~17  & ( \Mult2~18  & ( (\Mult0~21_sumout  & !\Mult2~19 ) ) ) ) # ( !\Mult2~17  & ( \Mult2~18  & ( (!\Mult0~21_sumout  & (\Mult0~25_sumout  & (!\Mult2~19  & \Mult0~29_sumout ))) # (\Mult0~21_sumout  & ((!\Mult2~19 ) # 
// ((\Mult0~25_sumout  & \Mult0~29_sumout )))) ) ) ) # ( \Mult2~17  & ( !\Mult2~18  & ( (!\Mult0~21_sumout  & (\Mult0~25_sumout  & !\Mult2~19 )) # (\Mult0~21_sumout  & ((!\Mult2~19 ) # (\Mult0~25_sumout ))) ) ) ) # ( !\Mult2~17  & ( !\Mult2~18  & ( 
// (!\Mult0~21_sumout  & (!\Mult2~19  & ((\Mult0~29_sumout ) # (\Mult0~25_sumout )))) # (\Mult0~21_sumout  & (((!\Mult2~19 ) # (\Mult0~29_sumout )) # (\Mult0~25_sumout ))) ) ) )

	.dataa(!\Mult0~21_sumout ),
	.datab(!\Mult0~25_sumout ),
	.datac(!\Mult2~19 ),
	.datad(!\Mult0~29_sumout ),
	.datae(!\Mult2~17 ),
	.dataf(!\Mult2~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~10 .extended_lut = "off";
defparam \LessThan2~10 .lut_mask = 64'h71F5717150715050;
defparam \LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N36
cyclonev_lcell_comb \LessThan2~11 (
// Equation(s):
// \LessThan2~11_combout  = ( \Mult2~20  & ( \Mult0~65_sumout  & ( (\Mult2~22  & (\Mult0~73_sumout  & (!\Mult0~69_sumout  $ (\Mult2~21 )))) ) ) ) # ( !\Mult2~20  & ( \Mult0~65_sumout  & ( (\Mult2~22  & (!\Mult0~73_sumout  & (!\Mult0~69_sumout  $ (\Mult2~21 
// )))) ) ) ) # ( \Mult2~20  & ( !\Mult0~65_sumout  & ( (!\Mult2~22  & (\Mult0~73_sumout  & (!\Mult0~69_sumout  $ (\Mult2~21 )))) ) ) ) # ( !\Mult2~20  & ( !\Mult0~65_sumout  & ( (!\Mult2~22  & (!\Mult0~73_sumout  & (!\Mult0~69_sumout  $ (\Mult2~21 )))) ) ) 
// )

	.dataa(!\Mult0~69_sumout ),
	.datab(!\Mult2~22 ),
	.datac(!\Mult0~73_sumout ),
	.datad(!\Mult2~21 ),
	.datae(!\Mult2~20 ),
	.dataf(!\Mult0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~11 .extended_lut = "off";
defparam \LessThan2~11 .lut_mask = 64'h8040080420100201;
defparam \LessThan2~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N18
cyclonev_lcell_comb \LessThan2~7 (
// Equation(s):
// \LessThan2~7_combout  = ( \Mult0~53_sumout  & ( \Mult0~57_sumout  & ( (\Mult2~14  & (\Mult2~15  & (!\Mult2~13  $ (\Mult0~61_sumout )))) ) ) ) # ( !\Mult0~53_sumout  & ( \Mult0~57_sumout  & ( (\Mult2~14  & (!\Mult2~15  & (!\Mult2~13  $ (\Mult0~61_sumout 
// )))) ) ) ) # ( \Mult0~53_sumout  & ( !\Mult0~57_sumout  & ( (!\Mult2~14  & (\Mult2~15  & (!\Mult2~13  $ (\Mult0~61_sumout )))) ) ) ) # ( !\Mult0~53_sumout  & ( !\Mult0~57_sumout  & ( (!\Mult2~14  & (!\Mult2~15  & (!\Mult2~13  $ (\Mult0~61_sumout )))) ) ) 
// )

	.dataa(!\Mult2~13 ),
	.datab(!\Mult0~61_sumout ),
	.datac(!\Mult2~14 ),
	.datad(!\Mult2~15 ),
	.datae(!\Mult0~53_sumout ),
	.dataf(!\Mult0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~7 .extended_lut = "off";
defparam \LessThan2~7 .lut_mask = 64'h9000009009000009;
defparam \LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N6
cyclonev_lcell_comb \LessThan2~4 (
// Equation(s):
// \LessThan2~4_combout  = ( \Mult2~10  & ( \Mult0~41_sumout  & ( (\Mult0~33_sumout  & ((!\Mult0~37_sumout  & (!\Mult2~8_resulta  & !\Mult2~9 )) # (\Mult0~37_sumout  & ((!\Mult2~8_resulta ) # (!\Mult2~9 ))))) ) ) ) # ( !\Mult2~10  & ( \Mult0~41_sumout  & ( 
// ((!\Mult0~37_sumout  & (!\Mult2~8_resulta  & !\Mult2~9 )) # (\Mult0~37_sumout  & ((!\Mult2~8_resulta ) # (!\Mult2~9 )))) # (\Mult0~33_sumout ) ) ) ) # ( \Mult2~10  & ( !\Mult0~41_sumout  & ( (\Mult0~37_sumout  & (!\Mult2~9  & \Mult0~33_sumout )) ) ) ) # ( 
// !\Mult2~10  & ( !\Mult0~41_sumout  & ( ((\Mult0~37_sumout  & !\Mult2~9 )) # (\Mult0~33_sumout ) ) ) )

	.dataa(!\Mult0~37_sumout ),
	.datab(!\Mult2~8_resulta ),
	.datac(!\Mult2~9 ),
	.datad(!\Mult0~33_sumout ),
	.datae(!\Mult2~10 ),
	.dataf(!\Mult0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~4 .extended_lut = "off";
defparam \LessThan2~4 .lut_mask = 64'h50FF0050D4FF00D4;
defparam \LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N48
cyclonev_lcell_comb \LessThan2~8 (
// Equation(s):
// \LessThan2~8_combout  = ( \Mult0~53_sumout  & ( \Mult0~57_sumout  & ( (!\Mult2~14 ) # ((!\Mult2~15 ) # ((!\Mult2~13  & \Mult0~61_sumout ))) ) ) ) # ( !\Mult0~53_sumout  & ( \Mult0~57_sumout  & ( (!\Mult2~15  & ((!\Mult2~14 ) # ((!\Mult2~13  & 
// \Mult0~61_sumout )))) ) ) ) # ( \Mult0~53_sumout  & ( !\Mult0~57_sumout  & ( (!\Mult2~15 ) # ((!\Mult2~13  & (\Mult0~61_sumout  & !\Mult2~14 ))) ) ) ) # ( !\Mult0~53_sumout  & ( !\Mult0~57_sumout  & ( (!\Mult2~13  & (\Mult0~61_sumout  & (!\Mult2~14  & 
// !\Mult2~15 ))) ) ) )

	.dataa(!\Mult2~13 ),
	.datab(!\Mult0~61_sumout ),
	.datac(!\Mult2~14 ),
	.datad(!\Mult2~15 ),
	.datae(!\Mult0~53_sumout ),
	.dataf(!\Mult0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~8 .extended_lut = "off";
defparam \LessThan2~8 .lut_mask = 64'h2000FF20F200FFF2;
defparam \LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N3
cyclonev_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_combout  = ( \Mult0~45_sumout  & ( (\Mult2~12  & (!\Mult2~11  $ (\Mult0~49_sumout ))) ) ) # ( !\Mult0~45_sumout  & ( (!\Mult2~12  & (!\Mult2~11  $ (\Mult0~49_sumout ))) ) )

	.dataa(!\Mult2~12 ),
	.datab(gnd),
	.datac(!\Mult2~11 ),
	.datad(!\Mult0~49_sumout ),
	.datae(gnd),
	.dataf(!\Mult0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~5 .extended_lut = "off";
defparam \LessThan2~5 .lut_mask = 64'hA00AA00A50055005;
defparam \LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N12
cyclonev_lcell_comb \LessThan2~6 (
// Equation(s):
// \LessThan2~6_combout  = (!\Mult0~45_sumout  & (\Mult0~49_sumout  & (!\Mult2~12  & !\Mult2~11 ))) # (\Mult0~45_sumout  & ((!\Mult2~12 ) # ((\Mult0~49_sumout  & !\Mult2~11 ))))

	.dataa(!\Mult0~49_sumout ),
	.datab(!\Mult0~45_sumout ),
	.datac(!\Mult2~12 ),
	.datad(!\Mult2~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~6 .extended_lut = "off";
defparam \LessThan2~6 .lut_mask = 64'h7130713071307130;
defparam \LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N30
cyclonev_lcell_comb \LessThan2~9 (
// Equation(s):
// \LessThan2~9_combout  = ( \LessThan2~6_combout  & ( (!\LessThan2~7_combout  & !\LessThan2~8_combout ) ) ) # ( !\LessThan2~6_combout  & ( (!\LessThan2~8_combout  & ((!\LessThan2~7_combout ) # ((!\LessThan2~4_combout ) # (!\LessThan2~5_combout )))) ) )

	.dataa(!\LessThan2~7_combout ),
	.datab(!\LessThan2~4_combout ),
	.datac(!\LessThan2~8_combout ),
	.datad(!\LessThan2~5_combout ),
	.datae(gnd),
	.dataf(!\LessThan2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~9 .extended_lut = "off";
defparam \LessThan2~9 .lut_mask = 64'hF0E0F0E0A0A0A0A0;
defparam \LessThan2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N30
cyclonev_lcell_comb \LessThan2~12 (
// Equation(s):
// \LessThan2~12_combout  = ( \LessThan2~9_combout  & ( \Mult0~17_sumout  & ( (\LessThan2~11_combout  & (((\LessThan2~3_combout  & !\Mult2~16 )) # (\LessThan2~10_combout ))) ) ) ) # ( !\LessThan2~9_combout  & ( \Mult0~17_sumout  & ( (\LessThan2~11_combout  & 
// ((\LessThan2~10_combout ) # (\LessThan2~3_combout ))) ) ) ) # ( \LessThan2~9_combout  & ( !\Mult0~17_sumout  & ( (\LessThan2~10_combout  & \LessThan2~11_combout ) ) ) ) # ( !\LessThan2~9_combout  & ( !\Mult0~17_sumout  & ( (\LessThan2~11_combout  & 
// (((\LessThan2~3_combout  & !\Mult2~16 )) # (\LessThan2~10_combout ))) ) ) )

	.dataa(!\LessThan2~3_combout ),
	.datab(!\LessThan2~10_combout ),
	.datac(!\LessThan2~11_combout ),
	.datad(!\Mult2~16 ),
	.datae(!\LessThan2~9_combout ),
	.dataf(!\Mult0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~12 .extended_lut = "off";
defparam \LessThan2~12 .lut_mask = 64'h0703030307070703;
defparam \LessThan2~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N6
cyclonev_lcell_comb \LessThan2~18 (
// Equation(s):
// \LessThan2~18_combout  = ( \LessThan2~13_combout  & ( \LessThan2~12_combout  & ( (\LessThan2~17_combout  & (((\LessThan2~2_combout ) # (\LessThan2~15_combout )) # (\LessThan2~16_combout ))) ) ) ) # ( !\LessThan2~13_combout  & ( \LessThan2~12_combout  & ( 
// (\LessThan2~17_combout  & (((\LessThan2~2_combout ) # (\LessThan2~15_combout )) # (\LessThan2~16_combout ))) ) ) ) # ( \LessThan2~13_combout  & ( !\LessThan2~12_combout  & ( (\LessThan2~17_combout  & (((\LessThan2~2_combout ) # (\LessThan2~15_combout )) # 
// (\LessThan2~16_combout ))) ) ) ) # ( !\LessThan2~13_combout  & ( !\LessThan2~12_combout  & ( (\LessThan2~17_combout  & ((\LessThan2~2_combout ) # (\LessThan2~16_combout ))) ) ) )

	.dataa(!\LessThan2~16_combout ),
	.datab(!\LessThan2~17_combout ),
	.datac(!\LessThan2~15_combout ),
	.datad(!\LessThan2~2_combout ),
	.datae(!\LessThan2~13_combout ),
	.dataf(!\LessThan2~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~18 .extended_lut = "off";
defparam \LessThan2~18 .lut_mask = 64'h1133133313331333;
defparam \LessThan2~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N30
cyclonev_lcell_comb \LessThan2~28 (
// Equation(s):
// \LessThan2~28_combout  = ( \LessThan2~26_combout  & ( \LessThan2~18_combout  & ( (!\LessThan2~22_combout  & (!\LessThan2~27_combout  & \LessThan2~25_combout )) ) ) ) # ( !\LessThan2~26_combout  & ( \LessThan2~18_combout  & ( !\LessThan2~27_combout  ) ) ) 
// # ( \LessThan2~26_combout  & ( !\LessThan2~18_combout  & ( (!\LessThan2~27_combout  & (\LessThan2~25_combout  & ((!\LessThan2~22_combout ) # (!\LessThan2~19_combout )))) ) ) ) # ( !\LessThan2~26_combout  & ( !\LessThan2~18_combout  & ( 
// !\LessThan2~27_combout  ) ) )

	.dataa(!\LessThan2~22_combout ),
	.datab(!\LessThan2~27_combout ),
	.datac(!\LessThan2~19_combout ),
	.datad(!\LessThan2~25_combout ),
	.datae(!\LessThan2~26_combout ),
	.dataf(!\LessThan2~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~28 .extended_lut = "off";
defparam \LessThan2~28 .lut_mask = 64'hCCCC00C8CCCC0088;
defparam \LessThan2~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N33
cyclonev_lcell_comb \Mult1~394 (
// Equation(s):
// \Mult1~394_sumout  = SUM(( !\Mult0~506  $ (!\Mult1~416  $ (\Mult1~41 )) ) + ( \Mult1~376  ) + ( \Mult1~375  ))
// \Mult1~395  = CARRY(( !\Mult0~506  $ (!\Mult1~416  $ (\Mult1~41 )) ) + ( \Mult1~376  ) + ( \Mult1~375  ))
// \Mult1~396  = SHARE((!\Mult0~506  & (\Mult1~416  & \Mult1~41 )) # (\Mult0~506  & ((\Mult1~41 ) # (\Mult1~416 ))))

	.dataa(!\Mult0~506 ),
	.datab(gnd),
	.datac(!\Mult1~416 ),
	.datad(!\Mult1~41 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~375 ),
	.sharein(\Mult1~376 ),
	.combout(),
	.sumout(\Mult1~394_sumout ),
	.cout(\Mult1~395 ),
	.shareout(\Mult1~396 ));
// synopsys translate_off
defparam \Mult1~394 .extended_lut = "off";
defparam \Mult1~394 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult1~394 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N27
cyclonev_lcell_comb \Mult0~125 (
// Equation(s):
// \Mult0~125_sumout  = SUM(( \Mult1~394_sumout  ) + ( \Mult0~147  ) + ( \Mult0~106  ))
// \Mult0~126  = CARRY(( \Mult1~394_sumout  ) + ( \Mult0~147  ) + ( \Mult0~106  ))

	.dataa(gnd),
	.datab(!\Mult1~394_sumout ),
	.datac(!\Mult0~147 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~125_sumout ),
	.cout(\Mult0~126 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~125 .extended_lut = "off";
defparam \Mult0~125 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N36
cyclonev_lcell_comb \Mult1~390 (
// Equation(s):
// \Mult1~390_sumout  = SUM(( !\Mult0~507  $ (!\Mult1~42  $ (\Mult1~417 )) ) + ( \Mult1~396  ) + ( \Mult1~395  ))
// \Mult1~391  = CARRY(( !\Mult0~507  $ (!\Mult1~42  $ (\Mult1~417 )) ) + ( \Mult1~396  ) + ( \Mult1~395  ))
// \Mult1~392  = SHARE((!\Mult0~507  & (\Mult1~42  & \Mult1~417 )) # (\Mult0~507  & ((\Mult1~417 ) # (\Mult1~42 ))))

	.dataa(!\Mult0~507 ),
	.datab(gnd),
	.datac(!\Mult1~42 ),
	.datad(!\Mult1~417 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~395 ),
	.sharein(\Mult1~396 ),
	.combout(),
	.sumout(\Mult1~390_sumout ),
	.cout(\Mult1~391 ),
	.shareout(\Mult1~392 ));
// synopsys translate_off
defparam \Mult1~390 .extended_lut = "off";
defparam \Mult1~390 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult1~390 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \Mult0~121 (
// Equation(s):
// \Mult0~121_sumout  = SUM(( \Mult1~390_sumout  ) + ( \Mult0~148  ) + ( \Mult0~126  ))
// \Mult0~122  = CARRY(( \Mult1~390_sumout  ) + ( \Mult0~148  ) + ( \Mult0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~148 ),
	.datad(!\Mult1~390_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~121_sumout ),
	.cout(\Mult0~122 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~121 .extended_lut = "off";
defparam \Mult0~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N39
cyclonev_lcell_comb \Mult1~386 (
// Equation(s):
// \Mult1~386_sumout  = SUM(( !\Mult0~508  $ (!\Mult1~43  $ (\Mult1~418 )) ) + ( \Mult1~392  ) + ( \Mult1~391  ))

	.dataa(gnd),
	.datab(!\Mult0~508 ),
	.datac(!\Mult1~43 ),
	.datad(!\Mult1~418 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult1~391 ),
	.sharein(\Mult1~392 ),
	.combout(),
	.sumout(\Mult1~386_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult1~386 .extended_lut = "off";
defparam \Mult1~386 .lut_mask = 64'h0000000000003CC3;
defparam \Mult1~386 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N33
cyclonev_lcell_comb \Mult0~117 (
// Equation(s):
// \Mult0~117_sumout  = SUM(( \Mult1~386_sumout  ) + ( \Mult0~149  ) + ( \Mult0~122  ))

	.dataa(gnd),
	.datab(!\Mult1~386_sumout ),
	.datac(!\Mult0~149 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0~117 .extended_lut = "off";
defparam \Mult0~117 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \LessThan2~30 (
// Equation(s):
// \LessThan2~30_combout  = ( \Mult2~38  & ( \Mult0~117_sumout  & ( (!\Mult2~39 ) # ((\Mult0~125_sumout  & (\Mult0~121_sumout  & !\Mult2~37 ))) ) ) ) # ( !\Mult2~38  & ( \Mult0~117_sumout  & ( ((!\Mult2~39 ) # ((\Mult0~125_sumout  & !\Mult2~37 ))) # 
// (\Mult0~121_sumout ) ) ) ) # ( \Mult2~38  & ( !\Mult0~117_sumout  & ( (\Mult0~125_sumout  & (\Mult0~121_sumout  & (!\Mult2~37  & !\Mult2~39 ))) ) ) ) # ( !\Mult2~38  & ( !\Mult0~117_sumout  & ( (!\Mult2~39  & (((\Mult0~125_sumout  & !\Mult2~37 )) # 
// (\Mult0~121_sumout ))) ) ) )

	.dataa(!\Mult0~125_sumout ),
	.datab(!\Mult0~121_sumout ),
	.datac(!\Mult2~37 ),
	.datad(!\Mult2~39 ),
	.datae(!\Mult2~38 ),
	.dataf(!\Mult0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~30 .extended_lut = "off";
defparam \LessThan2~30 .lut_mask = 64'h73001000FF73FF10;
defparam \LessThan2~30 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X30_Y12_N34
dffeas \vCount[1] (
	.clk(\vga_clk~q ),
	.d(gnd),
	.asdata(\Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~2_combout ),
	.sload(vcc),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(vCount[1]),
	.prn(vcc));
// synopsys translate_off
defparam \vCount[1] .is_wysiwyg = "true";
defparam \vCount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \Add5~25 (
// Equation(s):
// \Add5~25_sumout  = SUM(( vCount[1] ) + ( vCount[0] ) + ( !VCC ))
// \Add5~26  = CARRY(( vCount[1] ) + ( vCount[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!vCount[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!vCount[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~25_sumout ),
	.cout(\Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \Add5~25 .extended_lut = "off";
defparam \Add5~25 .lut_mask = 64'h0000FF0000003333;
defparam \Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N3
cyclonev_lcell_comb \Add5~29 (
// Equation(s):
// \Add5~29_sumout  = SUM(( vCount[2] ) + ( GND ) + ( \Add5~26  ))
// \Add5~30  = CARRY(( vCount[2] ) + ( GND ) + ( \Add5~26  ))

	.dataa(!vCount[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~29_sumout ),
	.cout(\Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \Add5~29 .extended_lut = "off";
defparam \Add5~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \Add5~33 (
// Equation(s):
// \Add5~33_sumout  = SUM(( vCount[3] ) + ( GND ) + ( \Add5~30  ))
// \Add5~34  = CARRY(( vCount[3] ) + ( GND ) + ( \Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!vCount[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~33_sumout ),
	.cout(\Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \Add5~33 .extended_lut = "off";
defparam \Add5~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N9
cyclonev_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_sumout  = SUM(( vCount[4] ) + ( GND ) + ( \Add5~34  ))
// \Add5~18  = CARRY(( vCount[4] ) + ( GND ) + ( \Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!vCount[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~17_sumout ),
	.cout(\Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \Add5~17 .extended_lut = "off";
defparam \Add5~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_sumout  = SUM(( vCount[5] ) + ( GND ) + ( \Add5~18  ))
// \Add5~22  = CARRY(( vCount[5] ) + ( GND ) + ( \Add5~18  ))

	.dataa(gnd),
	.datab(!vCount[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~21_sumout ),
	.cout(\Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \Add5~21 .extended_lut = "off";
defparam \Add5~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N15
cyclonev_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_sumout  = SUM(( vCount[6] ) + ( GND ) + ( \Add5~22  ))
// \Add5~14  = CARRY(( vCount[6] ) + ( GND ) + ( \Add5~22  ))

	.dataa(!vCount[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~13_sumout ),
	.cout(\Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \Add5~13 .extended_lut = "off";
defparam \Add5~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_sumout  = SUM(( vCount[7] ) + ( GND ) + ( \Add5~14  ))
// \Add5~6  = CARRY(( vCount[7] ) + ( GND ) + ( \Add5~14  ))

	.dataa(gnd),
	.datab(!vCount[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~5_sumout ),
	.cout(\Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \Add5~5 .extended_lut = "off";
defparam \Add5~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N21
cyclonev_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_sumout  = SUM(( vCount[8] ) + ( GND ) + ( \Add5~6  ))
// \Add5~10  = CARRY(( vCount[8] ) + ( GND ) + ( \Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!vCount[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~9_sumout ),
	.cout(\Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \Add5~9 .extended_lut = "off";
defparam \Add5~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_sumout  = SUM(( vCount[9] ) + ( GND ) + ( \Add5~10  ))
// \Add5~2  = CARRY(( vCount[9] ) + ( GND ) + ( \Add5~10  ))

	.dataa(gnd),
	.datab(!vCount[9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~1_sumout ),
	.cout(\Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N27
cyclonev_lcell_comb \Add5~37 (
// Equation(s):
// \Add5~37_sumout  = SUM(( GND ) + ( GND ) + ( \Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~37 .extended_lut = "off";
defparam \Add5~37 .lut_mask = 64'h0000FFFF00000000;
defparam \Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_11~29 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_11~29_sumout  = SUM(( \Add5~25_sumout  ) + ( VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|op_11~30  = CARRY(( \Add5~25_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_11~29_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_11~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_11~29 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_11~29 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|op_11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_11~33 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_11~33_sumout  = SUM(( \Add5~29_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_11~30  ))
// \Mod1|auto_generated|divider|divider|op_11~34  = CARRY(( \Add5~29_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_11~33_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_11~34 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_11~33 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_11~33 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|op_11~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_11~37 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_11~37_sumout  = SUM(( \Add5~33_sumout  ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_11~34  ))
// \Mod1|auto_generated|divider|divider|op_11~38  = CARRY(( \Add5~33_sumout  ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_11~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_11~37_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_11~38 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_11~37 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_11~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mod1|auto_generated|divider|divider|op_11~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_11~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_11~21_sumout  = SUM(( \Add5~17_sumout  ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_11~38  ))
// \Mod1|auto_generated|divider|divider|op_11~22  = CARRY(( \Add5~17_sumout  ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_11~38  ))

	.dataa(!\Add5~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_11~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_11~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_11~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_11~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Mod1|auto_generated|divider|divider|op_11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_11~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_11~25_sumout  = SUM(( \Add5~21_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_11~22  ))
// \Mod1|auto_generated|divider|divider|op_11~26  = CARRY(( \Add5~21_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_11~22  ))

	.dataa(gnd),
	.datab(!\Add5~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_11~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_11~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_11~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_11~25 .lut_mask = 64'h0000000000003333;
defparam \Mod1|auto_generated|divider|divider|op_11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_11~17_sumout  = SUM(( \Add5~13_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_11~26  ))
// \Mod1|auto_generated|divider|divider|op_11~18  = CARRY(( \Add5~13_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_11~26  ))

	.dataa(!\Add5~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_11~9_sumout  = SUM(( \Add5~5_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_11~18  ))
// \Mod1|auto_generated|divider|divider|op_11~10  = CARRY(( \Add5~5_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_11~18  ))

	.dataa(gnd),
	.datab(!\Add5~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h0000000000003333;
defparam \Mod1|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_11~13_sumout  = SUM(( \Add5~9_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_11~10  ))
// \Mod1|auto_generated|divider|divider|op_11~14  = CARRY(( \Add5~9_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_11~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_11~5_sumout  = SUM(( \Add5~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_11~14  ))
// \Mod1|auto_generated|divider|divider|op_11~6  = CARRY(( \Add5~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_11~14  ))

	.dataa(gnd),
	.datab(!\Add5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_11~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_11~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_11~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_11~5 .lut_mask = 64'h0000000000003333;
defparam \Mod1|auto_generated|divider|divider|op_11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_11~41 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_11~41_sumout  = SUM(( \Add5~37_sumout  ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_11~6  ))
// \Mod1|auto_generated|divider|divider|op_11~42  = CARRY(( \Add5~37_sumout  ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_11~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_11~41_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_11~42 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_11~41 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_11~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mod1|auto_generated|divider|divider|op_11~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_11~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[106]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[106]~6_combout  = (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & \Mod1|auto_generated|divider|divider|op_11~13_sumout )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_11~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[106]~6 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[106]~6 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[106]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[105]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[105]~1_combout  = (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & \Mod1|auto_generated|divider|divider|op_11~9_sumout )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_11~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[105]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[105]~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Mod1|auto_generated|divider|divider|StageOut[105]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[105]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[105]~2_combout  = ( \Mod1|auto_generated|divider|divider|op_11~1_sumout  & ( \Add5~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[105]~2 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[105]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[105]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[103]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[103]~12_combout  = (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & \Mod1|auto_generated|divider|divider|op_11~25_sumout )

	.dataa(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_11~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[103]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[103]~12 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[103]~12 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Mod1|auto_generated|divider|divider|StageOut[103]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[103]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[103]~13_combout  = (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & \Add5~21_sumout )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[103]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[103]~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[103]~13 .lut_mask = 64'h0303030303030303;
defparam \Mod1|auto_generated|divider|divider|StageOut[103]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[101]~19 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[101]~19_combout  = ( \Mod1|auto_generated|divider|divider|op_11~37_sumout  & ( !\Mod1|auto_generated|divider|divider|op_11~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_11~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[101]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[101]~19 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[101]~19 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod1|auto_generated|divider|divider|StageOut[101]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[101]~20 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[101]~20_combout  = (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & \Add5~33_sumout )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Add5~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[101]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[101]~20 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[101]~20 .lut_mask = 64'h0303030303030303;
defparam \Mod1|auto_generated|divider|divider|StageOut[101]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_3~29_sumout  = SUM(( !vCount[0] ) + ( VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|op_3~30  = CARRY(( !vCount[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!vCount[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h000000000000F0F0;
defparam \Mod1|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_3~33_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_11~29_sumout ))) # (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & (\Add5~25_sumout )) 
// ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_3~30  ))
// \Mod1|auto_generated|divider|divider|op_3~34  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_11~29_sumout ))) # (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & (\Add5~25_sumout )) ) + ( 
// VCC ) + ( \Mod1|auto_generated|divider|divider|op_3~30  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Add5~25_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_11~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h0000000000001B1B;
defparam \Mod1|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_3~37 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_3~37_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_11~33_sumout ))) # (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Add5~29_sumout )) ) + ( \Mod1|auto_generated|divider|divider|op_3~34  ))
// \Mod1|auto_generated|divider|divider|op_3~38  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_11~33_sumout ))) # (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Add5~29_sumout )) ) + ( \Mod1|auto_generated|divider|divider|op_3~34  ))

	.dataa(!\Add5~29_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_11~33_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_3~37_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_3~38 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_3~37 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_3~37 .lut_mask = 64'h0000FA0A00000000;
defparam \Mod1|auto_generated|divider|divider|op_3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_3~41 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_3~41_sumout  = SUM(( (\Mod1|auto_generated|divider|divider|StageOut[101]~20_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[101]~19_combout ) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_3~38  
// ))
// \Mod1|auto_generated|divider|divider|op_3~42  = CARRY(( (\Mod1|auto_generated|divider|divider|StageOut[101]~20_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[101]~19_combout ) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_3~38  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[101]~19_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[101]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_3~41_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_3~42 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_3~41 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_3~41 .lut_mask = 64'h0000FFFF00003F3F;
defparam \Mod1|auto_generated|divider|divider|op_3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_3~21_sumout  = SUM(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_11~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Add5~17_sumout )) ) + ( \Mod1|auto_generated|divider|divider|op_3~42  ))
// \Mod1|auto_generated|divider|divider|op_3~22  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_11~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Add5~17_sumout )) ) + ( \Mod1|auto_generated|divider|divider|op_3~42  ))

	.dataa(gnd),
	.datab(!\Add5~17_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_11~21_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_3~25_sumout  = SUM(( VCC ) + ( (\Mod1|auto_generated|divider|divider|StageOut[103]~13_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[103]~12_combout ) ) + ( \Mod1|auto_generated|divider|divider|op_3~22  
// ))
// \Mod1|auto_generated|divider|divider|op_3~26  = CARRY(( VCC ) + ( (\Mod1|auto_generated|divider|divider|StageOut[103]~13_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[103]~12_combout ) ) + ( \Mod1|auto_generated|divider|divider|op_3~22  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[103]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[103]~13_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000AA000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_3~17_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_11~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & (\Add5~13_sumout )) 
// ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_3~26  ))
// \Mod1|auto_generated|divider|divider|op_3~18  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_11~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & (\Add5~13_sumout )) ) + ( 
// VCC ) + ( \Mod1|auto_generated|divider|divider|op_3~26  ))

	.dataa(!\Add5~13_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_11~17_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h0000000000003535;
defparam \Mod1|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_3~9_sumout  = SUM(( VCC ) + ( (\Mod1|auto_generated|divider|divider|StageOut[105]~2_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[105]~1_combout ) ) + ( \Mod1|auto_generated|divider|divider|op_3~18  ))
// \Mod1|auto_generated|divider|divider|op_3~10  = CARRY(( VCC ) + ( (\Mod1|auto_generated|divider|divider|StageOut[105]~2_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[105]~1_combout ) ) + ( \Mod1|auto_generated|divider|divider|op_3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000F0000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_3~13_sumout  = SUM(( VCC ) + ( ((\Mod1|auto_generated|divider|divider|op_11~1_sumout  & \Add5~9_sumout )) # (\Mod1|auto_generated|divider|divider|StageOut[106]~6_combout ) ) + ( 
// \Mod1|auto_generated|divider|divider|op_3~10  ))
// \Mod1|auto_generated|divider|divider|op_3~14  = CARRY(( VCC ) + ( ((\Mod1|auto_generated|divider|divider|op_11~1_sumout  & \Add5~9_sumout )) # (\Mod1|auto_generated|divider|divider|StageOut[106]~6_combout ) ) + ( 
// \Mod1|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~9_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000F0A00000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_3~5_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_11~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Add5~1_sumout )) ) + ( \Mod1|auto_generated|divider|divider|op_3~14  ))
// \Mod1|auto_generated|divider|divider|op_3~6  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_11~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & (\Add5~1_sumout 
// )) ) + ( \Mod1|auto_generated|divider|divider|op_3~14  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_11~5_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h0000FA5000000000;
defparam \Mod1|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_3~46 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_3~46_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & (\Mod1|auto_generated|divider|divider|op_11~41_sumout )) # (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Add5~37_sumout ))) 
// ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_3~6  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_11~41_sumout ),
	.datab(!\Add5~37_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_3~46_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_3~46 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_3~46 .lut_mask = 64'h0000000000005353;
defparam \Mod1|auto_generated|divider|divider|op_3~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_3~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_3~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[107]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[107]~0_combout  = ( \Mod1|auto_generated|divider|divider|op_11~5_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout ) # (\Add5~1_sumout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_11~5_sumout  & ( (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & \Add5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[107]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[107]~0 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[107]~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Mod1|auto_generated|divider|divider|StageOut[107]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[106]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[106]~5_combout  = ( \Mod1|auto_generated|divider|divider|op_11~1_sumout  & ( \Add5~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[106]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[106]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[106]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[106]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[117]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[117]~3_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[105]~2_combout  & ( (\Mod1|auto_generated|divider|divider|op_3~9_sumout ) # (\Mod1|auto_generated|divider|divider|op_3~1_sumout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[105]~2_combout  & ( (!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_3~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[105]~1_combout )) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_3~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[117]~3 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[117]~3 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[117]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[119]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[119]~4_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[107]~0_combout  & ( \Mod1|auto_generated|divider|divider|op_3~1_sumout  ) ) # ( \Mod1|auto_generated|divider|divider|StageOut[107]~0_combout  & 
// ( !\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_3~5_sumout  ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[107]~0_combout  & ( !\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_3~5_sumout  ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_3~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[107]~0_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[119]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[119]~4 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[119]~4 .lut_mask = 64'h555555550000FFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[119]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[104]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[104]~7_combout  = ( \Mod1|auto_generated|divider|divider|op_11~17_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout ) # (\Add5~13_sumout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_11~17_sumout  & ( (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & \Add5~13_sumout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add5~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_11~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[104]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[104]~7 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[104]~7 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[104]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[116]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[116]~8_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[104]~7_combout  & ( \Mod1|auto_generated|divider|divider|op_3~17_sumout  ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[104]~7_combout  
// & ( \Mod1|auto_generated|divider|divider|op_3~17_sumout  & ( !\Mod1|auto_generated|divider|divider|op_3~1_sumout  ) ) ) # ( \Mod1|auto_generated|divider|divider|StageOut[104]~7_combout  & ( !\Mod1|auto_generated|divider|divider|op_3~17_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_3~1_sumout  ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[104]~7_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[116]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[116]~8 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[116]~8 .lut_mask = 64'h00005555AAAAFFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[116]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[106]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[106]~9_combout  = (\Mod1|auto_generated|divider|divider|StageOut[106]~6_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[106]~5_combout )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[106]~5_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[106]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[106]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[106]~9 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \Mod1|auto_generated|divider|divider|StageOut[106]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[115]~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[115]~14_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[103]~12_combout  & ( (\Mod1|auto_generated|divider|divider|op_3~25_sumout ) # (\Mod1|auto_generated|divider|divider|op_3~1_sumout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[103]~12_combout  & ( (!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & (\Mod1|auto_generated|divider|divider|op_3~25_sumout )) # (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[103]~13_combout ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[103]~13_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[103]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[115]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[115]~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[115]~14 .lut_mask = 64'h0A5F0A5F5F5F5F5F;
defparam \Mod1|auto_generated|divider|divider|StageOut[115]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[102]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[102]~10_combout  = ( \Mod1|auto_generated|divider|divider|op_11~1_sumout  & ( \Add5~17_sumout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_11~21_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_11~21_sumout ),
	.datab(gnd),
	.datac(!\Add5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[102]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[102]~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[102]~10 .lut_mask = 64'h555555550F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[102]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[114]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[114]~11_combout  = ( \Mod1|auto_generated|divider|divider|op_3~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[102]~10_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_3~21_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[102]~10_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_3~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[114]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[114]~11 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[114]~11 .lut_mask = 64'h0F0F0F0F33333333;
defparam \Mod1|auto_generated|divider|divider|StageOut[114]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[113]~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[113]~21_combout  = ( \Mod1|auto_generated|divider|divider|op_3~41_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_3~1_sumout ) # ((\Mod1|auto_generated|divider|divider|StageOut[101]~20_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[101]~19_combout )) ) ) # ( !\Mod1|auto_generated|divider|divider|op_3~41_sumout  & ( (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ((\Mod1|auto_generated|divider|divider|StageOut[101]~20_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[101]~19_combout ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[101]~19_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[101]~20_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[113]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[113]~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[113]~21 .lut_mask = 64'h05550555AFFFAFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[113]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[112]~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[112]~22_combout  = ( \Mod1|auto_generated|divider|divider|op_3~37_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_3~1_sumout ) # ((!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|op_11~33_sumout )) # (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Add5~29_sumout )))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_3~37_sumout  & ( (\Mod1|auto_generated|divider|divider|op_3~1_sumout 
//  & ((!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & (\Mod1|auto_generated|divider|divider|op_11~33_sumout )) # (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Add5~29_sumout ))))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_11~33_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\Add5~29_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[112]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[112]~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[112]~22 .lut_mask = 64'h10151015BABFBABF;
defparam \Mod1|auto_generated|divider|divider|StageOut[112]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[111]~15 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[111]~15_combout  = ( \Mod1|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_11~29_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & (\Add5~25_sumout )) ) ) # ( !\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_3~33_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Add5~25_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_11~29_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_3~33_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[111]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[111]~15 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[111]~15 .lut_mask = 64'h00FF00FF1B1B1B1B;
defparam \Mod1|auto_generated|divider|divider|StageOut[111]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[110]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[110]~17_combout  = ( \Mod1|auto_generated|divider|divider|op_3~29_sumout  & ( (!vCount[0]) # (!\Mod1|auto_generated|divider|divider|op_3~1_sumout ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_3~29_sumout  
// & ( (!vCount[0] & \Mod1|auto_generated|divider|divider|op_3~1_sumout ) ) )

	.dataa(gnd),
	.datab(!vCount[0]),
	.datac(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[110]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[110]~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[110]~17 .lut_mask = 64'h0C0C0C0CFCFCFCFC;
defparam \Mod1|auto_generated|divider|divider|StageOut[110]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[112]~16 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[112]~16_combout  = ( \Mod1|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_11~1_sumout  & (\Mod1|auto_generated|divider|divider|op_11~33_sumout )) # 
// (\Mod1|auto_generated|divider|divider|op_11~1_sumout  & ((\Add5~29_sumout ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_11~33_sumout ),
	.datac(!\Add5~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[112]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[112]~16 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[112]~16 .lut_mask = 64'h0000000027272727;
defparam \Mod1|auto_generated|divider|divider|StageOut[112]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N0
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( hCount[1] ) + ( hCount[0] ) + ( !VCC ))
// \Add4~2  = CARRY(( hCount[1] ) + ( hCount[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!hCount[1]),
	.datac(!hCount[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000F0F000003333;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N3
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( GND ) + ( hCount[2] ) + ( \Add4~2  ))
// \Add4~6  = CARRY(( GND ) + ( hCount[2] ) + ( \Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!hCount[2]),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000FF0000000000;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N6
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( hCount[3] ) + ( GND ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( hCount[3] ) + ( GND ) + ( \Add4~6  ))

	.dataa(gnd),
	.datab(!hCount[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N9
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( hCount[4] ) + ( GND ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( hCount[4] ) + ( GND ) + ( \Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!hCount[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N12
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( hCount[5] ) + ( GND ) + ( \Add4~14  ))
// \Add4~18  = CARRY(( hCount[5] ) + ( GND ) + ( \Add4~14  ))

	.dataa(gnd),
	.datab(!hCount[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N15
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( hCount[6] ) + ( GND ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( hCount[6] ) + ( GND ) + ( \Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!hCount[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N18
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( hCount[7] ) + ( GND ) + ( \Add4~22  ))
// \Add4~26  = CARRY(( hCount[7] ) + ( GND ) + ( \Add4~22  ))

	.dataa(gnd),
	.datab(!hCount[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N21
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( hCount[8] ) + ( GND ) + ( \Add4~26  ))
// \Add4~30  = CARRY(( hCount[8] ) + ( GND ) + ( \Add4~26  ))

	.dataa(!hCount[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N24
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( hCount[9] ) + ( GND ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( hCount[9] ) + ( GND ) + ( \Add4~30  ))

	.dataa(gnd),
	.datab(!hCount[9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N27
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( GND ) + ( GND ) + ( \Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000FFFF00000000;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout  = SUM(( \Add4~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~6  = CARRY(( \Add4~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\Add4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~6 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout  = SUM(( !\Add4~5_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~10  = CARRY(( !\Add4~5_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~11  = SHARE(\Add4~5_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add4~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~6 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~10 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout  = SUM(( !\Add4~9_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~14  = CARRY(( !\Add4~9_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~15  = SHARE(\Add4~9_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add4~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~10 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~11 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~14 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout  = SUM(( !\Add4~13_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~18  = CARRY(( !\Add4~13_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~19  = SHARE(\Add4~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add4~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~14 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~15 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~18 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout  = SUM(( !\Add4~17_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~22  = CARRY(( !\Add4~17_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~23  = SHARE(\Add4~17_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add4~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~18 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~19 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~22 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~23 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25_sumout  = SUM(( \Add4~21_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~23  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~22  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~26  = CARRY(( \Add4~21_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~23  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~22  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~27  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add4~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~22 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~23 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~26 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~27 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout  = SUM(( !\Add4~25_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~27  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~26  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~34  = CARRY(( !\Add4~25_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~27  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~26  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~35  = SHARE(\Add4~25_sumout )

	.dataa(gnd),
	.datab(!\Add4~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~26 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~27 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~34 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~35 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33 .lut_mask = 64'h000033330000CCCC;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~37 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~37_sumout  = SUM(( !\Add4~29_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~35  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~34  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~38  = CARRY(( !\Add4~29_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~35  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~34  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~39  = SHARE(\Add4~29_sumout )

	.dataa(!\Add4~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~34 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~35 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~37_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~38 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~39 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~37 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~37 .lut_mask = 64'h000055550000AAAA;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout  = SUM(( \Add4~33_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~39  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~38  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~42  = CARRY(( \Add4~33_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~39  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~38  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~43  = SHARE(GND)

	.dataa(gnd),
	.datab(!\Add4~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~38 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~39 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .lut_mask = 64'h0000000000003333;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~29_sumout  = SUM(( \Add4~37_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~43  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~42  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~30  = CARRY(( \Add4~37_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~43  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~42  ))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~31  = SHARE(GND)

	.dataa(!\Add4~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~30 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~29 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  = SUM(( VCC ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~31  ) + ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~30 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~31 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[108]~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[108]~18_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~29_sumout )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[108]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[108]~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[108]~18 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[108]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[108]~19 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[108]~19_combout  = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Add4~37_sumout )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add4~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[108]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[108]~19 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[108]~19 .lut_mask = 64'h0055005500550055;
defparam \Mod0|auto_generated|divider|divider|StageOut[108]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[106]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[106]~14_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~37_sumout )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[106]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[106]~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[106]~14 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[106]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[106]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[106]~15_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Add4~29_sumout  ) )

	.dataa(!\Add4~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[106]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[106]~15 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[106]~15 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[106]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[104]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[104]~11_combout  = ( \Add4~21_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[104]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[104]~11 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[104]~11 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[104]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[104]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[104]~10_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[104]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[104]~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[104]~10 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod0|auto_generated|divider|divider|StageOut[104]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[102]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[102]~7_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Add4~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add4~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[102]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[102]~7 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[102]~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[102]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[102]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[102]~6_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[102]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[102]~6 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[102]~6 .lut_mask = 64'h0000FFFF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[102]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[100]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[100]~3_combout  = ( \Add4~5_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[100]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[100]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[100]~3 .lut_mask = 64'h0000000033333333;
defparam \Mod0|auto_generated|divider|divider|StageOut[100]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[100]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[100]~2_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[100]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[100]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[100]~2 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[100]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_3~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~38 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~38 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_3~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~5_sumout  = SUM(( !hCount[0] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_3~38_cout  ))
// \Mod0|auto_generated|divider|divider|op_3~6  = CARRY(( !hCount[0] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_3~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!hCount[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h000000000000F0F0;
defparam \Mod0|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~9_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~1_sumout )) ) + ( \Mod0|auto_generated|divider|divider|op_3~6  ))
// \Mod0|auto_generated|divider|divider|op_3~10  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~1_sumout )) ) + ( \Mod0|auto_generated|divider|divider|op_3~6  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\Add4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000FC300000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (\Mod0|auto_generated|divider|divider|StageOut[100]~2_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[100]~3_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_3~10  ))
// \Mod0|auto_generated|divider|divider|op_3~14  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[100]~2_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[100]~3_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[100]~3_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[100]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000000000005F5F;
defparam \Mod0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~17_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~9_sumout )) ) + ( \Mod0|auto_generated|divider|divider|op_3~14  ))
// \Mod0|auto_generated|divider|divider|op_3~18  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~9_sumout )) ) + ( \Mod0|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(!\Add4~9_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~21_sumout  = SUM(( (\Mod0|auto_generated|divider|divider|StageOut[102]~6_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[102]~7_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_3~18  ))
// \Mod0|auto_generated|divider|divider|op_3~22  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[102]~6_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[102]~7_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[102]~7_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[102]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h0000000000005F5F;
defparam \Mod0|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~25_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~17_sumout )) ) + ( \Mod0|auto_generated|divider|divider|op_3~22  ))
// \Mod0|auto_generated|divider|divider|op_3~26  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~17_sumout )) ) + ( \Mod0|auto_generated|divider|divider|op_3~22  ))

	.dataa(!\Add4~17_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000FA0A00000000;
defparam \Mod0|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~29_sumout  = SUM(( (\Mod0|auto_generated|divider|divider|StageOut[104]~10_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[104]~11_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_3~26  
// ))
// \Mod0|auto_generated|divider|divider|op_3~30  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[104]~10_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[104]~11_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_3~26  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[104]~11_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[104]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h0000000000003F3F;
defparam \Mod0|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~41 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~41_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~25_sumout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_3~30  ))
// \Mod0|auto_generated|divider|divider|op_3~42  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~25_sumout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_3~30  ))

	.dataa(!\Add4~25_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~41_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_3~42 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~41 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~41 .lut_mask = 64'h0000000000003535;
defparam \Mod0|auto_generated|divider|divider|op_3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~45 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~45_sumout  = SUM(( GND ) + ( (\Mod0|auto_generated|divider|divider|StageOut[106]~15_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[106]~14_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_3~42  
// ))
// \Mod0|auto_generated|divider|divider|op_3~46  = CARRY(( GND ) + ( (\Mod0|auto_generated|divider|divider|StageOut[106]~15_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[106]~14_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[106]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[106]~15_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~45_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_3~46 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~45 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~45 .lut_mask = 64'h0000F00000000000;
defparam \Mod0|auto_generated|divider|divider|op_3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~49 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~49_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~33_sumout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_3~46  ))
// \Mod0|auto_generated|divider|divider|op_3~50  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~33_sumout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_3~46  ))

	.dataa(!\Add4~33_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~49_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_3~50 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~49 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~49 .lut_mask = 64'h0000FFFF00003535;
defparam \Mod0|auto_generated|divider|divider|op_3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~34 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~34_cout  = CARRY(( VCC ) + ( (\Mod0|auto_generated|divider|divider|StageOut[108]~19_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[108]~18_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_3~50  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[108]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[108]~19_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_3~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~34 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~34 .lut_mask = 64'h0000F0000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_3~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_3~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[119]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[119]~17_combout  = ( \Mod0|auto_generated|divider|divider|op_3~49_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_3~1_sumout ) # ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  
// & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ))) # (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~33_sumout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_3~49_sumout  & ( 
// (\Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~33_sumout )))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\Add4~33_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_3~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[119]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[119]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[119]~17 .lut_mask = 64'h01450145ABEFABEF;
defparam \Mod0|auto_generated|divider|divider|StageOut[119]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[112]~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[112]~18_combout  = ( \Mod1|auto_generated|divider|divider|op_3~37_sumout  & ( !\Mod1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[112]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[112]~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[112]~18 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Mod1|auto_generated|divider|divider|StageOut[112]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[118]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[118]~16_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[106]~14_combout  & ( (\Mod0|auto_generated|divider|divider|op_3~45_sumout ) # (\Mod0|auto_generated|divider|divider|op_3~1_sumout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[106]~14_combout  & ( (!\Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\Mod0|auto_generated|divider|divider|op_3~45_sumout )) # (\Mod0|auto_generated|divider|divider|op_3~1_sumout  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[106]~15_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_3~45_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[106]~15_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[106]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[118]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[118]~16 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[118]~16 .lut_mask = 64'h0A5F0A5F5F5F5F5F;
defparam \Mod0|auto_generated|divider|divider|StageOut[118]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[117]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[117]~13_combout  = ( \Mod0|auto_generated|divider|divider|op_3~41_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_3~1_sumout ) # ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  
// & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout ))) # (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~25_sumout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_3~41_sumout  & ( 
// (\Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~25_sumout )))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\Add4~25_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~33_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[117]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[117]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[117]~13 .lut_mask = 64'h01450145ABEFABEF;
defparam \Mod0|auto_generated|divider|divider|StageOut[117]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \Add7~25 (
// Equation(s):
// \Add7~25_sumout  = SUM(( !\Mod0|auto_generated|divider|divider|StageOut[117]~13_combout  $ (((!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & (vCount[0])))) ) + ( !VCC ) + ( !VCC ))
// \Add7~26  = CARRY(( !\Mod0|auto_generated|divider|divider|StageOut[117]~13_combout  $ (((!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & (vCount[0])))) ) + ( !VCC ) + ( !VCC ))
// \Add7~27  = SHARE((\Mod0|auto_generated|divider|divider|StageOut[117]~13_combout  & ((!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_3~29_sumout ))) # (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & 
// (!vCount[0])))))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[117]~13_combout ),
	.datab(!vCount[0]),
	.datac(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~25_sumout ),
	.cout(\Add7~26 ),
	.shareout(\Add7~27 ));
// synopsys translate_off
defparam \Add7~25 .extended_lut = "off";
defparam \Add7~25 .lut_mask = 64'h00000454000059A9;
defparam \Add7~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N3
cyclonev_lcell_comb \Add7~29 (
// Equation(s):
// \Add7~29_sumout  = SUM(( !\Mod1|auto_generated|divider|divider|StageOut[111]~15_combout  $ (!\Mod0|auto_generated|divider|divider|StageOut[118]~16_combout ) ) + ( \Add7~27  ) + ( \Add7~26  ))
// \Add7~30  = CARRY(( !\Mod1|auto_generated|divider|divider|StageOut[111]~15_combout  $ (!\Mod0|auto_generated|divider|divider|StageOut[118]~16_combout ) ) + ( \Add7~27  ) + ( \Add7~26  ))
// \Add7~31  = SHARE((\Mod1|auto_generated|divider|divider|StageOut[111]~15_combout  & \Mod0|auto_generated|divider|divider|StageOut[118]~16_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[111]~15_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[118]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~26 ),
	.sharein(\Add7~27 ),
	.combout(),
	.sumout(\Add7~29_sumout ),
	.cout(\Add7~30 ),
	.shareout(\Add7~31 ));
// synopsys translate_off
defparam \Add7~29 .extended_lut = "off";
defparam \Add7~29 .lut_mask = 64'h0000000F00000FF0;
defparam \Add7~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \Add7~33 (
// Equation(s):
// \Add7~33_sumout  = SUM(( !\Mod1|auto_generated|divider|divider|StageOut[110]~17_combout  $ (!\Mod0|auto_generated|divider|divider|StageOut[119]~17_combout  $ (((\Mod1|auto_generated|divider|divider|StageOut[112]~18_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[112]~16_combout )))) ) + ( \Add7~31  ) + ( \Add7~30  ))
// \Add7~34  = CARRY(( !\Mod1|auto_generated|divider|divider|StageOut[110]~17_combout  $ (!\Mod0|auto_generated|divider|divider|StageOut[119]~17_combout  $ (((\Mod1|auto_generated|divider|divider|StageOut[112]~18_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[112]~16_combout )))) ) + ( \Add7~31  ) + ( \Add7~30  ))
// \Add7~35  = SHARE((!\Mod1|auto_generated|divider|divider|StageOut[110]~17_combout  & (\Mod0|auto_generated|divider|divider|StageOut[119]~17_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[112]~18_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[112]~16_combout )))) # (\Mod1|auto_generated|divider|divider|StageOut[110]~17_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[112]~18_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[119]~17_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[112]~16_combout ))))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[110]~17_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[112]~16_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[119]~17_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[112]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~30 ),
	.sharein(\Add7~31 ),
	.combout(),
	.sumout(\Add7~33_sumout ),
	.cout(\Add7~34 ),
	.shareout(\Add7~35 ));
// synopsys translate_off
defparam \Add7~33 .extended_lut = "off";
defparam \Add7~33 .lut_mask = 64'h0000175F000069A5;
defparam \Add7~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N9
cyclonev_lcell_comb \Add7~37 (
// Equation(s):
// \Add7~37_sumout  = SUM(( !\Mod1|auto_generated|divider|divider|StageOut[111]~15_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[113]~21_combout ) ) + ( \Add7~35  ) + ( \Add7~34  ))
// \Add7~38  = CARRY(( !\Mod1|auto_generated|divider|divider|StageOut[111]~15_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[113]~21_combout ) ) + ( \Add7~35  ) + ( \Add7~34  ))
// \Add7~39  = SHARE((\Mod1|auto_generated|divider|divider|StageOut[111]~15_combout  & \Mod1|auto_generated|divider|divider|StageOut[113]~21_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[111]~15_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[113]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~34 ),
	.sharein(\Add7~35 ),
	.combout(),
	.sumout(\Add7~37_sumout ),
	.cout(\Add7~38 ),
	.shareout(\Add7~39 ));
// synopsys translate_off
defparam \Add7~37 .extended_lut = "off";
defparam \Add7~37 .lut_mask = 64'h0000000F00000FF0;
defparam \Add7~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \Add7~41 (
// Equation(s):
// \Add7~41_sumout  = SUM(( !\Mod1|auto_generated|divider|divider|StageOut[112]~22_combout  $ (((!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_3~21_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & (!\Mod1|auto_generated|divider|divider|StageOut[102]~10_combout )))) ) + ( \Add7~39  ) + ( \Add7~38  ))
// \Add7~42  = CARRY(( !\Mod1|auto_generated|divider|divider|StageOut[112]~22_combout  $ (((!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_3~21_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & (!\Mod1|auto_generated|divider|divider|StageOut[102]~10_combout )))) ) + ( \Add7~39  ) + ( \Add7~38  ))
// \Add7~43  = SHARE((\Mod1|auto_generated|divider|divider|StageOut[112]~22_combout  & ((!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_3~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[102]~10_combout )))))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[112]~22_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[102]~10_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~38 ),
	.sharein(\Add7~39 ),
	.combout(),
	.sumout(\Add7~41_sumout ),
	.cout(\Add7~42 ),
	.shareout(\Add7~43 ));
// synopsys translate_off
defparam \Add7~41 .extended_lut = "off";
defparam \Add7~41 .lut_mask = 64'h00000151000056A6;
defparam \Add7~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \Add7~45 (
// Equation(s):
// \Add7~45_sumout  = SUM(( !\Mod1|auto_generated|divider|divider|StageOut[113]~21_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[115]~14_combout ) ) + ( \Add7~43  ) + ( \Add7~42  ))
// \Add7~46  = CARRY(( !\Mod1|auto_generated|divider|divider|StageOut[113]~21_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[115]~14_combout ) ) + ( \Add7~43  ) + ( \Add7~42  ))
// \Add7~47  = SHARE((\Mod1|auto_generated|divider|divider|StageOut[113]~21_combout  & \Mod1|auto_generated|divider|divider|StageOut[115]~14_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[113]~21_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[115]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~42 ),
	.sharein(\Add7~43 ),
	.combout(),
	.sumout(\Add7~45_sumout ),
	.cout(\Add7~46 ),
	.shareout(\Add7~47 ));
// synopsys translate_off
defparam \Add7~45 .extended_lut = "off";
defparam \Add7~45 .lut_mask = 64'h0000000F00000FF0;
defparam \Add7~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \Add7~17 (
// Equation(s):
// \Add7~17_sumout  = SUM(( !\Mod1|auto_generated|divider|divider|StageOut[114]~11_combout  $ (((!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & (!\Mod1|auto_generated|divider|divider|op_3~17_sumout )) # 
// (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ((!\Mod1|auto_generated|divider|divider|StageOut[104]~7_combout ))))) ) + ( \Add7~47  ) + ( \Add7~46  ))
// \Add7~18  = CARRY(( !\Mod1|auto_generated|divider|divider|StageOut[114]~11_combout  $ (((!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & (!\Mod1|auto_generated|divider|divider|op_3~17_sumout )) # (\Mod1|auto_generated|divider|divider|op_3~1_sumout  
// & ((!\Mod1|auto_generated|divider|divider|StageOut[104]~7_combout ))))) ) + ( \Add7~47  ) + ( \Add7~46  ))
// \Add7~19  = SHARE((\Mod1|auto_generated|divider|divider|StageOut[114]~11_combout  & ((!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & (\Mod1|auto_generated|divider|divider|op_3~17_sumout )) # (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[104]~7_combout ))))))

	.dataa(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_3~17_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[114]~11_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[104]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~46 ),
	.sharein(\Add7~47 ),
	.combout(),
	.sumout(\Add7~17_sumout ),
	.cout(\Add7~18 ),
	.shareout(\Add7~19 ));
// synopsys translate_off
defparam \Add7~17 .extended_lut = "off";
defparam \Add7~17 .lut_mask = 64'h0000020700002D78;
defparam \Add7~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N21
cyclonev_lcell_comb \Add7~21 (
// Equation(s):
// \Add7~21_sumout  = SUM(( !\Mod1|auto_generated|divider|divider|StageOut[117]~3_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[115]~14_combout ) ) + ( \Add7~19  ) + ( \Add7~18  ))
// \Add7~22  = CARRY(( !\Mod1|auto_generated|divider|divider|StageOut[117]~3_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[115]~14_combout ) ) + ( \Add7~19  ) + ( \Add7~18  ))
// \Add7~23  = SHARE((\Mod1|auto_generated|divider|divider|StageOut[117]~3_combout  & \Mod1|auto_generated|divider|divider|StageOut[115]~14_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[115]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~18 ),
	.sharein(\Add7~19 ),
	.combout(),
	.sumout(\Add7~21_sumout ),
	.cout(\Add7~22 ),
	.shareout(\Add7~23 ));
// synopsys translate_off
defparam \Add7~21 .extended_lut = "off";
defparam \Add7~21 .lut_mask = 64'h0000000F00000FF0;
defparam \Add7~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \Add7~13 (
// Equation(s):
// \Add7~13_sumout  = SUM(( !\Mod1|auto_generated|divider|divider|StageOut[116]~8_combout  $ (((!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & (!\Mod1|auto_generated|divider|divider|StageOut[106]~9_combout )))) ) + ( \Add7~23  ) + ( \Add7~22  ))
// \Add7~14  = CARRY(( !\Mod1|auto_generated|divider|divider|StageOut[116]~8_combout  $ (((!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_3~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_3~1_sumout 
//  & (!\Mod1|auto_generated|divider|divider|StageOut[106]~9_combout )))) ) + ( \Add7~23  ) + ( \Add7~22  ))
// \Add7~15  = SHARE((\Mod1|auto_generated|divider|divider|StageOut[116]~8_combout  & ((!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_3~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[106]~9_combout )))))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[116]~8_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[106]~9_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~22 ),
	.sharein(\Add7~23 ),
	.combout(),
	.sumout(\Add7~13_sumout ),
	.cout(\Add7~14 ),
	.shareout(\Add7~15 ));
// synopsys translate_off
defparam \Add7~13 .extended_lut = "off";
defparam \Add7~13 .lut_mask = 64'h00000151000056A6;
defparam \Add7~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N27
cyclonev_lcell_comb \Add7~5 (
// Equation(s):
// \Add7~5_sumout  = SUM(( !\Mod1|auto_generated|divider|divider|StageOut[117]~3_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[119]~4_combout ) ) + ( \Add7~15  ) + ( \Add7~14  ))
// \Add7~6  = CARRY(( !\Mod1|auto_generated|divider|divider|StageOut[117]~3_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[119]~4_combout ) ) + ( \Add7~15  ) + ( \Add7~14  ))
// \Add7~7  = SHARE((\Mod1|auto_generated|divider|divider|StageOut[117]~3_combout  & \Mod1|auto_generated|divider|divider|StageOut[119]~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[119]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~14 ),
	.sharein(\Add7~15 ),
	.combout(),
	.sumout(\Add7~5_sumout ),
	.cout(\Add7~6 ),
	.shareout(\Add7~7 ));
// synopsys translate_off
defparam \Add7~5 .extended_lut = "off";
defparam \Add7~5 .lut_mask = 64'h0000000F00000FF0;
defparam \Add7~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \Add7~9 (
// Equation(s):
// \Add7~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_3~13_sumout )))) # (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[106]~5_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[106]~6_combout ))) ) + ( \Add7~7  ) + ( \Add7~6  ))
// \Add7~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_3~13_sumout )))) # (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[106]~5_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[106]~6_combout ))) ) + ( \Add7~7  ) + ( \Add7~6  ))
// \Add7~11  = SHARE(GND)

	.dataa(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[106]~5_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~6 ),
	.sharein(\Add7~7 ),
	.combout(),
	.sumout(\Add7~9_sumout ),
	.cout(\Add7~10 ),
	.shareout(\Add7~11 ));
// synopsys translate_off
defparam \Add7~9 .extended_lut = "off";
defparam \Add7~9 .lut_mask = 64'h00000000000015BF;
defparam \Add7~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N33
cyclonev_lcell_comb \Add7~1 (
// Equation(s):
// \Add7~1_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_3~1_sumout  & (\Mod1|auto_generated|divider|divider|op_3~5_sumout )) # (\Mod1|auto_generated|divider|divider|op_3~1_sumout  & ((\Mod1|auto_generated|divider|divider|StageOut[107]~0_combout 
// ))) ) + ( \Add7~11  ) + ( \Add7~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_3~5_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[107]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~10 ),
	.sharein(\Add7~11 ),
	.combout(),
	.sumout(\Add7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add7~1 .extended_lut = "off";
defparam \Add7~1 .lut_mask = 64'h0000000000000A5F;
defparam \Add7~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|address_reg_a[5]~feeder (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|address_reg_a[5]~feeder_combout  = ( \Add7~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|address_reg_a[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[5]~feeder .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N36
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \Equal0~1_combout  & ( \Equal1~0_combout  & ( (!\Equal1~1_combout  & (\VGA_BLANK_N~0_combout  & (!\LessThan1~0_combout ))) # (\Equal1~1_combout  & (((\VGA_BLANK_N~0_combout  & !\LessThan1~0_combout )) # (\Equal0~0_combout ))) ) ) ) # 
// ( !\Equal0~1_combout  & ( \Equal1~0_combout  & ( (\VGA_BLANK_N~0_combout  & !\LessThan1~0_combout ) ) ) ) # ( \Equal0~1_combout  & ( !\Equal1~0_combout  & ( (\VGA_BLANK_N~0_combout  & !\LessThan1~0_combout ) ) ) ) # ( !\Equal0~1_combout  & ( 
// !\Equal1~0_combout  & ( (\VGA_BLANK_N~0_combout  & !\LessThan1~0_combout ) ) ) )

	.dataa(!\Equal1~1_combout ),
	.datab(!\VGA_BLANK_N~0_combout ),
	.datac(!\LessThan1~0_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\Equal0~1_combout ),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h3030303030303075;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N1
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_a[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\altsyncram_component|auto_generated|altsyncram1|address_reg_a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[5] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \LessThan2~29 (
// Equation(s):
// \LessThan2~29_combout  = ( \Mult2~38  & ( \Mult0~117_sumout  & ( (\Mult0~121_sumout  & (\Mult2~39  & (!\Mult0~125_sumout  $ (\Mult2~37 )))) ) ) ) # ( !\Mult2~38  & ( \Mult0~117_sumout  & ( (!\Mult0~121_sumout  & (\Mult2~39  & (!\Mult0~125_sumout  $ 
// (\Mult2~37 )))) ) ) ) # ( \Mult2~38  & ( !\Mult0~117_sumout  & ( (\Mult0~121_sumout  & (!\Mult2~39  & (!\Mult0~125_sumout  $ (\Mult2~37 )))) ) ) ) # ( !\Mult2~38  & ( !\Mult0~117_sumout  & ( (!\Mult0~121_sumout  & (!\Mult2~39  & (!\Mult0~125_sumout  $ 
// (\Mult2~37 )))) ) ) )

	.dataa(!\Mult0~125_sumout ),
	.datab(!\Mult0~121_sumout ),
	.datac(!\Mult2~37 ),
	.datad(!\Mult2~39 ),
	.datae(!\Mult2~38 ),
	.dataf(!\Mult0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~29 .extended_lut = "off";
defparam \LessThan2~29 .lut_mask = 64'h8400210000840021;
defparam \LessThan2~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h33FF33FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0505050555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h0F5A0F5A0F5A0F5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hFFFFFFFF0C000C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h1111111155555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hAFFFAFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h1333133313331333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h00550055AAFFAAFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N12
cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000000000005555;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N9
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FF0000000000;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FF0000000000;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N21
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FF0000000000;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~65 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~65_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~65 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~69 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~69_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~69 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~69 .lut_mask = 64'h0000FF0000000000;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~73 (
	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~73_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~73 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8800000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000080000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0000010100001111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N57
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N58
dffeas \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 (
	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .lut_mask = 64'h0F0F0F0F33333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h0000000022222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hF0F00000F0F00000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .lut_mask = 64'h00FF02F200FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'h00050A0F01010B0B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0000000013131313;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h55554C5555550555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h33303330333F333F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000020000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h031303130F1B0F1B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h2222222200A000A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000010101010;
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N34
dffeas \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N13
dffeas \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N10
dffeas \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N1
dffeas \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h5555555500FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h0F0F0F0F55555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 64'h0F550F550F550F55;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N37
dffeas \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 64'h32323232303A303A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 64'h1010101000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 64'h0000101001011111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 64'h00FFFFFF33FFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000000000300030;
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'h0000105000001050;
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~1 .lut_mask = 64'h0F0FF0F00000F0F0;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N43
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h4646464646464646;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N26
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N27
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0101010100000000;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N3
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0 .lut_mask = 64'h0FFF0FFF2FFF2FFF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N49
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[16] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N46
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N43
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N40
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N37
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~73_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N34
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~69_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N31
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~65_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N28
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N25
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N19
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N16
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N13
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N10
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N7
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N1
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N49
dffeas \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h0F0F0F0F55555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00FF00FF00000000;
defparam \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h5555555555555555;
defparam \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N2
dffeas \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 64'h000000000000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h01000000F1F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hFFFFFFFF33333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .lut_mask = 64'h0303030303FF03FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hF3F3F3F33F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hA05FA05FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h80FF80FF7FFF7FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h95555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h40A240A2F802F802;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000200000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000000080000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h28C228C20A620A62;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h8A2A8A2A6AA86AA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h7040704080208020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h0080008000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h505C5C5C535F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0000000000FF08FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h0F000F000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h0F0F0F0F11005500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h70007000F000F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'hF7F70000F7F70000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N33
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 .lut_mask = 64'h05050505058D058D;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N16
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .lut_mask = 64'h0000000000050005;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h3C283C2800000000;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N11
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0010001000000000;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hCCC0CCC000000000;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N17
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N45
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h30203020C080C080;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N26
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h1110EEE000000000;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N23
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h0000FFF01110EEE0;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N29
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h04C604C603000300;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N9
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'hF000F000F000F000;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hA0A0A0A005050505;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h0000000005050505;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N57
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 64'h0000444033307770;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 64'h005500552A7F2A7F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N58
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N21
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'hE211E2110F500F50;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h03CF03CF028A028A;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N32
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h0000444033307770;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N56
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0C080C083F2A3F2A;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N40
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N56
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[18] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N4
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_b[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[5] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~11 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [5]),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~11 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~11 .lut_mask = 64'h3030303030307070;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N52
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_b[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[4] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~10 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [5]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~10 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~10 .lut_mask = 64'h000100035555FFFF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout  = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0 .lut_mask = 64'h3030303000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0101010100000000;
defparam \altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0_combout  = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2425w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2425w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0_combout  & ( (\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout 
//  & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2425w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2425w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2425w[3] .lut_mask = 64'h0000000001010101;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2425w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0_combout  = ( \Add7~13_sumout  & ( (!\Add7~17_sumout  & \Add7~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\Add7~17_sumout ),
	.datac(!\Add7~21_sumout ),
	.datad(gnd),
	.datae(!\Add7~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0 .lut_mask = 64'h00000C0C00000C0C;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2425w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2425w [3] = ( \Add7~9_sumout  & ( !\Add7~1_sumout  & ( (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0_combout  & (\comb~0_combout  & !\Add7~5_sumout 
// )) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0_combout ),
	.datab(!\comb~0_combout ),
	.datac(!\Add7~5_sumout ),
	.datad(gnd),
	.datae(!\Add7~9_sumout ),
	.dataf(!\Add7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2425w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2425w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2425w[3] .lut_mask = 64'h0000101000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2425w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N27
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3188w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3188w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3188w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3188w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3188w[3] .lut_mask = 64'h0000000004000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3188w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[110]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[110]~0_combout  = ( \Mod0|auto_generated|divider|divider|op_3~5_sumout  & ( \Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( !hCount[0] ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_3~5_sumout  & ( 
// \Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( !hCount[0] ) ) ) # ( \Mod0|auto_generated|divider|divider|op_3~5_sumout  & ( !\Mod0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(!hCount[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[110]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[110]~0 .lut_mask = 64'h0000FFFFAAAAAAAA;
defparam \Mod0|auto_generated|divider|divider|StageOut[110]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[111]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[111]~1_combout  = ( \Mod0|auto_generated|divider|divider|op_3~9_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_3~1_sumout ) # ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout )) # (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Add4~1_sumout )))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_3~9_sumout  & ( 
// (\Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout )) # 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Add4~1_sumout ))))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5_sumout ),
	.datad(!\Add4~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[111]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[111]~1 .lut_mask = 64'h04150415AEBFAEBF;
defparam \Mod0|auto_generated|divider|divider|StageOut[111]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[112]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[112]~4_combout  = ( \Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( (\Mod0|auto_generated|divider|divider|StageOut[100]~3_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[100]~2_combout ) ) ) 
// # ( !\Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_3~13_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[100]~2_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[100]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[112]~4 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[112]~4 .lut_mask = 64'h0F0F0F0F33FF33FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[112]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[113]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[113]~5_combout  = ( \Mod0|auto_generated|divider|divider|op_3~17_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_3~1_sumout ) # ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  
// & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout ))) # (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~9_sumout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_3~17_sumout  & ( 
// (\Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Add4~9_sumout )))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\Add4~9_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[113]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[113]~5 .lut_mask = 64'h01450145ABEFABEF;
defparam \Mod0|auto_generated|divider|divider|StageOut[113]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[114]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[114]~8_combout  = ( \Mod0|auto_generated|divider|divider|op_3~21_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_3~1_sumout ) # ((\Mod0|auto_generated|divider|divider|StageOut[102]~7_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[102]~6_combout )) ) ) # ( !\Mod0|auto_generated|divider|divider|op_3~21_sumout  & ( (\Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\Mod0|auto_generated|divider|divider|StageOut[102]~7_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[102]~6_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[102]~6_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[102]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[114]~8 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[114]~8 .lut_mask = 64'h15151515BFBFBFBF;
defparam \Mod0|auto_generated|divider|divider|StageOut[114]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[115]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[115]~9_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_3~25_sumout 
// )))) # (\Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) # ((\Add4~17_sumout )))) ) ) # ( !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout  & ( 
// (!\Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_3~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & 
// ((\Add4~17_sumout )))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(!\Add4~17_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[115]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[115]~9 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \Mod0|auto_generated|divider|divider|StageOut[115]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[116]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[116]~12_combout  = ( \Mod0|auto_generated|divider|divider|op_3~29_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_3~1_sumout ) # ((\Mod0|auto_generated|divider|divider|StageOut[104]~10_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[104]~11_combout )) ) ) # ( !\Mod0|auto_generated|divider|divider|op_3~29_sumout  & ( (\Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\Mod0|auto_generated|divider|divider|StageOut[104]~10_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[104]~11_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[104]~11_combout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[104]~10_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[116]~12 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[116]~12 .lut_mask = 64'h11551155BBFFBBFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[116]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2425w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2425w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3188w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0_combout  = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0 .lut_mask = 64'h0000C0C00000C0C0;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( (\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0_combout  & 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ))) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .lut_mask = 64'h0000000000100010;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N21
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0_combout  = ( !\Add7~13_sumout  & ( (\Add7~21_sumout  & !\Add7~17_sumout ) ) )

	.dataa(!\Add7~21_sumout ),
	.datab(gnd),
	.datac(!\Add7~17_sumout ),
	.datad(gnd),
	.datae(!\Add7~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0 .lut_mask = 64'h5050000050500000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2478w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2478w [3] = ( \Add7~5_sumout  & ( (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0_combout  & (\comb~0_combout  & (\Add7~9_sumout  & !\Add7~1_sumout ))) 
// ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0_combout ),
	.datab(!\comb~0_combout ),
	.datac(!\Add7~9_sumout ),
	.datad(!\Add7~1_sumout ),
	.datae(gnd),
	.dataf(!\Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2478w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2478w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2478w[3] .lut_mask = 64'h0000000001000100;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2478w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3242w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3242w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3242w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3242w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3242w[3] .lut_mask = 64'h0000040000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3242w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2478w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3242w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout  = \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N14
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2518w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2518w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// (\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0_combout  & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2518w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2518w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2518w[3] .lut_mask = 64'h0000000000000010;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2518w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N39
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w [3] = ( \Add7~5_sumout  & ( (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0_combout  & (\comb~0_combout  & (!\Add7~1_sumout  & \Add7~9_sumout ))) 
// ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0_combout ),
	.datab(!\comb~0_combout ),
	.datac(!\Add7~1_sumout ),
	.datad(!\Add7~9_sumout ),
	.datae(gnd),
	.dataf(!\Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3] .lut_mask = 64'h0000000000100010;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3] .lut_mask = 64'h0000000000100000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2518w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder_combout  = \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N43
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N21
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2385w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2385w [3] = ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0_combout  
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2385w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2385w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2385w[3] .lut_mask = 64'h0000000000000100;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2385w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2385w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2385w [3] = ( !\Add7~5_sumout  & ( (\Add7~9_sumout  & (\comb~0_combout  & (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0_combout  & !\Add7~1_sumout 
// ))) ) )

	.dataa(!\Add7~9_sumout ),
	.datab(!\comb~0_combout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0_combout ),
	.datad(!\Add7~1_sumout ),
	.datae(gnd),
	.dataf(!\Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2385w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2385w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2385w[3] .lut_mask = 64'h0100010000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2385w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N3
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3148w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3148w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3148w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3148w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3148w[3] .lut_mask = 64'h0000400000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3148w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2385w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2385w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3148w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h0505303FF5F5303F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N10
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N3
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout  = \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N4
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0_combout  = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0 .lut_mask = 64'h000000000000FFFF;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N48
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2435w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2435w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout  & 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0_combout )) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2435w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2435w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2435w[3] .lut_mask = 64'h0000000001010101;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2435w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0_combout  = ( \Add7~13_sumout  & ( \Add7~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~21_sumout ),
	.datad(gnd),
	.datae(!\Add7~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N48
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2435w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2435w [3] = ( \Add7~17_sumout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0_combout  & ( (!\Add7~1_sumout  & (!\Add7~5_sumout  & (\Add7~9_sumout  
// & \comb~0_combout ))) ) ) )

	.dataa(!\Add7~1_sumout ),
	.datab(!\Add7~5_sumout ),
	.datac(!\Add7~9_sumout ),
	.datad(!\comb~0_combout ),
	.datae(!\Add7~17_sumout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2435w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2435w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2435w[3] .lut_mask = 64'h0000000000000008;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2435w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3198w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3198w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3198w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3198w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3198w[3] .lut_mask = 64'h0000000000020000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3198w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2435w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2435w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3198w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0_combout  = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0 .lut_mask = 64'h000000000F000F00;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0_combout  & \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ))) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0_combout ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .lut_mask = 64'h0000000000020002;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N33
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout  = ( !\Add7~13_sumout  & ( \Add7~21_sumout  ) )

	.dataa(!\Add7~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add7~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .lut_mask = 64'h5555000055550000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2488w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2488w [3] = ( \Add7~17_sumout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout  & ( (\Add7~9_sumout  & (!\Add7~1_sumout  & (\Add7~5_sumout  
// & \comb~0_combout ))) ) ) )

	.dataa(!\Add7~9_sumout ),
	.datab(!\Add7~1_sumout ),
	.datac(!\Add7~5_sumout ),
	.datad(!\comb~0_combout ),
	.datae(!\Add7~17_sumout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2488w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2488w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2488w[3] .lut_mask = 64'h0000000000000004;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2488w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N57
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3252w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3252w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3252w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3252w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3252w[3] .lut_mask = 64'h0000000000020000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3252w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2488w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3252w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2395w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2395w [3] = ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0_combout  
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2395w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2395w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2395w[3] .lut_mask = 64'h0000000000000010;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2395w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N9
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2395w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2395w [3] = ( !\Add7~1_sumout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout  & ( (!\Add7~5_sumout  & (\Add7~17_sumout  & (\comb~0_combout 
//  & \Add7~9_sumout ))) ) ) )

	.dataa(!\Add7~5_sumout ),
	.datab(!\Add7~17_sumout ),
	.datac(!\comb~0_combout ),
	.datad(!\Add7~9_sumout ),
	.datae(!\Add7~1_sumout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2395w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2395w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2395w[3] .lut_mask = 64'h0000000000020000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2395w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N9
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3158w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3158w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3158w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3158w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3158w[3] .lut_mask = 64'h0000100000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3158w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2395w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2395w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3158w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2528w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2528w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// (\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0_combout  & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2528w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2528w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2528w[3] .lut_mask = 64'h0000000000000010;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2528w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N57
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w [3] = ( \Add7~17_sumout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0_combout  & ( (\Add7~9_sumout  & (!\Add7~1_sumout  & (\comb~0_combout  
// & \Add7~5_sumout ))) ) ) )

	.dataa(!\Add7~9_sumout ),
	.datab(!\Add7~1_sumout ),
	.datac(!\comb~0_combout ),
	.datad(!\Add7~5_sumout ),
	.datae(!\Add7~17_sumout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3] .lut_mask = 64'h0000000000000004;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N15
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3] .lut_mask = 64'h0000000000000100;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2528w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N15
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0_combout  = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N3
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2415w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2415w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout  
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2415w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2415w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2415w[3] .lut_mask = 64'h0000000000000100;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2415w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout  = ( !\Add7~21_sumout  & ( \Add7~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~17_sumout ),
	.datad(gnd),
	.datae(!\Add7~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0 .lut_mask = 64'h0F0F00000F0F0000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2415w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2415w [3] = ( !\Add7~5_sumout  & ( \Add7~13_sumout  & ( (\Add7~9_sumout  & (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout  & (!\Add7~1_sumout  
// & \comb~0_combout ))) ) ) )

	.dataa(!\Add7~9_sumout ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout ),
	.datac(!\Add7~1_sumout ),
	.datad(!\comb~0_combout ),
	.datae(!\Add7~5_sumout ),
	.dataf(!\Add7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2415w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2415w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2415w[3] .lut_mask = 64'h0000000000100000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2415w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3178w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3178w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3178w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3178w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3178w[3] .lut_mask = 64'h0000100000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3178w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2415w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2415w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3178w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0_combout  = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0 .lut_mask = 64'h0A0A00000A0A0000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0_combout  & ( (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]))) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .lut_mask = 64'h0000000001000100;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N57
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2468w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2468w [3] = ( !\Add7~13_sumout  & ( \Add7~5_sumout  & ( (\Add7~9_sumout  & (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout  & (\comb~0_combout  
// & !\Add7~1_sumout ))) ) ) )

	.dataa(!\Add7~9_sumout ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout ),
	.datac(!\comb~0_combout ),
	.datad(!\Add7~1_sumout ),
	.datae(!\Add7~13_sumout ),
	.dataf(!\Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2468w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2468w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2468w[3] .lut_mask = 64'h0000000001000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2468w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3232w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3232w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3232w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3232w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3232w[3] .lut_mask = 64'h0000004000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3232w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2468w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3232w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2375w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2375w [3] = ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0_combout  
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2375w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2375w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2375w[3] .lut_mask = 64'h0000000000000010;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2375w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2375w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2375w [3] = ( \Add7~9_sumout  & ( !\Add7~1_sumout  & ( (!\Add7~5_sumout  & (!\Add7~13_sumout  & (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout 
//  & \comb~0_combout ))) ) ) )

	.dataa(!\Add7~5_sumout ),
	.datab(!\Add7~13_sumout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout ),
	.datad(!\comb~0_combout ),
	.datae(!\Add7~9_sumout ),
	.dataf(!\Add7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2375w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2375w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2375w[3] .lut_mask = 64'h0000000800000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2375w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3138w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3138w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3138w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3138w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3138w[3] .lut_mask = 64'h0000400000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3138w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2375w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2375w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0_combout ))) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .lut_mask = 64'h0000000000020002;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N27
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2508w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2508w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout  & ( \Add7~13_sumout  & ( (\Add7~9_sumout  & (\comb~0_combout  & (!\Add7~1_sumout  
// & \Add7~5_sumout ))) ) ) )

	.dataa(!\Add7~9_sumout ),
	.datab(!\comb~0_combout ),
	.datac(!\Add7~1_sumout ),
	.datad(!\Add7~5_sumout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout ),
	.dataf(!\Add7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2508w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2508w[3] .lut_mask = 64'h0000000000000010;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N39
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3272w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3272w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3272w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3272w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3272w[3] .lut_mask = 64'h0000000001000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3272w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2508w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3272w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h05F5303005F53F3F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N33
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0_combout  = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0 .lut_mask = 64'h00000000F0F00000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0_combout ),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .lut_mask = 64'h000000000000000C;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout  = ( !\Add7~17_sumout  & ( !\Add7~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~21_sumout ),
	.datad(gnd),
	.datae(!\Add7~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2498w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2498w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout  & ( \Add7~13_sumout  & ( (\Add7~9_sumout  & (\comb~0_combout  & (\Add7~5_sumout  
// & !\Add7~1_sumout ))) ) ) )

	.dataa(!\Add7~9_sumout ),
	.datab(!\comb~0_combout ),
	.datac(!\Add7~5_sumout ),
	.datad(!\Add7~1_sumout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout ),
	.dataf(!\Add7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2498w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2498w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2498w[3] .lut_mask = 64'h0000000000000100;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2498w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N21
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3262w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3262w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3262w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3262w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3262w[3] .lut_mask = 64'h0000000000000800;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3262w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2498w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3262w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0_combout  = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0 .lut_mask = 64'hF000F00000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N15
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2364w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2364w [3] = ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2364w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2364w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2364w[3] .lut_mask = 64'h0000000000000100;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2364w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N9
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2364w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2364w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout  & ( !\Add7~13_sumout  & ( (!\Add7~5_sumout  & (!\Add7~1_sumout  & 
// (\comb~0_combout  & \Add7~9_sumout ))) ) ) )

	.dataa(!\Add7~5_sumout ),
	.datab(!\Add7~1_sumout ),
	.datac(!\comb~0_combout ),
	.datad(!\Add7~9_sumout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout ),
	.dataf(!\Add7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2364w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2364w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2364w[3] .lut_mask = 64'h0000000800000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2364w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3127w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3127w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3127w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3127w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3127w[3] .lut_mask = 64'h0000000080000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3127w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2364w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2364w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3127w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2405w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2405w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout  
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2353w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2405w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2405w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2405w[3] .lut_mask = 64'h0000000000000010;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2405w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2405w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2405w [3] = ( !\Add7~1_sumout  & ( \Add7~9_sumout  & ( (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout  & (!\Add7~5_sumout  & (\comb~0_combout  
// & \Add7~13_sumout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout ),
	.datab(!\Add7~5_sumout ),
	.datac(!\comb~0_combout ),
	.datad(!\Add7~13_sumout ),
	.datae(!\Add7~1_sumout ),
	.dataf(!\Add7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2405w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2405w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2405w[3] .lut_mask = 64'h0000000000040000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2405w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N27
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3168w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3168w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3168w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3168w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3168w[3] .lut_mask = 64'h0000000008000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3168w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2405w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2405w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3168w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2457w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2457w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0_combout ))) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2457w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2457w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2457w[3] .lut_mask = 64'h0000000000040004;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2457w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N39
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2457w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2457w [3] = ( !\Add7~13_sumout  & ( \Add7~9_sumout  & ( (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout  & (\comb~0_combout  & (\Add7~5_sumout  
// & !\Add7~1_sumout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout ),
	.datab(!\comb~0_combout ),
	.datac(!\Add7~5_sumout ),
	.datad(!\Add7~1_sumout ),
	.datae(!\Add7~13_sumout ),
	.dataf(!\Add7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2457w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2457w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2457w[3] .lut_mask = 64'h0000000001000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2457w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N3
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3221w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3221w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3221w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3221w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3221w[3] .lut_mask = 64'h0000000040000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3221w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2457w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2457w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3221w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout  = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & ( (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0 .lut_mask = 64'h0000C0C00000C0C0;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N45
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2591w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2591w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout  
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2591w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2591w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2591w[3] .lut_mask = 64'h0000000000000100;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2591w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N45
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2591w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2591w [3] = ( !\Add7~9_sumout  & ( \Add7~1_sumout  & ( (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout  & (!\Add7~5_sumout  & (\Add7~13_sumout  
// & \comb~0_combout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout ),
	.datab(!\Add7~5_sumout ),
	.datac(!\Add7~13_sumout ),
	.datad(!\comb~0_combout ),
	.datae(!\Add7~9_sumout ),
	.dataf(!\Add7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2591w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2591w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2591w[3] .lut_mask = 64'h0000000000040000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2591w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3] .lut_mask = 64'h0000200000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2591w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2591w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N48
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2601w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2601w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout  
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2601w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2601w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2601w[3] .lut_mask = 64'h0000000000000010;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2601w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w [3] = ( \Add7~1_sumout  & ( !\Add7~5_sumout  & ( (\comb~0_combout  & (\Add7~13_sumout  & (!\Add7~9_sumout  & 
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout ))) ) ) )

	.dataa(!\comb~0_combout ),
	.datab(!\Add7~13_sumout ),
	.datac(!\Add7~9_sumout ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout ),
	.datae(!\Add7~1_sumout ),
	.dataf(!\Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3] .lut_mask = 64'h0000001000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3] .lut_mask = 64'h0000000000400000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2425w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2425w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3188w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2518w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2385w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2385w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3148w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2478w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3242w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h05F5030305F5F3F3;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2415w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2415w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3178w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2468w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3232w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2375w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2375w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2508w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3272w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2488w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3252w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2435w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2435w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3198w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2395w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2395w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3158w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2528w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h03F3505003F35F5F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2457w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2457w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3221w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2498w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3262w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2364w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2364w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3127w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2405w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2405w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3168w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h00AA272755FF2727;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h00FF333355550F0F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N57
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2188w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2188w [3] = ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0_combout  
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2188w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2188w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2188w[3] .lut_mask = 64'h0000000000000100;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2188w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N33
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2188w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2188w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout  & ( \comb~0_combout  & ( (!\Add7~5_sumout  & (!\Add7~13_sumout  & 
// (!\Add7~1_sumout  & !\Add7~9_sumout ))) ) ) )

	.dataa(!\Add7~5_sumout ),
	.datab(!\Add7~13_sumout ),
	.datac(!\Add7~1_sumout ),
	.datad(!\Add7~9_sumout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout ),
	.dataf(!\comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2188w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2188w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2188w[3] .lut_mask = 64'h0000000000008000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2188w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2949w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2949w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2949w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2949w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2949w[3] .lut_mask = 64'h0000000080000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2949w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2188w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2188w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2198w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2198w [3] = ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0_combout  
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2198w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2198w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2198w[3] .lut_mask = 64'h0000000000000010;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2198w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2198w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2198w [3] = ( !\Add7~5_sumout  & ( (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0_combout  & (\comb~0_combout  & (!\Add7~9_sumout  & !\Add7~1_sumout 
// ))) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0_combout ),
	.datab(!\comb~0_combout ),
	.datac(!\Add7~9_sumout ),
	.datad(!\Add7~1_sumout ),
	.datae(gnd),
	.dataf(!\Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2198w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2198w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2198w[3] .lut_mask = 64'h1000100000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2198w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2959w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2959w[3]~0_combout  = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2959w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2959w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2959w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2959w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2198w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2198w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2959w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2208w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2208w [3] = ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0_combout  
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2208w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2208w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2208w[3] .lut_mask = 64'h0000000000000100;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2208w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2208w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2208w [3] = ( !\Add7~1_sumout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout  & ( (!\Add7~5_sumout  & (\Add7~17_sumout  & (!\Add7~9_sumout 
//  & \comb~0_combout ))) ) ) )

	.dataa(!\Add7~5_sumout ),
	.datab(!\Add7~17_sumout ),
	.datac(!\Add7~9_sumout ),
	.datad(!\comb~0_combout ),
	.datae(!\Add7~1_sumout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2208w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2208w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2208w[3] .lut_mask = 64'h0000000000200000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2208w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2969w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2969w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2969w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2969w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2969w[3] .lut_mask = 64'h0200000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2969w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2208w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2208w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2969w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2171w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2171w [3] = ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2171w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2171w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2171w[3] .lut_mask = 64'h0000000000000010;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2171w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2171w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2171w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout  & ( \comb~0_combout  & ( (!\Add7~5_sumout  & (!\Add7~13_sumout  & 
// (!\Add7~9_sumout  & !\Add7~1_sumout ))) ) ) )

	.dataa(!\Add7~5_sumout ),
	.datab(!\Add7~13_sumout ),
	.datac(!\Add7~9_sumout ),
	.datad(!\Add7~1_sumout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout ),
	.dataf(!\comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2171w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2171w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2171w[3] .lut_mask = 64'h0000000000008000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2171w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2932w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2932w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2932w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2932w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2932w[3] .lut_mask = 64'h8000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2932w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2171w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2171w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2932w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2292w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2292w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0_combout  & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18])) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2292w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2292w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2292w[3] .lut_mask = 64'h0000000000004040;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2292w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N3
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2292w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2292w [3] = ( \Add7~5_sumout  & ( (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0_combout  & (\comb~0_combout  & (!\Add7~1_sumout  & !\Add7~9_sumout 
// ))) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0_combout ),
	.datab(!\comb~0_combout ),
	.datac(!\Add7~1_sumout ),
	.datad(!\Add7~9_sumout ),
	.datae(gnd),
	.dataf(!\Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2292w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2292w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2292w[3] .lut_mask = 64'h0000000010001000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2292w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3054w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3054w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3054w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3054w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3054w[3] .lut_mask = 64'h0000000040000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3054w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2292w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2292w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3054w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N45
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2282w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2282w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0_combout  & ( (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2282w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2282w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2282w[3] .lut_mask = 64'h0000000010001000;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2282w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N48
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2282w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2282w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout  & ( \Add7~5_sumout  & ( (\comb~0_combout  & (!\Add7~1_sumout  & (!\Add7~9_sumout  
// & !\Add7~13_sumout ))) ) ) )

	.dataa(!\comb~0_combout ),
	.datab(!\Add7~1_sumout ),
	.datac(!\Add7~9_sumout ),
	.datad(!\Add7~13_sumout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout ),
	.dataf(!\Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2282w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2282w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2282w[3] .lut_mask = 64'h0000000000004000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2282w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N3
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3044w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3044w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3044w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3044w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3044w[3] .lut_mask = 64'h0000000008000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3044w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2282w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2282w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3044w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2302w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2302w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0_combout  & ( (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]))) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2302w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2302w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2302w[3] .lut_mask = 64'h0000000002000200;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2302w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2302w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2302w [3] = ( \Add7~17_sumout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout  & ( (!\Add7~9_sumout  & (!\Add7~1_sumout  & (\Add7~5_sumout  
// & \comb~0_combout ))) ) ) )

	.dataa(!\Add7~9_sumout ),
	.datab(!\Add7~1_sumout ),
	.datac(!\Add7~5_sumout ),
	.datad(!\comb~0_combout ),
	.datae(!\Add7~17_sumout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2302w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2302w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2302w[3] .lut_mask = 64'h0000000000000008;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2302w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N48
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3064w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3064w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3064w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3064w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3064w[3] .lut_mask = 64'h0000000010000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3064w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2302w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2302w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3064w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N15
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2271w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2271w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & (\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0_combout  & \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16])) ) ) )

	.dataa(gnd),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0_combout ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2271w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2271w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2271w[3] .lut_mask = 64'h0003000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2271w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2271w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2271w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout  & ( \Add7~5_sumout  & ( (\comb~0_combout  & (!\Add7~1_sumout  & (!\Add7~13_sumout 
//  & !\Add7~9_sumout ))) ) ) )

	.dataa(!\comb~0_combout ),
	.datab(!\Add7~1_sumout ),
	.datac(!\Add7~13_sumout ),
	.datad(!\Add7~9_sumout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout ),
	.dataf(!\Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2271w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2271w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2271w[3] .lut_mask = 64'h0000000000004000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2271w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N15
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3033w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3033w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3033w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3033w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3033w[3] .lut_mask = 64'h0000800000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3033w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2271w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2271w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3033w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N33
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h02520757A2F2A7F7;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2228w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2228w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout  
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2228w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2228w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2228w[3] .lut_mask = 64'h0000000000000010;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2228w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N57
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2228w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2228w [3] = ( \Add7~13_sumout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout  & ( (!\Add7~9_sumout  & (\comb~0_combout  & (!\Add7~1_sumout 
//  & !\Add7~5_sumout ))) ) ) )

	.dataa(!\Add7~9_sumout ),
	.datab(!\comb~0_combout ),
	.datac(!\Add7~1_sumout ),
	.datad(!\Add7~5_sumout ),
	.datae(!\Add7~13_sumout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2228w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2228w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2228w[3] .lut_mask = 64'h0000000000002000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2228w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2989w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2989w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2989w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2989w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2989w[3] .lut_mask = 64'h0000000000800000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2989w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2228w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2228w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N15
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2248w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2248w [3] = ( !\Add7~9_sumout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0_combout  & ( (!\Add7~5_sumout  & (\Add7~17_sumout  & (\comb~0_combout 
//  & !\Add7~1_sumout ))) ) ) )

	.dataa(!\Add7~5_sumout ),
	.datab(!\Add7~17_sumout ),
	.datac(!\comb~0_combout ),
	.datad(!\Add7~1_sumout ),
	.datae(!\Add7~9_sumout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2248w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2248w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2248w[3] .lut_mask = 64'h0000000002000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2248w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3009w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3009w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3009w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3009w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3009w[3] .lut_mask = 64'h0000000000400000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3009w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2248w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2248w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3009w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N33
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2218w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2218w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0_combout  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2218w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2218w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2218w[3] .lut_mask = 64'h0000000100000000;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2218w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2218w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2218w [3] = ( !\Add7~5_sumout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout  & ( (\comb~0_combout  & (!\Add7~1_sumout  & (!\Add7~9_sumout 
//  & \Add7~13_sumout ))) ) ) )

	.dataa(!\comb~0_combout ),
	.datab(!\Add7~1_sumout ),
	.datac(!\Add7~9_sumout ),
	.datad(!\Add7~13_sumout ),
	.datae(!\Add7~5_sumout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2218w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2218w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2218w[3] .lut_mask = 64'h0000000000400000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2218w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N45
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2979w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2979w[3]~0_combout  = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2979w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2979w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2979w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2979w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2218w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2218w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2979w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N27
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2238w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2238w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0_combout  & ( (\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout 
//  & (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2238w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2238w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2238w[3] .lut_mask = 64'h0000000001010101;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2238w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N45
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2238w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2238w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0_combout  & ( (!\Add7~9_sumout  & (\comb~0_combout  & (!\Add7~1_sumout  & !\Add7~5_sumout 
// ))) ) )

	.dataa(!\Add7~9_sumout ),
	.datab(!\comb~0_combout ),
	.datac(!\Add7~1_sumout ),
	.datad(!\Add7~5_sumout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2238w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2238w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2238w[3] .lut_mask = 64'h0000000020002000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2238w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N45
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2999w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2999w[3]~0_combout  = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2999w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2999w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2999w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2999w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2238w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2238w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h02138A9B4657CEDF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2332w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2332w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// (\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0_combout  & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w[3]~0_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2332w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2332w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2332w[3] .lut_mask = 64'h0000000000000040;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2332w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2332w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2332w [3] = ( \Add7~5_sumout  & ( (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0_combout  & (\comb~0_combout  & (!\Add7~9_sumout  & !\Add7~1_sumout 
// ))) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w[3]~0_combout ),
	.datab(!\comb~0_combout ),
	.datac(!\Add7~9_sumout ),
	.datad(!\Add7~1_sumout ),
	.datae(gnd),
	.dataf(!\Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2332w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2332w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2332w[3] .lut_mask = 64'h0000000010001000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2332w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N39
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3094w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3094w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3094w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3094w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3094w[3] .lut_mask = 64'h0000000000200000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3094w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2332w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2332w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3094w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2322w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2322w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0_combout  & ( (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2322w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2322w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2322w[3] .lut_mask = 64'h0000000004000400;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2322w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N15
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2322w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2322w [3] = ( \Add7~5_sumout  & ( !\Add7~1_sumout  & ( (\comb~0_combout  & (\Add7~13_sumout  & (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout  
// & !\Add7~9_sumout ))) ) ) )

	.dataa(!\comb~0_combout ),
	.datab(!\Add7~13_sumout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout ),
	.datad(!\Add7~9_sumout ),
	.datae(!\Add7~5_sumout ),
	.dataf(!\Add7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2322w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2322w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2322w[3] .lut_mask = 64'h0000010000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2322w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N33
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3084w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3084w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3084w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3084w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3084w[3] .lut_mask = 64'h0000040000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3084w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2322w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2322w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3084w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2342w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2342w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// (\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0_combout  & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2342w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2342w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2342w[3] .lut_mask = 64'h0000000000000040;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2342w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N45
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2342w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2342w [3] = ( \Add7~17_sumout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0_combout  & ( (!\Add7~9_sumout  & (!\Add7~1_sumout  & (\comb~0_combout 
//  & \Add7~5_sumout ))) ) ) )

	.dataa(!\Add7~9_sumout ),
	.datab(!\Add7~1_sumout ),
	.datac(!\comb~0_combout ),
	.datad(!\Add7~5_sumout ),
	.datae(!\Add7~17_sumout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2342w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2342w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2342w[3] .lut_mask = 64'h0000000000000008;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2342w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N39
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3104w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3104w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3104w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3104w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3104w[3] .lut_mask = 64'h0000000000000008;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3104w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2342w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2342w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3104w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N27
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2312w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2312w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0_combout  & !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18])) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w[3]~0_combout ),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2312w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2312w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2312w[3] .lut_mask = 64'h0000000000002020;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2312w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2312w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2312w [3] = ( !\Add7~9_sumout  & ( \Add7~13_sumout  & ( (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout  & (\comb~0_combout  & (!\Add7~1_sumout 
//  & \Add7~5_sumout ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout ),
	.datab(!\comb~0_combout ),
	.datac(!\Add7~1_sumout ),
	.datad(!\Add7~5_sumout ),
	.datae(!\Add7~9_sumout ),
	.dataf(!\Add7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2312w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2312w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2312w[3] .lut_mask = 64'h0000000000100000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2312w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3074w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3074w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3074w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3074w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3074w[3] .lut_mask = 64'h0000000000800000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3074w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2312w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2312w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3074w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N48
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h0303F3F3505F505F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h272700AA272755FF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2601w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2591w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2591w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~0_combout  = ( \altsyncram_component|auto_generated|altsyncram1|address_reg_b [2] & ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0  & ( 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ) # (\altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ))) ) ) ) # ( 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_b [2] & ( !\altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0  & ( (\altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0  & 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~0 .lut_mask = 64'h000010100000D0D0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N27
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2571w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2571w [3] = ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0_combout  
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2571w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2571w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2571w[3] .lut_mask = 64'h0000000000000100;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2571w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N15
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w [3] = ( !\Add7~5_sumout  & ( (\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0_combout  & (\comb~0_combout  & (\Add7~1_sumout  & !\Add7~9_sumout 
// ))) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3]~0_combout ),
	.datab(!\comb~0_combout ),
	.datac(!\Add7~1_sumout ),
	.datad(!\Add7~9_sumout ),
	.datae(gnd),
	.dataf(!\Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3] .lut_mask = 64'h0100010000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N21
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3] .lut_mask = 64'h0000008000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2571w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w [3] = ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3] .lut_mask = 64'h0000000100000000;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout  & ( \comb~0_combout  & ( (!\Add7~5_sumout  & (!\Add7~9_sumout  & (\Add7~1_sumout  
// & !\Add7~13_sumout ))) ) ) )

	.dataa(!\Add7~5_sumout ),
	.datab(!\Add7~9_sumout ),
	.datac(!\Add7~1_sumout ),
	.datad(!\Add7~13_sumout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3]~0_combout ),
	.dataf(!\comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3] .lut_mask = 64'h0000000000000800;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3315w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3315w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3315w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3315w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3315w[3] .lut_mask = 64'h0000800000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3315w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3315w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2561w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2561w [3] = ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0_combout  
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2561w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2561w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2561w[3] .lut_mask = 64'h0000000000000010;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2561w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N21
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2561w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2561w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout  & ( \comb~0_combout  & ( (!\Add7~5_sumout  & (!\Add7~9_sumout  & 
// (!\Add7~13_sumout  & \Add7~1_sumout ))) ) ) )

	.dataa(!\Add7~5_sumout ),
	.datab(!\Add7~9_sumout ),
	.datac(!\Add7~13_sumout ),
	.datad(!\Add7~1_sumout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w[3]~0_combout ),
	.dataf(!\comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2561w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2561w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2561w[3] .lut_mask = 64'h0000000000000080;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2561w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w [3] = ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3] .lut_mask = 64'h0000080000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2561w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2561w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N9
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2581w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2581w [3] = ( \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0_combout  
// & ( (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2539w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2581w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2581w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2581w[3] .lut_mask = 64'h0000000000000100;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2581w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w [3] = ( \Add7~1_sumout  & ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout  & ( (!\Add7~5_sumout  & (\Add7~17_sumout  & (!\Add7~9_sumout  
// & \comb~0_combout ))) ) ) )

	.dataa(!\Add7~5_sumout ),
	.datab(!\Add7~17_sumout ),
	.datac(!\Add7~9_sumout ),
	.datad(!\comb~0_combout ),
	.datae(!\Add7~1_sumout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3] .lut_mask = 64'h0000000000000020;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w [3] = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18] & ( 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3] .lut_mask = 64'h0000000010000000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2581w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~1 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~1_combout  = ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0  & ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0  & ( 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0  
// & ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q )))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q )) # 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ))) ) ) ) # ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0  & ( !\altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0  
// & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ) # (\altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 )))) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0  & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0  & ( !\altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~1 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~2 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~2_combout  = ( \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~1_combout  & ( 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q  & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4] & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]) # 
// (\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~0_combout )))) ) ) # ( !\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~1_combout  & ( 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q  & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4] & \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~0_combout )) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~2 .lut_mask = 64'h00C000C080C080C0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2478w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3242w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2385w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2385w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3148w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2425w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2425w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3188w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2518w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .lut_mask = 64'h02A252F207A757F7;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2415w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2415w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3178w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2508w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3272w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2375w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2375w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2468w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3232w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N3
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2457w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2457w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3221w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X3_Y4_N44
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_b[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2405w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2405w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3168w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2364w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2364w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3127w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2498w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3262w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N33
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N5
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2528w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2395w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2395w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3158w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2488w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3252w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2435w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2435w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3198w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [3]),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .lut_mask = 64'h0F5533000F5533FF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2561w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2561w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3315w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2571w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2581w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~1 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~1_combout  = ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0  & ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0  & ( 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) ) ) ) # ( !\altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0  & ( 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) # 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ))) ) ) ) # ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0  & ( !\altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0  
// & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # (\altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 )))) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0  & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) ) ) ) # ( 
// !\altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0  & ( !\altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~1 .lut_mask = 64'h350035F0350F35FF;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2591w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2591w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2601w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2601w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3366w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_width = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_width = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_last_address = 4095;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_width = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_width = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_last_address = 4095;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~0_combout  = ( \altsyncram_component|auto_generated|altsyncram1|address_reg_b [2] & ( \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & ( 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & \altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ) ) ) ) # ( \altsyncram_component|auto_generated|altsyncram1|address_reg_b [2] & ( 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & \altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~0 .lut_mask = 64'h0000222200000A0A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~2 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~2_combout  = ( \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~1_combout  & ( 
// \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~0_combout  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q  & !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]) ) ) ) # ( 
// !\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~1_combout  & ( \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~0_combout  & ( 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q  & !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]) ) ) ) # ( \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~1_combout  & ( 
// !\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~0_combout  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4])) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~1_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~2 .lut_mask = 64'h0000A000F000F000;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2171w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2171w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2932w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2208w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2208w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2969w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2188w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2188w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2198w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2198w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2959w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .lut_mask = 64'h2222777705AF05AF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2322w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2322w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3084w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2332w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2332w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3094w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2342w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2342w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3104w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2312w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2312w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3074w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .lut_mask = 64'h0505F5F5303F303F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2282w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2282w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3044w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2292w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2292w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3054w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2271w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2271w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3033w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2302w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2302w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3064w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N15
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .lut_mask = 64'h0530F530053FF53F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2218w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2218w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2979w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2228w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2228w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2238w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2238w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2248w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2248w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3009w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .lut_mask = 64'h470047CC473347FF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~10_combout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w3_n1_mux_dataout~2_combout ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~11_combout ),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .lut_mask = 64'h031103DDCF11CFDD;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~13 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~13 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~13 .lut_mask = 64'h01FFFFFF01FFFFFF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N56
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2591w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2591w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3356w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~0_combout  = ( \altsyncram_component|auto_generated|altsyncram1|address_reg_b [2] & ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0  & ( 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ) # (\altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ))) ) ) ) # ( 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_b [2] & ( !\altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0  & ( (\altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0  & 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~0 .lut_mask = 64'h000010100000D0D0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2571w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3315w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2581w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2561w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2561w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N33
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~1 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~1_combout  = ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0  & ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0  & ( 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0  
// & ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 )))) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) ) ) ) # ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0  & ( 
// !\altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 )))) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) ) ) ) # ( !\altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0  & ( 
// !\altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~2 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~2_combout  = ( \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~1_combout  & ( 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q  & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4] & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]) # 
// (\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~0_combout )))) ) ) # ( !\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~1_combout  & ( 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q  & (\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~0_combout  & !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4])) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~0_combout ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~2 .lut_mask = 64'h0C000C008C008C00;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2425w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2425w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3188w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2478w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2478w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3242w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2518w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2518w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3282w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2385w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2385w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3148w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 64'h042615378CAE9DBF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2395w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2395w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3158w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2488w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2488w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3252w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2435w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2435w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3198w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2528w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2528w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 64'h530053F0530F53FF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2375w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2375w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2468w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2468w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3232w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2415w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2415w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3178w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2508w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2508w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3272w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N15
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 64'h202A707A252F757F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2364w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2364w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3127w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2498w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2498w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3262w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2457w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2457w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3221w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2405w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2405w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3168w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h404370734C4F7C7F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h111105AFBBBB05AF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2248w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2248w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3009w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2228w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2228w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2238w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2238w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2218w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2218w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2979w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2322w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2322w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3084w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2332w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2332w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3094w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2342w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2342w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3104w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2312w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2312w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3074w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 64'h0303505FF3F3505F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2188w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2188w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2198w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2198w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2959w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2171w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2171w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2932w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2208w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2208w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2969w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 64'h0252A2F20757A7F7;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2282w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2282w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3044w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2292w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2292w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3054w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2271w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2271w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3033w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2302w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2302w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3064w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N48
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 64'h05F5030305F5F3F3;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w2_n1_mux_dataout~2_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~10_combout ),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~11_combout ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N20
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~10_combout ),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~11_combout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w1_n1_mux_dataout~2_combout ),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N32
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~0_combout  = ( \altsyncram_component|auto_generated|altsyncram1|address_reg_b [2] & ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ( 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 )) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~0 .lut_mask = 64'h0000474700000000;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2561w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2561w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3326w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2581w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2581w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3346w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2571w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2571w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3336w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2550w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2550w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3315w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N51
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~1 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~1_combout  = ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0  & ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0  & ( 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ) # ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 )) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 )))) ) ) ) # ( !\altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0  & ( 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 )) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ))))) ) ) ) # ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0  & ( 
// !\altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 )) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ))))) ) ) ) # ( !\altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0  & ( 
// !\altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0  & ( (\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q  & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 )) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~2 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~2_combout  = ( \altsyncram_component|auto_generated|altsyncram1|address_reg_b [2] & ( \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~1_combout  & ( 
// (\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~0_combout  & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q  & !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4])) ) ) ) # ( 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2] & ( \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~1_combout  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]) ) ) ) # ( \altsyncram_component|auto_generated|altsyncram1|address_reg_b [2] & ( !\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~1_combout  & ( 
// (\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~0_combout  & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q  & !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4])) ) ) ) # ( 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2] & ( !\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~1_combout  & ( (\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~0_combout  & 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q  & !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4])) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~0_combout ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [4]),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~2 .lut_mask = 64'h40404040C0C04040;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2332w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2332w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3094w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2238w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2238w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2292w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2292w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3054w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2198w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2198w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2959w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h050511BBAFAF11BB;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2322w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2322w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3084w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2228w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2228w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2188w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2188w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2282w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2282w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3044w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2218w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2218w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2979w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2171w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2171w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2932w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2312w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2312w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3074w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2271w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2271w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3033w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2248w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2248w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3009w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2342w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2342w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3104w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2208w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2208w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode2969w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(\comb~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2302w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode2302w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3064w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Mod0|auto_generated|divider|divider|StageOut[116]~12_combout ,\Mod0|auto_generated|divider|divider|StageOut[115]~9_combout ,
\Mod0|auto_generated|divider|divider|StageOut[114]~8_combout ,\Mod0|auto_generated|divider|divider|StageOut[113]~5_combout ,\Mod0|auto_generated|divider|divider|StageOut[112]~4_combout ,\Mod0|auto_generated|divider|divider|StageOut[111]~1_combout ,
\Mod0|auto_generated|divider|divider|StageOut[110]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "mem_init.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_kdl1:auto_generated|altsyncram_shg2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 307200;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 64'h00AA272755FF2727;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 64'h0F0F3333555500FF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~11_combout ),
	.datab(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~10_combout ),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|mux7|l5_w0_n1_mux_dataout~2_combout ),
	.datae(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h0123456789ABCDEF;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N38
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N21
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N44
dffeas \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h003F0F0F80BF0F0F;
defparam \altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h50505050A0A0A0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h1111111111F111F1;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h00220022AA88AA88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h00AA00AA02A802A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h070F0F1E00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hFF007F0000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h0000AFAF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h0A0A0A0A05050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h800000008F0F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .lut_mask = 64'h113311331F3F1F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h2727272700000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h2727272700000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h000F0000110F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'h08000F0000000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hFFFF111FFFFF333F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N52
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[17] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N39
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout  = ( !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16] & ( (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]) ) )

	.dataa(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [17]),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N57
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2248w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2248w [3] = ( \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0_combout  & ( \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( 
// (\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout  & \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2154w[3]~0_combout ),
	.datab(gnd),
	.datac(!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3292w[3]~0_combout ),
	.dataf(!\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2248w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2248w[3] .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2248w[3] .lut_mask = 64'h0000000000000505;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode2248w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout  = ( \Add7~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N37
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N46
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add7~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N40
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add7~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~17 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~17_combout  = ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout )))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))) ) ) # ( 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout )) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout )))))) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datag(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~17 .extended_lut = "on";
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~17 .lut_mask = 64'h0A770A550A770AFF;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~0_combout  = ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( ((!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~17_combout  & 
// (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & \altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])))) # (\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~17_combout  & 
// (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) # (\altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout )))) ) ) # ( \altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// ((!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~17_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & \altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])))) # 
// (\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~17_combout  & (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) # (\altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout )))) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~17_combout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~0 .extended_lut = "on";
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h00FF00FF0F330F55;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N3
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|address_reg_a[4]~feeder (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|address_reg_a[4]~feeder_combout  = ( \Add7~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|address_reg_a[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[4]~feeder .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N4
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_a[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\altsyncram_component|auto_generated|altsyncram1|address_reg_a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[4] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~25 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~25_combout  = ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ))))) ) ) # ( \altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])))))) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) # (\altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ))) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~25 .extended_lut = "on";
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~25 .lut_mask = 64'h0C3F1D1D33333333;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N54
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~8 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~8_combout  = ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( ((!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~25_combout  & 
// (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & \altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])))) # (\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~25_combout  & 
// (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) # (\altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout )))) ) ) # ( \altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// ((!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~25_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  & \altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])))) # 
// (\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~25_combout  & (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) # (\altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout )))) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~25_combout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~8 .extended_lut = "on";
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~8 .lut_mask = 64'h00FF00FF0F330F55;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N50
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add7~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~21 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~21_combout  = ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout )))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))) ) ) # ( 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout )) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ))))) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datag(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~21 .extended_lut = "on";
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~21 .lut_mask = 64'h0C770C330C770CFF;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~4 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~4_combout  = ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~21_combout  & 
// (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))))) # (\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~21_combout  & 
// ((((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) # (\altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ))) ) ) # ( \altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~21_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))))) # 
// (\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~21_combout  & ((((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ))))) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~21_combout ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datag(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~4 .extended_lut = "on";
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~4 .lut_mask = 64'h551B550A551B555F;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~29 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~29_combout  = ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout )))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout )))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))) ) ) # ( 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout )) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ))))) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ),
	.datag(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~29 .extended_lut = "on";
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~29 .lut_mask = 64'h0C770C330C770CFF;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~12 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~12_combout  = ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (((\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~29_combout )))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~29_combout  
// & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ))) # (\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~29_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout 
// ))))) ) ) # ( \altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~29_combout )))) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~29_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ))) # 
// (\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~29_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ))))) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~29_combout ),
	.datag(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~12 .extended_lut = "on";
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~12 .lut_mask = 64'h000F000FFF55FF33;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N0
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~16 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~16_combout  = ( \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~4_combout  & ( 
// \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~12_combout  & ( ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [4] & (\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~0_combout )) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [4] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~8_combout )))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [3]) ) ) ) # ( 
// !\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~4_combout  & ( \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~12_combout  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [4] & 
// (\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~0_combout  & ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [3])))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [4] & 
// (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [3]) # (\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~8_combout )))) ) ) ) # ( 
// \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~4_combout  & ( !\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~12_combout  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [4] & 
// (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [3])) # (\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~0_combout ))) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [4] & 
// (((\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~8_combout  & !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [3])))) ) ) ) # ( 
// !\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~4_combout  & ( !\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~12_combout  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [3] & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [4] & (\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~0_combout )) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [4] & 
// ((\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~8_combout ))))) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~0_combout ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [4]),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~8_combout ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [3]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~4_combout ),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~16 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~16 .lut_mask = 64'h470047CC473347FF;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \p~0 (
// Equation(s):
// \p~0_combout  = ( \altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout )) ) ) # ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout  & !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p~0 .extended_lut = "off";
defparam \p~0 .lut_mask = 64'h1010005010100050;
defparam \p~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N9
cyclonev_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n8_mux_dataout~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n8_mux_dataout~0_combout  = ( \altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & ( 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout )) # (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ))) ) ) ) # ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & ( 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ) ) ) ) # ( \altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout )) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ))) ) ) ) # ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & ( (\altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  & !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n8_mux_dataout~0 .extended_lut = "off";
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n8_mux_dataout~0 .lut_mask = 64'h3300550F33FF550F;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \p~1 (
// Equation(s):
// \p~1_combout  = ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [4] & ( \altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\p~0_combout  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [5] & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [3])) ) ) ) # ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [4] & ( !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [5] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [3] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n8_mux_dataout~0_combout ) # (\p~0_combout )))) ) ) 
// )

	.dataa(!\p~0_combout ),
	.datab(!\altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n8_mux_dataout~0_combout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [5]),
	.datad(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [3]),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [4]),
	.dataf(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p~1 .extended_lut = "off";
defparam \p~1 .lut_mask = 64'h0700000005000000;
defparam \p~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \p~2 (
// Equation(s):
// \p~2_combout  = ( \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~16_combout  & ( \p~1_combout  ) ) # ( !\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~16_combout  & ( \p~1_combout  ) ) # ( 
// \altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~16_combout  & ( !\p~1_combout  & ( (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [5]) # ((!\LessThan2~30_combout  & ((!\LessThan2~29_combout ) # 
// (\LessThan2~28_combout )))) ) ) ) # ( !\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~16_combout  & ( !\p~1_combout  & ( (!\LessThan2~30_combout  & ((!\LessThan2~29_combout ) # (\LessThan2~28_combout ))) ) ) )

	.dataa(!\LessThan2~28_combout ),
	.datab(!\LessThan2~30_combout ),
	.datac(!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [5]),
	.datad(!\LessThan2~29_combout ),
	.datae(!\altsyncram_component|auto_generated|altsyncram1|mux6|l4_w0_n0_mux_dataout~16_combout ),
	.dataf(!\p~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p~2 .extended_lut = "off";
defparam \p~2 .lut_mask = 64'hCC44FCF4FFFFFFFF;
defparam \p~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N30
cyclonev_lcell_comb \VGA_HS~0 (
// Equation(s):
// \VGA_HS~0_combout  = ( hCount[5] & ( hCount[6] & ( (((!hCount[9]) # (!hCount[7])) # (hCount[4])) # (hCount[8]) ) ) ) # ( !hCount[5] & ( hCount[6] & ( ((!hCount[9]) # (!hCount[7])) # (hCount[8]) ) ) ) # ( hCount[5] & ( !hCount[6] & ( ((!hCount[9]) # 
// (!hCount[7])) # (hCount[8]) ) ) ) # ( !hCount[5] & ( !hCount[6] & ( ((!hCount[4]) # ((!hCount[9]) # (!hCount[7]))) # (hCount[8]) ) ) )

	.dataa(!hCount[8]),
	.datab(!hCount[4]),
	.datac(!hCount[9]),
	.datad(!hCount[7]),
	.datae(!hCount[5]),
	.dataf(!hCount[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_HS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_HS~0 .extended_lut = "off";
defparam \VGA_HS~0 .lut_mask = 64'hFFFDFFF5FFF5FFF7;
defparam \VGA_HS~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N39
cyclonev_lcell_comb \VGA_VS~0 (
// Equation(s):
// \VGA_VS~0_combout  = ( vCount[1] & ( vCount[9] ) ) # ( !vCount[1] & ( vCount[9] ) ) # ( vCount[1] & ( !vCount[9] & ( (!vCount[3]) # (((!\LessThan1~0_combout ) # (vCount[2])) # (vCount[4])) ) ) ) # ( !vCount[1] & ( !vCount[9] ) )

	.dataa(!vCount[3]),
	.datab(!vCount[4]),
	.datac(!\LessThan1~0_combout ),
	.datad(!vCount[2]),
	.datae(!vCount[1]),
	.dataf(!vCount[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VS~0 .extended_lut = "off";
defparam \VGA_VS~0 .lut_mask = 64'hFFFFFBFFFFFFFFFF;
defparam \VGA_VS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y31_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y72_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
