/* AUTOMATICALLY GENERATED VERILOG-2001 SOURCE CODE.
** GENERATED BY CLASH 1.8.2. DO NOT MODIFY.
*/
`default_nettype none
`timescale 100fs/100fs
module topEntity
    ( // Inputs
      input wire  clk // clock
    , input wire  rst // reset
    , input wire  en // enable
    , input wire signed [63:0] inputs_0_0
    , input wire  inputs_0_1
    , input wire signed [63:0] inputs_1_0
    , input wire  inputs_1_1
    , input wire signed [63:0] inputs_2_0
    , input wire  inputs_2_1

      // Outputs
    , output wire signed [63:0] result_0_0_0
    , output wire  result_0_0_1
    , output wire signed [63:0] result_0_1_0
    , output wire  result_0_1_1
    , output wire signed [63:0] result_0_2_0
    , output wire  result_0_2_1
    , output wire  result_1_0
    , output wire  result_1_1
    , output wire  result_1_2
    , output wire  result_1_3
    , output wire  result_1_4_0
    , output wire  result_1_4_1
    , output wire  result_1_4_2
    , output wire  result_1_5_0
    , output wire  result_1_5_1
    , output wire  result_1_5_2
    , output wire  result_1_5_3
    , output wire  result_1_5_4
    , output wire  result_1_5_5
    );
  wire signed [63:0] result_2;
  wire signed [63:0] x;
  reg signed [63:0] result_3 = (64'sd0);
  wire [206:0] result_4;
  // spec.hs:233:1-82
  wire  pIn0;
  // spec.hs:233:1-82
  wire  pIn1;
  // spec.hs:233:1-82
  wire  pIn2;
  // spec.hs:233:1-82
  wire  timer0Over;
  wire [204:0] result_5;
  // spec.hs:92:34-42
  wire  x1;
  // spec.hs:92:34-42
  wire  x0;
  // spec.hs:91:34-42
  wire  x1_0;
  // spec.hs:91:34-42
  wire  x0_0;
  wire [5:0] c$app_arg;
  wire  result_6;
  wire [71:0] result_7;
  // spec.hs:480:1-191
  reg [71:0] result_8 = {8'd23,   64'sd0};
  // spec.hs:480:1-191
  wire  b;
  // spec.hs:480:1-191
  wire [71:0] t;
  wire signed [63:0] ds1;
  wire signed [63:0] x_0;
  wire signed [63:0] y;
  wire signed [63:0] ds;
  wire signed [63:0] ds1_0;
  wire signed [63:0] x_1;
  wire signed [63:0] y_0;
  // spec.hs:541:1-157
  wire signed [63:0] y_1;
  // spec.hs:541:1-157
  wire signed [63:0] x_2;
  // spec.hs:541:1-157
  wire [383:0] win;
  // spec.hs:541:1-157
  reg [391:0] window = {8'd23,   {64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0}};
  wire [391:0] result_9;
  // spec.hs:541:1-157
  wire [391:0] t_0;
  wire [383:0] result_10;
  // spec.hs:541:1-157
  wire [383:0] c$t_case_alt;
  // spec.hs:541:1-157
  wire [383:0] c$t_case_alt_0;
  // spec.hs:541:1-157
  wire [383:0] lastBucketUpdated;
  // spec.hs:541:1-157
  wire  b_0;
  // spec.hs:541:1-157
  wire  c$b_case_alt;
  // spec.hs:92:34-42
  wire  x1_1;
  // spec.hs:92:34-42
  wire  x0_1;
  wire [3:0] c$app_arg_0;
  wire  result_11;
  // spec.hs:523:1-158
  wire signed [63:0] y_2;
  // spec.hs:523:1-158
  wire signed [63:0] x_3;
  // spec.hs:523:1-158
  wire [1343:0] win_0;
  // spec.hs:523:1-158
  reg [1351:0] window_0 = {8'd23,   {64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,
           64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,
           64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0}};
  wire [1351:0] result_12;
  // spec.hs:523:1-158
  wire [1351:0] t_1;
  wire [1343:0] result_13;
  // spec.hs:523:1-158
  wire [1343:0] c$t_case_alt_1;
  // spec.hs:523:1-158
  wire [1343:0] c$t_case_alt_2;
  // spec.hs:523:1-158
  wire [1343:0] lastBucketUpdated_0;
  // spec.hs:523:1-158
  wire  b_1;
  // spec.hs:523:1-158
  wire  c$b_case_alt_0;
  // spec.hs:92:34-42
  wire  x1_2;
  // spec.hs:92:34-42
  wire  x0_2;
  // spec.hs:285:1-63
  wire [224:0] c$ws_app_arg;
  // spec.hs:285:1-63
  wire [8:0] c$ws_app_arg_0;
  wire [71:0] c$case_scrut;
  wire [2:0] c$case_scrut_0;
  wire signed [63:0] result_14;
  // spec.hs:285:1-63
  wire [1:0] i;
  // spec.hs:285:1-63
  wire [11:0] ws;
  wire [3:0] c$app_arg_1;
  wire  result_15;
  wire [7:0] c$app_arg_2;
  wire [1:0] result_16;
  // spec.hs:505:1-158
  wire signed [63:0] y_3;
  // spec.hs:505:1-158
  wire signed [63:0] x_4;
  // spec.hs:505:1-158
  wire [703:0] win_1;
  // spec.hs:505:1-158
  reg [711:0] window_1 = {8'd23,   {64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,
           64'sd0,   64'sd0,   64'sd0,   64'sd0}};
  wire [711:0] result_17;
  // spec.hs:505:1-158
  wire [711:0] t_2;
  wire [703:0] result_18;
  // spec.hs:505:1-158
  wire [703:0] c$t_case_alt_3;
  // spec.hs:505:1-158
  wire [703:0] c$t_case_alt_4;
  // spec.hs:505:1-158
  wire [703:0] lastBucketUpdated_1;
  // spec.hs:505:1-158
  wire  b_2;
  // spec.hs:505:1-158
  wire  c$b_case_alt_1;
  // spec.hs:91:34-42
  wire  x1_3;
  // spec.hs:91:34-42
  wire  x0_3;
  // spec.hs:285:1-63
  wire [224:0] c$ws_app_arg_1;
  // spec.hs:285:1-63
  wire [8:0] c$ws_app_arg_2;
  wire [71:0] c$case_scrut_1;
  wire [2:0] c$case_scrut_2;
  wire signed [63:0] result_19;
  // spec.hs:285:1-63
  wire [1:0] i_0;
  // spec.hs:285:1-63
  wire [11:0] ws_0;
  wire [3:0] c$app_arg_3;
  wire  result_20;
  // spec.hs:319:1-117
  wire [2:0] slides;
  wire [7:0] c$app_arg_4;
  wire [1:0] result_21;
  wire [287:0] c$app_arg_5;
  wire [71:0] result_22;
  // spec.hs:285:1-63
  wire [224:0] c$ws_app_arg_3;
  // spec.hs:285:1-63
  wire [8:0] c$ws_app_arg_4;
  wire [71:0] c$case_scrut_3;
  wire [2:0] c$case_scrut_4;
  wire signed [63:0] result_23;
  // spec.hs:285:1-63
  wire [1:0] i_1;
  // spec.hs:285:1-63
  wire [11:0] ws_1;
  wire [5:0] c$app_arg_6;
  wire  result_24;
  // spec.hs:285:1-63
  wire [224:0] c$ws_app_arg_5;
  // spec.hs:285:1-63
  wire [8:0] c$ws_app_arg_6;
  wire [71:0] c$case_scrut_5;
  wire [2:0] c$case_scrut_6;
  wire signed [63:0] result_25;
  // spec.hs:285:1-63
  wire [1:0] i_2;
  // spec.hs:285:1-63
  wire [11:0] ws_2;
  wire [5:0] c$app_arg_7;
  wire  result_26;
  wire [215:0] result_27;
  // spec.hs:92:34-42
  wire  x0_4;
  // spec.hs:92:34-42
  wire  x1_4;
  // spec.hs:471:1-155
  reg [215:0] result_28 = {{8'd23,   64'sd0},   {8'd23,   64'sd0},   {8'd23,   64'sd0}};
  // spec.hs:471:1-155
  wire [215:0] t_3;
  wire signed [63:0] x_5;
  wire signed [63:0] y_4;
  // spec.hs:319:1-117
  wire signed [63:0] c$out1_case_alt;
  // spec.hs:298:1-53
  wire signed [63:0] dta;
  // spec.hs:298:1-53
  wire [7:0] tag;
  // spec.hs:298:1-53
  wire [7:0] tagToMatch;
  wire [71:0] result_29;
  // spec.hs:456:1-127
  reg [71:0] result_30 = {8'd23,   64'sd0};
  // spec.hs:456:1-127
  wire  b_3;
  // spec.hs:298:1-53
  reg signed [63:0] c$ds_app_arg = (64'sd0);
  wire [215:0] result_31;
  // spec.hs:91:34-42
  wire  x0_5;
  // spec.hs:91:34-42
  wire  x1_5;
  // spec.hs:462:1-155
  reg [215:0] result_32 = {{8'd23,   64'sd0},   {8'd23,   64'sd0},   {8'd23,   64'sd0}};
  // spec.hs:462:1-155
  wire [215:0] t_4;
  wire signed [63:0] x_6;
  wire signed [63:0] y_5;
  // spec.hs:319:1-117
  wire signed [63:0] c$out0_case_alt;
  // spec.hs:298:1-53
  wire signed [63:0] dta_0;
  // spec.hs:298:1-53
  wire [7:0] tag_0;
  // spec.hs:298:1-53
  wire [7:0] tagToMatch_0;
  // spec.hs:319:1-117
  wire signed [63:0] c$out0_case_alt_0;
  // spec.hs:298:1-53
  wire signed [63:0] dta_1;
  // spec.hs:298:1-53
  wire [7:0] tagToMatch_1;
  // spec.hs:298:1-53
  wire [7:0] tag_1;
  wire [71:0] result_33;
  // spec.hs:446:1-127
  reg [71:0] result_34 = {8'd23,   64'sd0};
  // spec.hs:446:1-127
  wire  b_4;
  // spec.hs:298:1-53
  reg signed [63:0] c$ds_app_arg_0 = (64'sd0);
  wire [71:0] result_35;
  // spec.hs:451:1-127
  reg [71:0] result_36 = {8'd23,   64'sd0};
  // spec.hs:451:1-127
  wire  b_5;
  // spec.hs:319:1-117
  reg signed [63:0] c$input1Win_app_arg = (64'sd0);
  // spec.hs:319:1-117
  wire [194:0] inputs_3;
  wire [4:0] c$app_arg_8;
  wire  result_37;
  wire [359:0] c$app_arg_9;
  wire [71:0] result_38;
  wire [215:0] c$app_arg_10;
  wire [71:0] result_39;
  wire [143:0] c$app_arg_11;
  wire [71:0] result_40;
  // spec.hs:436:9-81
  reg [7:0] t_5 = 8'd1;
  wire [7:0] result_41;
  // spec.hs:436:9-81
  wire  b_6;
  // spec.hs:436:9-81
  wire [7:0] f1;
  wire [7:0] result_42;
  // spec.hs:319:1-117
  wire  pOut2;
  // spec.hs:436:9-81
  reg [7:0] t_6 = 8'd1;
  wire [7:0] result_43;
  // spec.hs:436:9-81
  wire  b_7;
  // spec.hs:436:9-81
  wire [7:0] f1_0;
  wire [7:0] result_44;
  // spec.hs:319:1-117
  wire  c$ds5_case_alt;
  // spec.hs:92:34-42
  wire  x1_6;
  // spec.hs:92:34-42
  wire  x0_6;
  // spec.hs:436:9-81
  reg [7:0] t_7 = 8'd1;
  wire [7:0] result_45;
  // spec.hs:436:9-81
  wire  b_8;
  // spec.hs:436:9-81
  wire [7:0] f1_1;
  wire [7:0] result_46;
  // spec.hs:319:1-117
  wire  c$ds4_case_alt;
  // spec.hs:91:34-42
  wire  x1_7;
  // spec.hs:91:34-42
  wire  x0_7;
  wire [5:0] c$app_arg_12;
  wire [1:0] result_47;
  // spec.hs:319:1-117
  wire [1:0] pOut1;
  wire [5:0] c$app_arg_13;
  wire [1:0] result_48;
  // spec.hs:319:1-117
  wire [1:0] pOut0;
  wire [1:0] c$app_arg_14;
  wire  result_49;
  // spec.hs:436:9-81
  reg [7:0] t_8 = 8'd1;
  wire [7:0] result_50;
  // spec.hs:436:9-81
  wire  b_9;
  // spec.hs:436:9-81
  wire [7:0] f1_2;
  wire [7:0] result_51;
  // spec.hs:319:1-117
  wire  pIn2_0;
  wire [1:0] c$app_arg_15;
  wire  result_52;
  // spec.hs:436:9-81
  reg [7:0] t_9 = 8'd1;
  wire [7:0] result_53;
  // spec.hs:436:9-81
  wire  b_10;
  // spec.hs:436:9-81
  wire [7:0] f1_3;
  wire [7:0] result_54;
  // spec.hs:319:1-117
  wire  pIn1_0;
  wire [1:0] c$app_arg_16;
  wire  result_55;
  // spec.hs:436:9-81
  reg [7:0] t_10 = 8'd1;
  wire [7:0] result_56;
  // spec.hs:436:9-81
  wire  b_11;
  // spec.hs:436:9-81
  wire [7:0] f1_4;
  wire [7:0] result_57;
  // spec.hs:319:1-117
  wire  pIn0_0;
  // spec.hs:319:1-117
  wire [7:0] pacings;
  wire [207:0] result_58;
  reg [205:0] c$app_arg_17 = {{{64'sd0,   1'b0},   {64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,
                                                                1'b0},   {1'b0,
                                                                          1'b0,
                                                                          1'b0,
                                                                          {1'b0,
                                                                           1'b0},
                                                                          {1'b0,
                                                                           1'b0},
                                                                          1'b0}};
  wire [205:0] c$case_alt;
  wire [205:0] c$case_alt_0;
  wire [205:0] c$case_alt_1;
  reg [205:0] c$case_alt_2;
  reg [205:0] c$case_alt_3;
  wire [205:0] c$case_alt_4;
  reg  c$app_arg_18 = 1'b0;
  wire  c$case_alt_5;
  wire  c$case_alt_6;
  wire  c$case_alt_7;
  wire  c$case_alt_8;
  reg  c$case_alt_9;
  reg  c$app_arg_19 = 1'b0;
  wire  c$case_alt_10;
  wire  c$case_alt_11;
  wire  c$case_alt_12;
  // spec.hs:164:1-78
  reg [411:0] buffer = {{{{64'sd0,   1'b0},   {64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,
                                                                 1'b0},
  {1'b0,   1'b0,   1'b0,   {1'b0,   1'b0},   {1'b0,   1'b0},   1'b0}},
 {{{64'sd0,   1'b0},   {64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,
                                                                 1'b0},
  {1'b0,   1'b0,   1'b0,   {1'b0,   1'b0},   {1'b0,   1'b0},   1'b0}}};
  // spec.hs:164:1-78
  wire [411:0] c$buffer_case_alt;
  // spec.hs:164:1-78
  wire [411:0] c$buffer_case_alt_0;
  // spec.hs:164:1-78
  wire [411:0] c$buffer_case_alt_1;
  // spec.hs:164:1-78
  wire [205:0] qData;
  // spec.hs:164:1-78
  wire signed [63:0] x_7;
  // spec.hs:164:1-78
  reg signed [63:0] cursor = (64'sd0);
  // spec.hs:164:1-78
  wire signed [63:0] c$cursor_case_alt;
  // spec.hs:164:1-78
  wire signed [63:0] c$cursor_case_alt_0;
  // spec.hs:164:1-78
  wire signed [63:0] c$cursor_case_alt_1;
  // spec.hs:164:1-78
  wire  c$cursor_case_scrut;
  // spec.hs:164:1-78
  wire signed [63:0] c$cursor_case_alt_2;
  // spec.hs:164:1-78
  reg signed [63:0] c$cursor_case_alt_3;
  // spec.hs:164:1-78
  wire signed [63:0] c$cursor_case_alt_4;
  // spec.hs:564:1-141
  wire  qPopValid;
  // spec.hs:564:1-141
  wire  qPush;
  // spec.hs:564:1-141
  wire  qPop;
  wire [194:0] inputs;
  wire [1343:0] c$vec;
  wire [703:0] c$vec_0;
  wire [383:0] c$vec_1;
  wire signed [63:0] x_projection_33;
  wire signed [63:0] x_projection_34;
  wire [447:0] c$t_case_alt_sel_alt_t_0;
  wire [447:0] c$t_case_alt_sel_alt_f_0;
  wire signed [63:0] x_projection_35;
  wire [1407:0] c$t_case_alt_sel_alt_t_3;
  wire [1407:0] c$t_case_alt_sel_alt_f_3;
  wire [8:0] c$vec2;
  wire signed [63:0] x_projection_37;
  wire [767:0] c$t_case_alt_sel_alt_t_6;
  wire [767:0] c$t_case_alt_sel_alt_f_6;
  wire [8:0] c$vec2_0;
  wire [8:0] c$vec2_1;
  wire [8:0] c$vec2_2;
  wire [287:0] t_projection_3;
  wire [287:0] t_projection_4;
  wire signed [63:0] c$tte_rhs;
  wire [617:0] c$buffer_case_alt_sel_alt_t_1;
  wire [617:0] c$buffer_case_alt_sel_alt_f_2;
  wire signed [63:0] c$tte_rhs_0;
  wire [207:0] result;
  wire [194:0] result_0;
  wire [64:0] result_0_0;
  wire [64:0] result_0_1;
  wire [64:0] result_0_2;
  wire [12:0] result_1;
  wire [2:0] result_1_4_12;
  wire [5:0] result_1_5_16;

  assign inputs = {{inputs_0_0,   inputs_0_1},
                   {inputs_1_0,   inputs_1_1},   {inputs_2_0,
                                                  inputs_2_1}};

  assign result_2 = timer0Over ? (64'sd2000) : ((x + 64'sd2000));

  assign x = result_3;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_3_register
    if ( rst) begin
      result_3 <= (64'sd0);
    end else if (en) begin
      result_3 <= result_2;
    end
  end
  // register end

  assign result_4 = {inputs[130:130] | (inputs[65:65] | (inputs[0:0] | timer0Over)),
                     {inputs,   {timer0Over,   timer0Over,
                                 timer0Over},   {pIn0,   pIn1,   pIn2,   {pIn0,
                                                                          pIn1},   {pIn1,   pIn2},   timer0Over}}};

  assign pIn0 = inputs[130:130];

  assign pIn1 = inputs[65:65];

  assign pIn2 = inputs[0:0];

  assign timer0Over = result_3 >= (64'sd1000000);

  assign result_5 = {{1'b1,   {{result_25,
                                result_26},   {result_23,   result_24},
                               {$signed(result_8[63:0]),   result_6}}},
                     {slides,   {result_55,   result_52,
                                 result_49,   x0_0 & x1_0,   x0 & x1,
                                 result_37}}};

  assign x1 = result_47[0:0];

  assign x0 = result_47[1:1];

  assign x1_0 = result_48[0:0];

  assign x0_0 = result_48[1:1];

  wire  iterateI_ho1_0_arg0;
  wire  iterateI_ho1_0_res;
  wire  iterateI_ho1_1_res;
  wire  iterateI_ho1_2_res;
  wire  iterateI_ho1_3_res;
  wire  iterateI_ho1_4_res;
  assign iterateI_ho1_0_arg0 = pOut2;

  reg  c$bb_res_res = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_delay
    if (en) begin
      c$bb_res_res <= iterateI_ho1_0_arg0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res = c$bb_res_res;



  reg  c$bb_res_res_0 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_0_delay
    if (en) begin
      c$bb_res_res_0 <= iterateI_ho1_0_res;
    end
  end
  // delay end

  assign iterateI_ho1_1_res = c$bb_res_res_0;



  reg  c$bb_res_res_1 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_1_delay
    if (en) begin
      c$bb_res_res_1 <= iterateI_ho1_1_res;
    end
  end
  // delay end

  assign iterateI_ho1_2_res = c$bb_res_res_1;



  reg  c$bb_res_res_2 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_2_delay
    if (en) begin
      c$bb_res_res_2 <= iterateI_ho1_2_res;
    end
  end
  // delay end

  assign iterateI_ho1_3_res = c$bb_res_res_2;



  reg  c$bb_res_res_3 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_3_delay
    if (en) begin
      c$bb_res_res_3 <= iterateI_ho1_3_res;
    end
  end
  // delay end

  assign iterateI_ho1_4_res = c$bb_res_res_3;



  assign c$app_arg = {pOut2,
                      iterateI_ho1_0_res,   iterateI_ho1_1_res,
                      iterateI_ho1_2_res,   iterateI_ho1_3_res,
                      iterateI_ho1_4_res};



  assign result_6 = c$app_arg[1-1:0];

  assign result_7 = b ? t : result_8;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_8_register
    if ( rst) begin
      result_8 <= {8'd23,   64'sd0};
    end else if (en) begin
      result_8 <= result_7;
    end
  end
  // register end

  assign b = result_37;

  assign t = {result_22[31:24],   (x_1 + y_0)};

  assign c$vec = window_0[1343:0];

  wire [1279:0] vec;
  wire signed [63:0] acc_5_0;
  wire signed [63:0] acc_1;
  wire signed [63:0] acc_2;
  wire signed [63:0] acc_3;
  wire signed [63:0] acc_4;
  wire signed [63:0] acc_5;
  wire signed [63:0] acc_6;
  wire signed [63:0] acc_7;
  wire signed [63:0] acc_8;
  wire signed [63:0] acc_9;
  wire signed [63:0] acc_10;
  wire signed [63:0] acc_11;
  wire signed [63:0] acc_12;
  wire signed [63:0] acc_13;
  wire signed [63:0] acc_14;
  wire signed [63:0] acc_15;
  wire signed [63:0] acc_16;
  wire signed [63:0] acc_17;
  wire signed [63:0] acc_18;
  wire signed [63:0] acc_19;
  wire signed [63:0] acc_20;
  wire signed [63:0] acc_1_0;
  wire signed [63:0] acc_1_1;
  wire signed [63:0] acc_1_2;
  wire signed [63:0] acc_1_3;
  wire signed [63:0] acc_1_4;
  wire signed [63:0] acc_1_5;
  wire signed [63:0] acc_1_6;
  wire signed [63:0] acc_1_7;
  wire signed [63:0] acc_1_8;
  wire signed [63:0] acc_1_9;
  wire signed [63:0] acc_2_0;
  wire signed [63:0] acc_2_1;
  wire signed [63:0] acc_2_2;
  wire signed [63:0] acc_2_3;
  wire signed [63:0] acc_3_0;
  wire signed [63:0] acc_3_1;
  wire signed [63:0] acc_4_0;
  wire signed [63:0] acc_2_4;
  assign ds1 = acc_5_0;

  assign vec = (c$vec[1280-1 : 0]);

  assign acc_1 = $signed(vec[1279:1216]);

  assign acc_2 = $signed(vec[1215:1152]);

  assign acc_3 = $signed(vec[1151:1088]);

  assign acc_4 = $signed(vec[1087:1024]);

  assign acc_5 = $signed(vec[1023:960]);

  assign acc_6 = $signed(vec[959:896]);

  assign acc_7 = $signed(vec[895:832]);

  assign acc_8 = $signed(vec[831:768]);

  assign acc_9 = $signed(vec[767:704]);

  assign acc_10 = $signed(vec[703:640]);

  assign acc_11 = $signed(vec[639:576]);

  assign acc_12 = $signed(vec[575:512]);

  assign acc_13 = $signed(vec[511:448]);

  assign acc_14 = $signed(vec[447:384]);

  assign acc_15 = $signed(vec[383:320]);

  assign acc_16 = $signed(vec[319:256]);

  assign acc_17 = $signed(vec[255:192]);

  assign acc_18 = $signed(vec[191:128]);

  assign acc_19 = $signed(vec[127:64]);

  assign acc_20 = $signed(vec[63:0]);

  wire signed [63:0] x_9;
  wire signed [63:0] y_6;
  wire signed [63:0] c$case_alt_13;
  assign acc_1_0 = c$case_alt_13;

  assign x_9 = acc_1;

  assign y_6 = acc_2;

  assign c$case_alt_13 = (x_9 + y_6);



  wire signed [63:0] x_10;
  wire signed [63:0] y_7;
  wire signed [63:0] c$case_alt_14;
  assign acc_1_1 = c$case_alt_14;

  assign x_10 = acc_3;

  assign y_7 = acc_4;

  assign c$case_alt_14 = (x_10 + y_7);



  wire signed [63:0] x_11;
  wire signed [63:0] y_8;
  wire signed [63:0] c$case_alt_15;
  assign acc_1_2 = c$case_alt_15;

  assign x_11 = acc_5;

  assign y_8 = acc_6;

  assign c$case_alt_15 = (x_11 + y_8);



  wire signed [63:0] x_12;
  wire signed [63:0] y_9;
  wire signed [63:0] c$case_alt_16;
  assign acc_1_3 = c$case_alt_16;

  assign x_12 = acc_7;

  assign y_9 = acc_8;

  assign c$case_alt_16 = (x_12 + y_9);



  wire signed [63:0] x_13;
  wire signed [63:0] y_10;
  wire signed [63:0] c$case_alt_17;
  assign acc_1_4 = c$case_alt_17;

  assign x_13 = acc_9;

  assign y_10 = acc_10;

  assign c$case_alt_17 = (x_13 + y_10);



  wire signed [63:0] x_14;
  wire signed [63:0] y_11;
  wire signed [63:0] c$case_alt_18;
  assign acc_1_5 = c$case_alt_18;

  assign x_14 = acc_11;

  assign y_11 = acc_12;

  assign c$case_alt_18 = (x_14 + y_11);



  wire signed [63:0] x_15;
  wire signed [63:0] y_12;
  wire signed [63:0] c$case_alt_19;
  assign acc_1_6 = c$case_alt_19;

  assign x_15 = acc_13;

  assign y_12 = acc_14;

  assign c$case_alt_19 = (x_15 + y_12);



  wire signed [63:0] x_16;
  wire signed [63:0] y_13;
  wire signed [63:0] c$case_alt_20;
  assign acc_1_7 = c$case_alt_20;

  assign x_16 = acc_15;

  assign y_13 = acc_16;

  assign c$case_alt_20 = (x_16 + y_13);



  wire signed [63:0] x_17;
  wire signed [63:0] y_14;
  wire signed [63:0] c$case_alt_21;
  assign acc_1_8 = c$case_alt_21;

  assign x_17 = acc_17;

  assign y_14 = acc_18;

  assign c$case_alt_21 = (x_17 + y_14);



  wire signed [63:0] x_18;
  wire signed [63:0] y_15;
  wire signed [63:0] c$case_alt_22;
  assign acc_1_9 = c$case_alt_22;

  assign x_18 = acc_19;

  assign y_15 = acc_20;

  assign c$case_alt_22 = (x_18 + y_15);



  wire signed [63:0] x_19;
  wire signed [63:0] y_16;
  wire signed [63:0] c$case_alt_23;
  assign acc_2_0 = c$case_alt_23;

  assign x_19 = acc_1_0;

  assign y_16 = acc_1_1;

  assign c$case_alt_23 = (x_19 + y_16);



  wire signed [63:0] x_20;
  wire signed [63:0] y_17;
  wire signed [63:0] c$case_alt_24;
  assign acc_2_1 = c$case_alt_24;

  assign x_20 = acc_1_2;

  assign y_17 = acc_1_3;

  assign c$case_alt_24 = (x_20 + y_17);



  wire signed [63:0] x_21;
  wire signed [63:0] y_18;
  wire signed [63:0] c$case_alt_25;
  assign acc_2_2 = c$case_alt_25;

  assign x_21 = acc_1_4;

  assign y_18 = acc_1_5;

  assign c$case_alt_25 = (x_21 + y_18);



  wire signed [63:0] x_22;
  wire signed [63:0] y_19;
  wire signed [63:0] c$case_alt_26;
  assign acc_2_3 = c$case_alt_26;

  assign x_22 = acc_1_6;

  assign y_19 = acc_1_7;

  assign c$case_alt_26 = (x_22 + y_19);



  wire signed [63:0] x_23;
  wire signed [63:0] y_20;
  wire signed [63:0] c$case_alt_27;
  assign acc_2_4 = c$case_alt_27;

  assign x_23 = acc_1_8;

  assign y_20 = acc_1_9;

  assign c$case_alt_27 = (x_23 + y_20);



  wire signed [63:0] x_24;
  wire signed [63:0] y_21;
  wire signed [63:0] c$case_alt_28;
  assign acc_3_0 = c$case_alt_28;

  assign x_24 = acc_2_0;

  assign y_21 = acc_2_1;

  assign c$case_alt_28 = (x_24 + y_21);



  wire signed [63:0] x_25;
  wire signed [63:0] y_22;
  wire signed [63:0] c$case_alt_29;
  assign acc_3_1 = c$case_alt_29;

  assign x_25 = acc_2_2;

  assign y_22 = acc_2_3;

  assign c$case_alt_29 = (x_25 + y_22);



  wire signed [63:0] x_26;
  wire signed [63:0] y_23;
  wire signed [63:0] c$case_alt_30;
  assign acc_4_0 = c$case_alt_30;

  assign x_26 = acc_3_0;

  assign y_23 = acc_3_1;

  assign c$case_alt_30 = (x_26 + y_23);



  wire signed [63:0] x_27;
  wire signed [63:0] y_24;
  wire signed [63:0] c$case_alt_31;
  assign acc_5_0 = c$case_alt_31;

  assign x_27 = acc_4_0;

  assign y_24 = acc_2_4;

  assign c$case_alt_31 = (x_27 + y_24);





  assign x_0 = ds;

  assign y = ds1;

  assign c$vec_0 = window_1[703:0];

  wire [639:0] vec_0;
  wire signed [63:0] acc_4_0_8;
  wire signed [63:0] acc_0_11;
  wire signed [63:0] acc_0_12;
  wire signed [63:0] acc_0_13;
  wire signed [63:0] acc_0_14;
  wire signed [63:0] acc_0_15;
  wire signed [63:0] acc_0_16;
  wire signed [63:0] acc_0_17;
  wire signed [63:0] acc_0_18;
  wire signed [63:0] acc_0_19;
  wire signed [63:0] acc_0_20;
  wire signed [63:0] acc_1_0_0;
  wire signed [63:0] acc_1_1_1;
  wire signed [63:0] acc_1_2_2;
  wire signed [63:0] acc_1_3_3;
  wire signed [63:0] acc_2_0_5;
  wire signed [63:0] acc_2_1_6;
  wire signed [63:0] acc_3_0_7;
  wire signed [63:0] acc_1_4_4;
  assign ds = acc_4_0_8;

  assign vec_0 = (c$vec_0[640-1 : 0]);

  assign acc_0_11 = $signed(vec_0[639:576]);

  assign acc_0_12 = $signed(vec_0[575:512]);

  assign acc_0_13 = $signed(vec_0[511:448]);

  assign acc_0_14 = $signed(vec_0[447:384]);

  assign acc_0_15 = $signed(vec_0[383:320]);

  assign acc_0_16 = $signed(vec_0[319:256]);

  assign acc_0_17 = $signed(vec_0[255:192]);

  assign acc_0_18 = $signed(vec_0[191:128]);

  assign acc_0_19 = $signed(vec_0[127:64]);

  assign acc_0_20 = $signed(vec_0[63:0]);

  wire signed [63:0] x_28;
  wire signed [63:0] y_26;
  wire signed [63:0] c$case_alt_32;
  assign acc_1_0_0 = c$case_alt_32;

  assign x_28 = acc_0_11;

  assign y_26 = acc_0_12;

  assign c$case_alt_32 = (x_28 + y_26);



  wire signed [63:0] x_29;
  wire signed [63:0] y_27;
  wire signed [63:0] c$case_alt_33;
  assign acc_1_1_1 = c$case_alt_33;

  assign x_29 = acc_0_13;

  assign y_27 = acc_0_14;

  assign c$case_alt_33 = (x_29 + y_27);



  wire signed [63:0] x_30;
  wire signed [63:0] y_28;
  wire signed [63:0] c$case_alt_34;
  assign acc_1_2_2 = c$case_alt_34;

  assign x_30 = acc_0_15;

  assign y_28 = acc_0_16;

  assign c$case_alt_34 = (x_30 + y_28);



  wire signed [63:0] x_31;
  wire signed [63:0] y_29;
  wire signed [63:0] c$case_alt_35;
  assign acc_1_3_3 = c$case_alt_35;

  assign x_31 = acc_0_17;

  assign y_29 = acc_0_18;

  assign c$case_alt_35 = (x_31 + y_29);



  wire signed [63:0] x_32;
  wire signed [63:0] y_30;
  wire signed [63:0] c$case_alt_36;
  assign acc_1_4_4 = c$case_alt_36;

  assign x_32 = acc_0_19;

  assign y_30 = acc_0_20;

  assign c$case_alt_36 = (x_32 + y_30);



  wire signed [63:0] x_33;
  wire signed [63:0] y_31;
  wire signed [63:0] c$case_alt_37;
  assign acc_2_0_5 = c$case_alt_37;

  assign x_33 = acc_1_0_0;

  assign y_31 = acc_1_1_1;

  assign c$case_alt_37 = (x_33 + y_31);



  wire signed [63:0] x_34;
  wire signed [63:0] y_32;
  wire signed [63:0] c$case_alt_38;
  assign acc_2_1_6 = c$case_alt_38;

  assign x_34 = acc_1_2_2;

  assign y_32 = acc_1_3_3;

  assign c$case_alt_38 = (x_34 + y_32);



  wire signed [63:0] x_35;
  wire signed [63:0] y_33;
  wire signed [63:0] c$case_alt_39;
  assign acc_3_0_7 = c$case_alt_39;

  assign x_35 = acc_2_0_5;

  assign y_33 = acc_2_1_6;

  assign c$case_alt_39 = (x_35 + y_33);



  wire signed [63:0] x_36;
  wire signed [63:0] y_34;
  wire signed [63:0] c$case_alt_40;
  assign acc_4_0_8 = c$case_alt_40;

  assign x_36 = acc_3_0_7;

  assign y_34 = acc_1_4_4;

  assign c$case_alt_40 = (x_36 + y_34);





  assign c$vec_1 = window[383:0];

  wire [319:0] vec_1;
  wire signed [63:0] acc_3_0_12;
  wire signed [63:0] acc_0_22;
  wire signed [63:0] acc_0_23;
  wire signed [63:0] acc_0_24;
  wire signed [63:0] acc_0_25;
  wire signed [63:0] acc_1_0_9;
  wire signed [63:0] acc_1_1_10;
  wire signed [63:0] acc_2_0_11;
  wire signed [63:0] acc_0_26;
  assign ds1_0 = acc_3_0_12;

  assign vec_1 = (c$vec_1[320-1 : 0]);

  assign acc_0_22 = $signed(vec_1[319:256]);

  assign acc_0_23 = $signed(vec_1[255:192]);

  assign acc_0_24 = $signed(vec_1[191:128]);

  assign acc_0_25 = $signed(vec_1[127:64]);

  assign acc_0_26 = $signed(vec_1[63:0]);

  wire signed [63:0] x_37;
  wire signed [63:0] y_35;
  wire signed [63:0] c$case_alt_41;
  assign acc_1_0_9 = c$case_alt_41;

  assign x_37 = acc_0_22;

  assign y_35 = acc_0_23;

  assign c$case_alt_41 = (x_37 + y_35);



  wire signed [63:0] x_38;
  wire signed [63:0] y_36;
  wire signed [63:0] c$case_alt_42;
  assign acc_1_1_10 = c$case_alt_42;

  assign x_38 = acc_0_24;

  assign y_36 = acc_0_25;

  assign c$case_alt_42 = (x_38 + y_36);



  wire signed [63:0] x_39;
  wire signed [63:0] y_37;
  wire signed [63:0] c$case_alt_43;
  assign acc_2_0_11 = c$case_alt_43;

  assign x_39 = acc_1_0_9;

  assign y_37 = acc_1_1_10;

  assign c$case_alt_43 = (x_39 + y_37);



  wire signed [63:0] x_40;
  wire signed [63:0] y_38;
  wire signed [63:0] c$case_alt_44;
  assign acc_3_0_12 = c$case_alt_44;

  assign x_40 = acc_2_0_11;

  assign y_38 = acc_0_26;

  assign c$case_alt_44 = (x_40 + y_38);





  assign x_projection_33 = (x_0 + y);

  assign x_1 = x_projection_33;

  assign y_0 = ds1_0;

  assign y_1 = result_14;

  assign x_projection_34 = $signed(win[384-1 -: 64]);

  assign x_2 = x_projection_34;

  assign win = window[383:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : window_register
    if ( rst) begin
      window <= {8'd23,   {64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0}};
    end else if (en) begin
      window <= result_9;
    end
  end
  // register end

  assign result_9 = b_0 ? t_0 : window;

  assign t_0 = {result_39[7:0],   result_10};

  assign result_10 = result_11 ? c$t_case_alt : c$t_case_alt_0;

  assign c$t_case_alt_sel_alt_t_0 = ({64'sd0,lastBucketUpdated});

  assign c$t_case_alt_sel_alt_f_0 = ({64'sd0,win});

  assign c$t_case_alt = c$b_case_alt ? c$t_case_alt_sel_alt_t_0[447:64] : c$t_case_alt_sel_alt_f_0[447:64];

  assign c$t_case_alt_0 = c$b_case_alt ? lastBucketUpdated : win;

  // vector replace begin
  genvar i_3;
  generate
  for (i_3=0;i_3<6;i_3=i_3+1) begin : vector_replace
    assign lastBucketUpdated[(5-i_3)*64+:64] = (64'sd0) == i_3 ? ((x_2 + y_1)) : win[(5-i_3)*64+:64];
  end
  endgenerate
  // vector replace end

  assign b_0 = c$b_case_alt | result_11;

  assign c$b_case_alt = x0_1 & x1_1;

  assign x1_1 = result_16[0:0];

  assign x0_1 = result_16[1:1];

  wire  iterateI_ho1_0_arg0_0;
  wire  iterateI_ho1_0_res_0;
  wire  iterateI_ho1_1_res_0;
  wire  iterateI_ho1_2_res_0;
  assign iterateI_ho1_0_arg0_0 = slides[0:0];

  reg  c$bb_res_res_4 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_4_delay
    if (en) begin
      c$bb_res_res_4 <= iterateI_ho1_0_arg0_0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_0 = c$bb_res_res_4;



  reg  c$bb_res_res_5 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_5_delay
    if (en) begin
      c$bb_res_res_5 <= iterateI_ho1_0_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_0 = c$bb_res_res_5;



  reg  c$bb_res_res_6 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_6_delay
    if (en) begin
      c$bb_res_res_6 <= iterateI_ho1_1_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_0 = c$bb_res_res_6;



  assign c$app_arg_0 = {slides[0:0],
                        iterateI_ho1_0_res_0,   iterateI_ho1_1_res_0,
                        iterateI_ho1_2_res_0};



  assign result_11 = c$app_arg_0[1-1:0];

  assign y_2 = result_14;

  assign x_projection_35 = $signed(win_0[1344-1 -: 64]);

  assign x_3 = x_projection_35;

  assign win_0 = window_0[1343:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : window_0_register
    if ( rst) begin
      window_0 <= {8'd23,   {64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,
             64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,
             64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0}};
    end else if (en) begin
      window_0 <= result_12;
    end
  end
  // register end

  assign result_12 = b_1 ? t_1 : window_0;

  assign t_1 = {result_39[15:8],   result_13};

  assign result_13 = result_15 ? c$t_case_alt_1 : c$t_case_alt_2;

  assign c$t_case_alt_sel_alt_t_3 = ({64'sd0,lastBucketUpdated_0});

  assign c$t_case_alt_sel_alt_f_3 = ({64'sd0,win_0});

  assign c$t_case_alt_1 = c$b_case_alt_0 ? c$t_case_alt_sel_alt_t_3[1407:64] : c$t_case_alt_sel_alt_f_3[1407:64];

  assign c$t_case_alt_2 = c$b_case_alt_0 ? lastBucketUpdated_0 : win_0;

  // vector replace begin
  genvar i_4;
  generate
  for (i_4=0;i_4<21;i_4=i_4+1) begin : vector_replace_0
    assign lastBucketUpdated_0[(20-i_4)*64+:64] = (64'sd0) == i_4 ? ((x_3 + y_2)) : win_0[(20-i_4)*64+:64];
  end
  endgenerate
  // vector replace end

  assign b_1 = c$b_case_alt_0 | result_15;

  assign c$b_case_alt_0 = x0_2 & x1_2;

  assign x1_2 = result_16[0:0];

  assign x0_2 = result_16[1:1];

  assign c$vec2 = (ws[9-1 : 0]);

  // zipWith start
  genvar i_5;
  generate
  for (i_5 = 0; i_5 < 3; i_5 = i_5 + 1) begin : zipWith
    wire [71:0] zipWith_in1;
    assign zipWith_in1 = result_28[i_5*72+:72];
    wire [2:0] zipWith_in2;
    assign zipWith_in2 = c$vec2[i_5*3+:3];
    wire [74:0] c$n;
    assign c$n = {zipWith_in1,   zipWith_in2};


    assign c$ws_app_arg[i_5*75+:75] = c$n;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_6;
  generate
  for (i_6=0; i_6 < 3; i_6 = i_6 + 1) begin : imap
    wire [2-1:0] map_index;
    wire [74:0] map_in;
    assign map_in = c$ws_app_arg[i_6*75+:75];
    wire [2:0] map_out;

    assign map_index = 2'd2 - i_6[0+:2];
    wire [2:0] c$case_alt_45;
    // spec.hs:285:1-63
    wire [7:0] t_12;
    // spec.hs:285:1-63
    wire [71:0] x_41;
    assign map_out = c$case_alt_45;

    assign c$case_alt_45 = (t_12 == result_39[39:32]) ? {1'b1,map_index} : map_in[2:0];

    assign t_12 = x_41[71:64];

    assign x_41 = map_in[74:3];


    assign c$ws_app_arg_0[i_6*3+:3] = map_out;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray [0:3-1];
  genvar i_7;
  generate
  for (i_7=0; i_7 < 3; i_7=i_7+1) begin : mk_array
    assign vecArray[(3-1)-i_7] = result_28[i_7*72+:72];
  end
  endgenerate
  assign c$case_scrut = vecArray[($unsigned({{(64-2) {1'b0}},i}))];
  // index end

  assign c$case_scrut_0 = ws[12-1 -: 3];

  assign result_14 = c$case_scrut_0[2:2] ? $signed(c$case_scrut[63:0]) : (64'sd0);

  assign i = c$case_scrut_0[1:0];

  assign ws = {c$ws_app_arg_0,{1'b0,2'bxx}};

  wire  iterateI_ho1_0_arg0_1;
  wire  iterateI_ho1_0_res_1;
  wire  iterateI_ho1_1_res_1;
  wire  iterateI_ho1_2_res_1;
  assign iterateI_ho1_0_arg0_1 = slides[1:1];

  reg  c$bb_res_res_7 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_7_delay
    if (en) begin
      c$bb_res_res_7 <= iterateI_ho1_0_arg0_1;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_1 = c$bb_res_res_7;



  reg  c$bb_res_res_8 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_8_delay
    if (en) begin
      c$bb_res_res_8 <= iterateI_ho1_0_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_1 = c$bb_res_res_8;



  reg  c$bb_res_res_9 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_9_delay
    if (en) begin
      c$bb_res_res_9 <= iterateI_ho1_1_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_1 = c$bb_res_res_9;



  assign c$app_arg_1 = {slides[1:1],
                        iterateI_ho1_0_res_1,   iterateI_ho1_1_res_1,
                        iterateI_ho1_2_res_1};



  assign result_15 = c$app_arg_1[1-1:0];

  wire [1:0] iterateI_ho1_0_res_2;
  wire [1:0] iterateI_ho1_1_res_2;
  wire [1:0] iterateI_ho1_2_res_2;
  reg [1:0] c$bb_res_res_10 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_10_delay
    if (en) begin
      c$bb_res_res_10 <= pOut1;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_2 = c$bb_res_res_10;



  reg [1:0] c$bb_res_res_11 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_11_delay
    if (en) begin
      c$bb_res_res_11 <= iterateI_ho1_0_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_2 = c$bb_res_res_11;



  reg [1:0] c$bb_res_res_12 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_12_delay
    if (en) begin
      c$bb_res_res_12 <= iterateI_ho1_1_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_2 = c$bb_res_res_12;



  assign c$app_arg_2 = {pOut1,
                        iterateI_ho1_0_res_2,   iterateI_ho1_1_res_2,
                        iterateI_ho1_2_res_2};



  assign result_16 = c$app_arg_2[2-1:0];

  assign y_3 = result_19;

  assign x_projection_37 = $signed(win_1[704-1 -: 64]);

  assign x_4 = x_projection_37;

  assign win_1 = window_1[703:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : window_1_register
    if ( rst) begin
      window_1 <= {8'd23,   {64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0,
             64'sd0,   64'sd0,   64'sd0,   64'sd0}};
    end else if (en) begin
      window_1 <= result_17;
    end
  end
  // register end

  assign result_17 = b_2 ? t_2 : window_1;

  assign t_2 = {result_39[23:16],   result_18};

  assign result_18 = result_20 ? c$t_case_alt_3 : c$t_case_alt_4;

  assign c$t_case_alt_sel_alt_t_6 = ({64'sd0,lastBucketUpdated_1});

  assign c$t_case_alt_sel_alt_f_6 = ({64'sd0,win_1});

  assign c$t_case_alt_3 = c$b_case_alt_1 ? c$t_case_alt_sel_alt_t_6[767:64] : c$t_case_alt_sel_alt_f_6[767:64];

  assign c$t_case_alt_4 = c$b_case_alt_1 ? lastBucketUpdated_1 : win_1;

  // vector replace begin
  genvar i_9;
  generate
  for (i_9=0;i_9<11;i_9=i_9+1) begin : vector_replace_1
    assign lastBucketUpdated_1[(10-i_9)*64+:64] = (64'sd0) == i_9 ? ((x_4 + y_3)) : win_1[(10-i_9)*64+:64];
  end
  endgenerate
  // vector replace end

  assign b_2 = c$b_case_alt_1 | result_20;

  assign c$b_case_alt_1 = x0_3 & x1_3;

  assign x1_3 = result_21[0:0];

  assign x0_3 = result_21[1:1];

  assign c$vec2_0 = (ws_0[9-1 : 0]);

  // zipWith start
  genvar i_10;
  generate
  for (i_10 = 0; i_10 < 3; i_10 = i_10 + 1) begin : zipWith_0
    wire [71:0] zipWith_in1_0;
    assign zipWith_in1_0 = result_32[i_10*72+:72];
    wire [2:0] zipWith_in2_0;
    assign zipWith_in2_0 = c$vec2_0[i_10*3+:3];
    wire [74:0] c$n_0;
    assign c$n_0 = {zipWith_in1_0,   zipWith_in2_0};


    assign c$ws_app_arg_1[i_10*75+:75] = c$n_0;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_11;
  generate
  for (i_11=0; i_11 < 3; i_11 = i_11 + 1) begin : imap_0
    wire [2-1:0] map_index_0;
    wire [74:0] map_in_0;
    assign map_in_0 = c$ws_app_arg_1[i_11*75+:75];
    wire [2:0] map_out_0;

    assign map_index_0 = 2'd2 - i_11[0+:2];
    wire [2:0] c$case_alt_46;
    // spec.hs:285:1-63
    wire [7:0] t_13;
    // spec.hs:285:1-63
    wire [71:0] x_42;
    assign map_out_0 = c$case_alt_46;

    assign c$case_alt_46 = (t_13 == result_39[47:40]) ? {1'b1,map_index_0} : map_in_0[2:0];

    assign t_13 = x_42[71:64];

    assign x_42 = map_in_0[74:3];


    assign c$ws_app_arg_2[i_11*3+:3] = map_out_0;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_0 [0:3-1];
  genvar i_12;
  generate
  for (i_12=0; i_12 < 3; i_12=i_12+1) begin : mk_array_0
    assign vecArray_0[(3-1)-i_12] = result_32[i_12*72+:72];
  end
  endgenerate
  assign c$case_scrut_1 = vecArray_0[($unsigned({{(64-2) {1'b0}},i_0}))];
  // index end

  assign c$case_scrut_2 = ws_0[12-1 -: 3];

  assign result_19 = c$case_scrut_2[2:2] ? $signed(c$case_scrut_1[63:0]) : (64'sd0);

  assign i_0 = c$case_scrut_2[1:0];

  assign ws_0 = {c$ws_app_arg_2,{1'b0,2'bxx}};

  wire  iterateI_ho1_0_arg0_2;
  wire  iterateI_ho1_0_res_3;
  wire  iterateI_ho1_1_res_3;
  wire  iterateI_ho1_2_res_3;
  assign iterateI_ho1_0_arg0_2 = slides[2:2];

  reg  c$bb_res_res_13 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_13_delay
    if (en) begin
      c$bb_res_res_13 <= iterateI_ho1_0_arg0_2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_3 = c$bb_res_res_13;



  reg  c$bb_res_res_14 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_14_delay
    if (en) begin
      c$bb_res_res_14 <= iterateI_ho1_0_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_3 = c$bb_res_res_14;



  reg  c$bb_res_res_15 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_15_delay
    if (en) begin
      c$bb_res_res_15 <= iterateI_ho1_1_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_3 = c$bb_res_res_15;



  assign c$app_arg_3 = {slides[2:2],
                        iterateI_ho1_0_res_3,   iterateI_ho1_1_res_3,
                        iterateI_ho1_2_res_3};



  assign result_20 = c$app_arg_3[1-1:0];

  assign slides = result_58[10:8];

  wire [1:0] iterateI_ho1_0_res_4;
  wire [1:0] iterateI_ho1_1_res_4;
  wire [1:0] iterateI_ho1_2_res_4;
  reg [1:0] c$bb_res_res_16 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_16_delay
    if (en) begin
      c$bb_res_res_16 <= pOut0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_4 = c$bb_res_res_16;



  reg [1:0] c$bb_res_res_17 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_17_delay
    if (en) begin
      c$bb_res_res_17 <= iterateI_ho1_0_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_4 = c$bb_res_res_17;



  reg [1:0] c$bb_res_res_18 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_18_delay
    if (en) begin
      c$bb_res_res_18 <= iterateI_ho1_1_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_4 = c$bb_res_res_18;



  assign c$app_arg_4 = {pOut0,
                        iterateI_ho1_0_res_4,   iterateI_ho1_1_res_4,
                        iterateI_ho1_2_res_4};



  assign result_21 = c$app_arg_4[2-1:0];

  wire [71:0] iterateI_ho1_0_arg0_3;
  wire [71:0] iterateI_ho1_0_res_5;
  wire [71:0] iterateI_ho1_1_res_5;
  wire [71:0] iterateI_ho1_2_res_5;
  assign iterateI_ho1_0_arg0_3 = {t_10,   t_9,
                                  t_8,   t_7,   t_6,   t_5,   t_7,   t_6,   t_6};

  reg [71:0] c$bb_res_res_19 = {8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_19_delay
    if (en) begin
      c$bb_res_res_19 <= iterateI_ho1_0_arg0_3;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_5 = c$bb_res_res_19;



  reg [71:0] c$bb_res_res_20 = {8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_20_delay
    if (en) begin
      c$bb_res_res_20 <= iterateI_ho1_0_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_5 = c$bb_res_res_20;



  reg [71:0] c$bb_res_res_21 = {8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_21_delay
    if (en) begin
      c$bb_res_res_21 <= iterateI_ho1_1_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_5 = c$bb_res_res_21;



  assign c$app_arg_5 = {{t_10,   t_9,   t_8,
                         t_7,   t_6,   t_5,   t_7,   t_6,   t_6},
                        iterateI_ho1_0_res_5,   iterateI_ho1_1_res_5,
                        iterateI_ho1_2_res_5};



  assign result_22 = c$app_arg_5[72-1:0];

  assign c$vec2_1 = (ws_1[9-1 : 0]);

  // zipWith start
  genvar i_13;
  generate
  for (i_13 = 0; i_13 < 3; i_13 = i_13 + 1) begin : zipWith_1
    wire [71:0] zipWith_in1_1;
    assign zipWith_in1_1 = result_28[i_13*72+:72];
    wire [2:0] zipWith_in2_1;
    assign zipWith_in2_1 = c$vec2_1[i_13*3+:3];
    wire [74:0] c$n_1;
    assign c$n_1 = {zipWith_in1_1,   zipWith_in2_1};


    assign c$ws_app_arg_3[i_13*75+:75] = c$n_1;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_14;
  generate
  for (i_14=0; i_14 < 3; i_14 = i_14 + 1) begin : imap_1
    wire [2-1:0] map_index_1;
    wire [74:0] map_in_1;
    assign map_in_1 = c$ws_app_arg_3[i_14*75+:75];
    wire [2:0] map_out_1;

    assign map_index_1 = 2'd2 - i_14[0+:2];
    wire [2:0] c$case_alt_47;
    // spec.hs:285:1-63
    wire [7:0] t_14;
    // spec.hs:285:1-63
    wire [71:0] x_43;
    assign map_out_1 = c$case_alt_47;

    assign c$case_alt_47 = (t_14 == result_38[39:32]) ? {1'b1,map_index_1} : map_in_1[2:0];

    assign t_14 = x_43[71:64];

    assign x_43 = map_in_1[74:3];


    assign c$ws_app_arg_4[i_14*3+:3] = map_out_1;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_1 [0:3-1];
  genvar i_15;
  generate
  for (i_15=0; i_15 < 3; i_15=i_15+1) begin : mk_array_1
    assign vecArray_1[(3-1)-i_15] = result_28[i_15*72+:72];
  end
  endgenerate
  assign c$case_scrut_3 = vecArray_1[($unsigned({{(64-2) {1'b0}},i_1}))];
  // index end

  assign c$case_scrut_4 = ws_1[12-1 -: 3];

  assign result_23 = c$case_scrut_4[2:2] ? $signed(c$case_scrut_3[63:0]) : (64'sd0);

  assign i_1 = c$case_scrut_4[1:0];

  assign ws_1 = {c$ws_app_arg_4,{1'b0,2'bxx}};

  wire  iterateI_ho1_0_res_6;
  wire  iterateI_ho1_1_res_6;
  wire  iterateI_ho1_2_res_6;
  wire  iterateI_ho1_3_res_0;
  wire  iterateI_ho1_4_res_0;
  reg  c$bb_res_res_22 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_22_delay
    if (en) begin
      c$bb_res_res_22 <= c$ds5_case_alt;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_6 = c$bb_res_res_22;



  reg  c$bb_res_res_23 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_23_delay
    if (en) begin
      c$bb_res_res_23 <= iterateI_ho1_0_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_6 = c$bb_res_res_23;



  reg  c$bb_res_res_24 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_24_delay
    if (en) begin
      c$bb_res_res_24 <= iterateI_ho1_1_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_6 = c$bb_res_res_24;



  reg  c$bb_res_res_25 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_25_delay
    if (en) begin
      c$bb_res_res_25 <= iterateI_ho1_2_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_0 = c$bb_res_res_25;



  reg  c$bb_res_res_26 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_26_delay
    if (en) begin
      c$bb_res_res_26 <= iterateI_ho1_3_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_0 = c$bb_res_res_26;



  assign c$app_arg_6 = {c$ds5_case_alt,
                        iterateI_ho1_0_res_6,   iterateI_ho1_1_res_6,
                        iterateI_ho1_2_res_6,   iterateI_ho1_3_res_0,
                        iterateI_ho1_4_res_0};



  assign result_24 = c$app_arg_6[1-1:0];

  assign c$vec2_2 = (ws_2[9-1 : 0]);

  // zipWith start
  genvar i_16;
  generate
  for (i_16 = 0; i_16 < 3; i_16 = i_16 + 1) begin : zipWith_2
    wire [71:0] zipWith_in1_2;
    assign zipWith_in1_2 = result_32[i_16*72+:72];
    wire [2:0] zipWith_in2_2;
    assign zipWith_in2_2 = c$vec2_2[i_16*3+:3];
    wire [74:0] c$n_2;
    assign c$n_2 = {zipWith_in1_2,   zipWith_in2_2};


    assign c$ws_app_arg_5[i_16*75+:75] = c$n_2;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_17;
  generate
  for (i_17=0; i_17 < 3; i_17 = i_17 + 1) begin : imap_2
    wire [2-1:0] map_index_2;
    wire [74:0] map_in_2;
    assign map_in_2 = c$ws_app_arg_5[i_17*75+:75];
    wire [2:0] map_out_2;

    assign map_index_2 = 2'd2 - i_17[0+:2];
    wire [2:0] c$case_alt_48;
    // spec.hs:285:1-63
    wire [7:0] t_15;
    // spec.hs:285:1-63
    wire [71:0] x_44;
    assign map_out_2 = c$case_alt_48;

    assign c$case_alt_48 = (t_15 == result_38[47:40]) ? {1'b1,map_index_2} : map_in_2[2:0];

    assign t_15 = x_44[71:64];

    assign x_44 = map_in_2[74:3];


    assign c$ws_app_arg_6[i_17*3+:3] = map_out_2;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_2 [0:3-1];
  genvar i_18;
  generate
  for (i_18=0; i_18 < 3; i_18=i_18+1) begin : mk_array_2
    assign vecArray_2[(3-1)-i_18] = result_32[i_18*72+:72];
  end
  endgenerate
  assign c$case_scrut_5 = vecArray_2[($unsigned({{(64-2) {1'b0}},i_2}))];
  // index end

  assign c$case_scrut_6 = ws_2[12-1 -: 3];

  assign result_25 = c$case_scrut_6[2:2] ? $signed(c$case_scrut_5[63:0]) : (64'sd0);

  assign i_2 = c$case_scrut_6[1:0];

  assign ws_2 = {c$ws_app_arg_6,{1'b0,2'bxx}};

  wire  iterateI_ho1_0_res_7;
  wire  iterateI_ho1_1_res_7;
  wire  iterateI_ho1_2_res_7;
  wire  iterateI_ho1_3_res_1;
  wire  iterateI_ho1_4_res_1;
  reg  c$bb_res_res_27 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_27_delay
    if (en) begin
      c$bb_res_res_27 <= c$ds4_case_alt;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_7 = c$bb_res_res_27;



  reg  c$bb_res_res_28 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_28_delay
    if (en) begin
      c$bb_res_res_28 <= iterateI_ho1_0_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_7 = c$bb_res_res_28;



  reg  c$bb_res_res_29 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_29_delay
    if (en) begin
      c$bb_res_res_29 <= iterateI_ho1_1_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_7 = c$bb_res_res_29;



  reg  c$bb_res_res_30 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_30_delay
    if (en) begin
      c$bb_res_res_30 <= iterateI_ho1_2_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_1 = c$bb_res_res_30;



  reg  c$bb_res_res_31 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_31_delay
    if (en) begin
      c$bb_res_res_31 <= iterateI_ho1_3_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_1 = c$bb_res_res_31;



  assign c$app_arg_7 = {c$ds4_case_alt,
                        iterateI_ho1_0_res_7,   iterateI_ho1_1_res_7,
                        iterateI_ho1_2_res_7,   iterateI_ho1_3_res_1,
                        iterateI_ho1_4_res_1};



  assign result_26 = c$app_arg_7[1-1:0];

  assign result_27 = (x0_4 & x1_4) ? t_3 : result_28;

  assign x0_4 = result_47[1:1];

  assign x1_4 = result_47[0:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_28_register
    if ( rst) begin
      result_28 <= {{8'd23,   64'sd0},   {8'd23,   64'sd0},   {8'd23,   64'sd0}};
    end else if (en) begin
      result_28 <= result_27;
    end
  end
  // register end

  assign t_projection_3 = ({result_28,{result_40[39:32],   (x_5 + y_4)}});

  assign t_3 = t_projection_3[215:0];

  assign x_5 = c$out0_case_alt;

  assign y_4 = c$out1_case_alt;

  assign c$out1_case_alt = (tag == tagToMatch) ? dta : (64'sd0);

  assign dta = $signed(result_30[63:0]);

  assign tag = result_30[71:64];

  assign tagToMatch = result_40[55:48];

  assign result_29 = b_3 ? {t_8,
                            c$ds_app_arg} : result_30;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_30_register
    if ( rst) begin
      result_30 <= {8'd23,   64'sd0};
    end else if (en) begin
      result_30 <= result_29;
    end
  end
  // register end

  assign b_3 = result_49;

  // delay begin
  always @(posedge clk) begin : c$ds_app_arg_delay
    if (en) begin
      c$ds_app_arg <= $signed(inputs_3[64:1]);
    end
  end
  // delay end

  assign result_31 = (x0_5 & x1_5) ? t_4 : result_32;

  assign x0_5 = result_48[1:1];

  assign x1_5 = result_48[0:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_32_register
    if ( rst) begin
      result_32 <= {{8'd23,   64'sd0},   {8'd23,   64'sd0},   {8'd23,   64'sd0}};
    end else if (en) begin
      result_32 <= result_31;
    end
  end
  // register end

  assign t_projection_4 = ({result_32,{result_40[47:40],   (x_6 + y_5)}});

  assign t_4 = t_projection_4[215:0];

  assign x_6 = c$out0_case_alt_0;

  assign y_5 = c$out0_case_alt;

  assign c$out0_case_alt = (tag_0 == tagToMatch_0) ? dta_0 : (64'sd0);

  assign dta_0 = $signed(result_36[63:0]);

  assign tag_0 = result_36[71:64];

  assign tagToMatch_0 = result_40[63:56];

  assign c$out0_case_alt_0 = (tag_1 == tagToMatch_1) ? dta_1 : (64'sd0);

  assign dta_1 = $signed(result_34[63:0]);

  assign tagToMatch_1 = result_40[71:64];

  assign tag_1 = result_34[71:64];

  assign result_33 = b_4 ? {t_10,
                            c$ds_app_arg_0} : result_34;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_34_register
    if ( rst) begin
      result_34 <= {8'd23,   64'sd0};
    end else if (en) begin
      result_34 <= result_33;
    end
  end
  // register end

  assign b_4 = result_55;

  // delay begin
  always @(posedge clk) begin : c$ds_app_arg_0_delay
    if (en) begin
      c$ds_app_arg_0 <= $signed(inputs_3[194:131]);
    end
  end
  // delay end

  assign result_35 = b_5 ? {t_9,
                            c$input1Win_app_arg} : result_36;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_36_register
    if ( rst) begin
      result_36 <= {8'd23,   64'sd0};
    end else if (en) begin
      result_36 <= result_35;
    end
  end
  // register end

  assign b_5 = result_52;

  // delay begin
  always @(posedge clk) begin : c$input1Win_app_arg_delay
    if (en) begin
      c$input1Win_app_arg <= $signed(inputs_3[129:66]);
    end
  end
  // delay end

  assign inputs_3 = result_58[205:11];

  wire  iterateI_ho1_0_res_8;
  wire  iterateI_ho1_1_res_8;
  wire  iterateI_ho1_2_res_8;
  wire  iterateI_ho1_3_res_2;
  reg  c$bb_res_res_32 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_32_delay
    if (en) begin
      c$bb_res_res_32 <= pOut2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_8 = c$bb_res_res_32;



  reg  c$bb_res_res_33 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_33_delay
    if (en) begin
      c$bb_res_res_33 <= iterateI_ho1_0_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_8 = c$bb_res_res_33;



  reg  c$bb_res_res_34 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_34_delay
    if (en) begin
      c$bb_res_res_34 <= iterateI_ho1_1_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_8 = c$bb_res_res_34;



  reg  c$bb_res_res_35 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_35_delay
    if (en) begin
      c$bb_res_res_35 <= iterateI_ho1_2_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_2 = c$bb_res_res_35;



  assign c$app_arg_8 = {pOut2,
                        iterateI_ho1_0_res_8,   iterateI_ho1_1_res_8,
                        iterateI_ho1_2_res_8,   iterateI_ho1_3_res_2};



  assign result_37 = c$app_arg_8[1-1:0];

  wire [71:0] iterateI_ho1_0_arg0_4;
  wire [71:0] iterateI_ho1_0_res_9;
  wire [71:0] iterateI_ho1_1_res_9;
  wire [71:0] iterateI_ho1_2_res_9;
  wire [71:0] iterateI_ho1_3_res_3;
  assign iterateI_ho1_0_arg0_4 = {t_10,   t_9,
                                  t_8,   t_7,   t_6,   t_5,   t_7,   t_6,   t_6};

  reg [71:0] c$bb_res_res_36 = {8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_36_delay
    if (en) begin
      c$bb_res_res_36 <= iterateI_ho1_0_arg0_4;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_9 = c$bb_res_res_36;



  reg [71:0] c$bb_res_res_37 = {8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_37_delay
    if (en) begin
      c$bb_res_res_37 <= iterateI_ho1_0_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_9 = c$bb_res_res_37;



  reg [71:0] c$bb_res_res_38 = {8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_38_delay
    if (en) begin
      c$bb_res_res_38 <= iterateI_ho1_1_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_9 = c$bb_res_res_38;



  reg [71:0] c$bb_res_res_39 = {8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_39_delay
    if (en) begin
      c$bb_res_res_39 <= iterateI_ho1_2_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_3 = c$bb_res_res_39;



  assign c$app_arg_9 = {{t_10,   t_9,   t_8,
                         t_7,   t_6,   t_5,   t_7,   t_6,   t_6},
                        iterateI_ho1_0_res_9,   iterateI_ho1_1_res_9,
                        iterateI_ho1_2_res_9,   iterateI_ho1_3_res_3};



  assign result_38 = c$app_arg_9[72-1:0];

  wire [71:0] iterateI_ho1_0_arg0_5;
  wire [71:0] iterateI_ho1_0_res_10;
  wire [71:0] iterateI_ho1_1_res_10;
  assign iterateI_ho1_0_arg0_5 = {t_10,   t_9,
                                  t_8,   t_7,   t_6,   t_5,   t_7,   t_6,   t_6};

  reg [71:0] c$bb_res_res_40 = {8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_40_delay
    if (en) begin
      c$bb_res_res_40 <= iterateI_ho1_0_arg0_5;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_10 = c$bb_res_res_40;



  reg [71:0] c$bb_res_res_41 = {8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_41_delay
    if (en) begin
      c$bb_res_res_41 <= iterateI_ho1_0_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_10 = c$bb_res_res_41;



  assign c$app_arg_10 = {{t_10,   t_9,   t_8,
                          t_7,   t_6,   t_5,   t_7,   t_6,   t_6},
                         iterateI_ho1_0_res_10,
                         iterateI_ho1_1_res_10};



  assign result_39 = c$app_arg_10[72-1:0];

  wire [71:0] iterateI_ho1_0_arg0_6;
  wire [71:0] iterateI_ho1_0_res_11;
  assign iterateI_ho1_0_arg0_6 = {t_10,   t_9,
                                  t_8,   t_7,   t_6,   t_5,   t_7,   t_6,   t_6};

  reg [71:0] c$bb_res_res_42 = {8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23,   8'd23};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_42_delay
    if (en) begin
      c$bb_res_res_42 <= iterateI_ho1_0_arg0_6;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_11 = c$bb_res_res_42;



  assign c$app_arg_11 = {{t_10,   t_9,   t_8,
                          t_7,   t_6,   t_5,   t_7,   t_6,   t_6},
                         iterateI_ho1_0_res_11};



  assign result_40 = c$app_arg_11[72-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_5_register
    if ( rst) begin
      t_5 <= 8'd1;
    end else if (en) begin
      t_5 <= result_41;
    end
  end
  // register end

  assign result_41 = pOut2 ? result_42 : t_5;

  assign b_6 = t_5 == 8'd22;

  assign f1 = t_5 + 8'd1;

  assign result_42 = b_6 ? 8'd1 : f1;

  assign pOut2 = pacings[0:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_6_register
    if ( rst) begin
      t_6 <= 8'd1;
    end else if (en) begin
      t_6 <= result_43;
    end
  end
  // register end

  assign result_43 = c$ds5_case_alt ? result_44 : t_6;

  assign b_7 = t_6 == 8'd22;

  assign f1_0 = t_6 + 8'd1;

  assign result_44 = b_7 ? 8'd1 : f1_0;

  assign c$ds5_case_alt = x0_6 & x1_6;

  assign x1_6 = pOut1[0:0];

  assign x0_6 = pOut1[1:1];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_7_register
    if ( rst) begin
      t_7 <= 8'd1;
    end else if (en) begin
      t_7 <= result_45;
    end
  end
  // register end

  assign result_45 = c$ds4_case_alt ? result_46 : t_7;

  assign b_8 = t_7 == 8'd22;

  assign f1_1 = t_7 + 8'd1;

  assign result_46 = b_8 ? 8'd1 : f1_1;

  assign c$ds4_case_alt = x0_7 & x1_7;

  assign x1_7 = pOut0[0:0];

  assign x0_7 = pOut0[1:1];

  wire [1:0] iterateI_ho1_0_res_12;
  wire [1:0] iterateI_ho1_1_res_11;
  reg [1:0] c$bb_res_res_43 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_43_delay
    if (en) begin
      c$bb_res_res_43 <= pOut1;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_12 = c$bb_res_res_43;



  reg [1:0] c$bb_res_res_44 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_44_delay
    if (en) begin
      c$bb_res_res_44 <= iterateI_ho1_0_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_11 = c$bb_res_res_44;



  assign c$app_arg_12 = {pOut1,
                         iterateI_ho1_0_res_12,
                         iterateI_ho1_1_res_11};



  assign result_47 = c$app_arg_12[2-1:0];

  assign pOut1 = pacings[2:1];

  wire [1:0] iterateI_ho1_0_res_13;
  wire [1:0] iterateI_ho1_1_res_12;
  reg [1:0] c$bb_res_res_45 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_45_delay
    if (en) begin
      c$bb_res_res_45 <= pOut0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_13 = c$bb_res_res_45;



  reg [1:0] c$bb_res_res_46 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_46_delay
    if (en) begin
      c$bb_res_res_46 <= iterateI_ho1_0_res_13;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_12 = c$bb_res_res_46;



  assign c$app_arg_13 = {pOut0,
                         iterateI_ho1_0_res_13,
                         iterateI_ho1_1_res_12};



  assign result_48 = c$app_arg_13[2-1:0];

  assign pOut0 = pacings[4:3];

  wire  iterateI_ho1_0_res_14;
  reg  c$bb_res_res_47 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_47_delay
    if (en) begin
      c$bb_res_res_47 <= pIn2_0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_14 = c$bb_res_res_47;



  assign c$app_arg_14 = {pIn2_0,
                         iterateI_ho1_0_res_14};



  assign result_49 = c$app_arg_14[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_8_register
    if ( rst) begin
      t_8 <= 8'd1;
    end else if (en) begin
      t_8 <= result_50;
    end
  end
  // register end

  assign result_50 = pIn2_0 ? result_51 : t_8;

  assign b_9 = t_8 == 8'd22;

  assign f1_2 = t_8 + 8'd1;

  assign result_51 = b_9 ? 8'd1 : f1_2;

  assign pIn2_0 = pacings[5:5];

  wire  iterateI_ho1_0_res_15;
  reg  c$bb_res_res_48 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_48_delay
    if (en) begin
      c$bb_res_res_48 <= pIn1_0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_15 = c$bb_res_res_48;



  assign c$app_arg_15 = {pIn1_0,
                         iterateI_ho1_0_res_15};



  assign result_52 = c$app_arg_15[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_9_register
    if ( rst) begin
      t_9 <= 8'd1;
    end else if (en) begin
      t_9 <= result_53;
    end
  end
  // register end

  assign result_53 = pIn1_0 ? result_54 : t_9;

  assign b_10 = t_9 == 8'd22;

  assign f1_3 = t_9 + 8'd1;

  assign result_54 = b_10 ? 8'd1 : f1_3;

  assign pIn1_0 = pacings[6:6];

  wire  iterateI_ho1_0_res_16;
  reg  c$bb_res_res_49 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_49_delay
    if (en) begin
      c$bb_res_res_49 <= pIn0_0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_16 = c$bb_res_res_49;



  assign c$app_arg_16 = {pIn0_0,
                         iterateI_ho1_0_res_16};



  assign result_55 = c$app_arg_16[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_10_register
    if ( rst) begin
      t_10 <= 8'd1;
    end else if (en) begin
      t_10 <= result_56;
    end
  end
  // register end

  assign result_56 = pIn0_0 ? result_57 : t_10;

  assign b_11 = t_10 == 8'd22;

  assign f1_4 = t_10 + 8'd1;

  assign result_57 = b_11 ? 8'd1 : f1_4;

  assign pIn0_0 = pacings[7:7];

  assign pacings = result_58[7:0];

  assign result_58 = {c$app_arg_19,
                      c$app_arg_18,   c$app_arg_17};

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_17_register
    if ( rst) begin
      c$app_arg_17 <= {{{64'sd0,   1'b0},   {64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,
                                                                  1'b0},   {1'b0,
                                                                            1'b0,
                                                                            1'b0,
                                                                            {1'b0,
                                                                             1'b0},
                                                                            {1'b0,
                                                                             1'b0},
                                                                            1'b0}};
    end else if (en) begin
      c$app_arg_17 <= c$case_alt;
    end
  end
  // register end

  assign c$case_alt = qPush ? c$case_alt_0 : c$case_alt_1;

  assign c$case_alt_0 = qPop ? c$case_alt_2 : {{{64'sd0,
                                                 1'b0},   {64'sd0,   1'b0},   {64'sd0,
                                                                               1'b0}},   {1'b0,   1'b0,   1'b0},
                                               {1'b0,   1'b0,   1'b0,   {1'b0,   1'b0},
                                                {1'b0,   1'b0},   1'b0}};

  assign c$case_alt_1 = qPop ? c$case_alt_3 : {{{64'sd0,
                                                 1'b0},   {64'sd0,   1'b0},   {64'sd0,
                                                                               1'b0}},   {1'b0,   1'b0,   1'b0},
                                               {1'b0,   1'b0,   1'b0,   {1'b0,   1'b0},
                                                {1'b0,   1'b0},   1'b0}};

  always @(*) begin
    case(x_7)
      64'sd0 : c$case_alt_2 = qData;
      default : c$case_alt_2 = c$case_alt_4;
    endcase
  end

  always @(*) begin
    case(x_7)
      64'sd0 : c$case_alt_3 = {{{64'sd0,   1'b0},
                                {64'sd0,   1'b0},   {64'sd0,   1'b0}},
                               {1'b0,   1'b0,   1'b0},   {1'b0,   1'b0,
                                                          1'b0,   {1'b0,   1'b0},   {1'b0,   1'b0},
                                                          1'b0}};
      default : c$case_alt_3 = c$case_alt_4;
    endcase
  end

  // index begin
  wire [205:0] vecArray_3 [0:2-1];
  genvar i_19;
  generate
  for (i_19=0; i_19 < 2; i_19=i_19+1) begin : mk_array_3
    assign vecArray_3[(2-1)-i_19] = buffer[i_19*206+:206];
  end
  endgenerate
  assign c$case_alt_4 = vecArray_3[c$cursor_case_alt_4];
  // index end

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_18_register
    if ( rst) begin
      c$app_arg_18 <= 1'b0;
    end else if (en) begin
      c$app_arg_18 <= c$case_alt_5;
    end
  end
  // register end

  assign c$case_alt_5 = qPush ? c$case_alt_6 : c$case_alt_7;

  assign c$case_alt_6 = qPop ? 1'b1 : c$case_alt_8;

  assign c$case_alt_7 = qPop ? c$case_alt_9 : c$case_alt_8;

  assign c$case_alt_8 = qPop ? ({1 {1'bx}}) : 1'b0;

  always @(*) begin
    case(x_7)
      64'sd0 : c$case_alt_9 = 1'b0;
      default : c$case_alt_9 = 1'b1;
    endcase
  end

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_19_register
    if ( rst) begin
      c$app_arg_19 <= 1'b0;
    end else if (en) begin
      c$app_arg_19 <= c$case_alt_10;
    end
  end
  // register end

  assign c$case_alt_10 = qPush ? c$case_alt_11 : 1'b0;

  assign c$case_alt_11 = qPop ? 1'b1 : c$case_alt_12;

  assign c$tte_rhs = (x_7 != 64'sd2) ? 64'sd1 : 64'sd0;

  assign c$case_alt_12 = c$tte_rhs[0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : buffer_register
    if ( rst) begin
      buffer <= {{{{64'sd0,   1'b0},   {64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,
                                                                   1'b0},
    {1'b0,   1'b0,   1'b0,   {1'b0,   1'b0},   {1'b0,   1'b0},   1'b0}},
   {{{64'sd0,   1'b0},   {64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,
                                                                   1'b0},
    {1'b0,   1'b0,   1'b0,   {1'b0,   1'b0},   {1'b0,   1'b0},   1'b0}}};
    end else if (en) begin
      buffer <= c$buffer_case_alt;
    end
  end
  // register end

  assign c$buffer_case_alt = qPush ? c$buffer_case_alt_0 : buffer;

  assign c$buffer_case_alt_sel_alt_t_1 = ({qData,buffer});

  assign c$buffer_case_alt_0 = qPop ? c$buffer_case_alt_sel_alt_t_1[617:206] : c$buffer_case_alt_1;

  assign c$buffer_case_alt_sel_alt_f_2 = ({qData,buffer});

  assign c$buffer_case_alt_1 = c$cursor_case_scrut ? buffer : c$buffer_case_alt_sel_alt_f_2[617:206];

  assign qData = result_4[205:0];

  assign x_7 = cursor;

  // register begin
  always @(posedge clk or  posedge  rst) begin : cursor_register
    if ( rst) begin
      cursor <= (64'sd0);
    end else if (en) begin
      cursor <= c$cursor_case_alt;
    end
  end
  // register end

  assign c$cursor_case_alt = qPush ? c$cursor_case_alt_0 : c$cursor_case_alt_2;

  assign c$cursor_case_alt_0 = qPop ? cursor : c$cursor_case_alt_1;

  assign c$cursor_case_alt_1 = c$cursor_case_scrut ? cursor : ((x_7 + 64'sd1));

  assign c$tte_rhs_0 = (x_7 == 64'sd2) ? 64'sd1 : 64'sd0;

  assign c$cursor_case_scrut = c$tte_rhs_0[0];

  assign c$cursor_case_alt_2 = qPop ? c$cursor_case_alt_3 : cursor;

  always @(*) begin
    case(x_7)
      64'sd0 : c$cursor_case_alt_3 = 64'sd0;
      default : c$cursor_case_alt_3 = c$cursor_case_alt_4;
    endcase
  end

  assign c$cursor_case_alt_4 = (x_7 - 64'sd1);

  assign result = {result_5[203:9],   {qPush,
                                       qPop,   result_58[207:207],   qPopValid,
                                       result_5[8:6],   result_5[5:0]}};

  assign qPopValid = result_58[206:206];

  assign qPush = result_4[206:206];

  assign qPop = result_5[204:204];

  assign result_0 = result[207:13];

  assign result_1 = result[12:0];

  assign result_0_0 = result_0[194:130];

  assign result_0_1 = result_0[129:65];

  assign result_0_2 = result_0[64:0];

  assign result_0_0_0 = $signed(result_0_0[64:1]);

  assign result_0_0_1 = result_0_0[0:0];

  assign result_0_1_0 = $signed(result_0_1[64:1]);

  assign result_0_1_1 = result_0_1[0:0];

  assign result_0_2_0 = $signed(result_0_2[64:1]);

  assign result_0_2_1 = result_0_2[0:0];

  assign result_1_0 = result_1[12:12];

  assign result_1_1 = result_1[11:11];

  assign result_1_2 = result_1[10:10];

  assign result_1_3 = result_1[9:9];

  assign result_1_4_12 = result_1[8:6];

  assign result_1_5_16 = result_1[5:0];

  assign result_1_4_0 = result_1_4_12[2:2];

  assign result_1_4_1 = result_1_4_12[1:1];

  assign result_1_4_2 = result_1_4_12[0:0];

  assign result_1_5_0 = result_1_5_16[5:5];

  assign result_1_5_1 = result_1_5_16[4:4];

  assign result_1_5_2 = result_1_5_16[3:3];

  assign result_1_5_3 = result_1_5_16[2:2];

  assign result_1_5_4 = result_1_5_16[1:1];

  assign result_1_5_5 = result_1_5_16[0:0];


endmodule

