#--  Synopsys, Inc.
#--  Version H-2013.03L 
#--  Project file E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\SBret20\SBret20\scratchproject.prs

#project files
add_file -vhdl -lib work "C:/lscc/diamond/3.0_x64/cae_library/synthesis/vhdl/ecp3.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/wordRegister.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/AERfifo.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/clockgen.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/earlyPaketTimer.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/EventBeforeOverflow.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/eventCounter.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/fifoStatemachine.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/monitorStateMachine.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/synchronizerStateMachine.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/timestampCounter.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/ADCvalueReady.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/cDVSResetStateMachine.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/shiftRegister.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/ADCStateMachine.vhd"
add_file -vhdl -lib work "C:/lscc/diamond/3.0_x64/cae_library/synthesis/vhdl/pmi_def.vhd"
add_file -vhdl -lib work "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/sourcecode/USBAER_top_level.vhd"


#implementation: "SBret20"
impl -add E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\SBret20\SBret20 -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -include_path {E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/SBret20/}

#device options
set_option -technology LATTICE-ECP3
set_option -part LFE3_17EA
set_option -package FTN256I
set_option -speed_grade -7
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "USBAER_top_level"

# mapper_options
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -RWCheckOnRam 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/SBret20/SBret20_SBret20.edi"

#set log file 
set_option log_file "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/SBret20/SBret20/SBret20_SBret20.srf" 
impl -active "SBret20"
