
PLL_SYSCLK2_HSE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002998  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08002b38  08002b38  00003b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bb8  08002bb8  0000405c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002bb8  08002bb8  00003bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002bc0  08002bc0  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bc0  08002bc0  00003bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002bc4  08002bc4  00003bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002bc8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  2000005c  08002c24  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  08002c24  00004274  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000723e  00000000  00000000  0000408c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001377  00000000  00000000  0000b2ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000600  00000000  00000000  0000c648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000490  00000000  00000000  0000cc48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015674  00000000  00000000  0000d0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000073c9  00000000  00000000  0002274c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085aca  00000000  00000000  00029b15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000af5df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ca4  00000000  00000000  000af624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000b12c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002b20 	.word	0x08002b20

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08002b20 	.word	0x08002b20

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <SysTick_Handler>:
 */
#include "stm32f4xx_hal.h"


void SysTick_Handler(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80005c0:	f000 fa8a 	bl	8000ad8 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80005c4:	f000 fbd6 	bl	8000d74 <HAL_SYSTICK_IRQHandler>
}
 80005c8:	bf00      	nop
 80005ca:	bd80      	pop	{r7, pc}

080005cc <main>:
UART_HandleTypeDef huart2;

uint8_t msg[100];

int main()
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0



	HAL_Init();
 80005d0:	f000 fa30 	bl	8000a34 <HAL_Init>
	SystemClockConfig(SYS_CLOCK_FREQ_100_MHZ);
 80005d4:	2064      	movs	r0, #100	@ 0x64
 80005d6:	f000 f89b 	bl	8000710 <SystemClockConfig>
	UART2_Init();
 80005da:	f000 f86f 	bl	80006bc <UART2_Init>

	memset(msg, 0, sizeof(msg));
 80005de:	2264      	movs	r2, #100	@ 0x64
 80005e0:	2100      	movs	r1, #0
 80005e2:	4830      	ldr	r0, [pc, #192]	@ (80006a4 <main+0xd8>)
 80005e4:	f001 fe1e 	bl	8002224 <memset>
	sprintf((char*)msg, "SYSCLK: %ld\r\n", HAL_RCC_GetSysClockFreq());
 80005e8:	f001 f8b4 	bl	8001754 <HAL_RCC_GetSysClockFreq>
 80005ec:	4603      	mov	r3, r0
 80005ee:	461a      	mov	r2, r3
 80005f0:	492d      	ldr	r1, [pc, #180]	@ (80006a8 <main+0xdc>)
 80005f2:	482c      	ldr	r0, [pc, #176]	@ (80006a4 <main+0xd8>)
 80005f4:	f001 fdf4 	bl	80021e0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, strlen((char*)msg), HAL_MAX_DELAY);
 80005f8:	482a      	ldr	r0, [pc, #168]	@ (80006a4 <main+0xd8>)
 80005fa:	f7ff fdf1 	bl	80001e0 <strlen>
 80005fe:	4603      	mov	r3, r0
 8000600:	b29a      	uxth	r2, r3
 8000602:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000606:	4927      	ldr	r1, [pc, #156]	@ (80006a4 <main+0xd8>)
 8000608:	4828      	ldr	r0, [pc, #160]	@ (80006ac <main+0xe0>)
 800060a:	f001 fa2d 	bl	8001a68 <HAL_UART_Transmit>

	memset(msg, 0, sizeof(msg));
 800060e:	2264      	movs	r2, #100	@ 0x64
 8000610:	2100      	movs	r1, #0
 8000612:	4824      	ldr	r0, [pc, #144]	@ (80006a4 <main+0xd8>)
 8000614:	f001 fe06 	bl	8002224 <memset>
	sprintf((char*)msg, "HCLK: %ld\r\n", HAL_RCC_GetHCLKFreq());
 8000618:	f001 f9a2 	bl	8001960 <HAL_RCC_GetHCLKFreq>
 800061c:	4603      	mov	r3, r0
 800061e:	461a      	mov	r2, r3
 8000620:	4923      	ldr	r1, [pc, #140]	@ (80006b0 <main+0xe4>)
 8000622:	4820      	ldr	r0, [pc, #128]	@ (80006a4 <main+0xd8>)
 8000624:	f001 fddc 	bl	80021e0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, strlen((char*)msg), HAL_MAX_DELAY);
 8000628:	481e      	ldr	r0, [pc, #120]	@ (80006a4 <main+0xd8>)
 800062a:	f7ff fdd9 	bl	80001e0 <strlen>
 800062e:	4603      	mov	r3, r0
 8000630:	b29a      	uxth	r2, r3
 8000632:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000636:	491b      	ldr	r1, [pc, #108]	@ (80006a4 <main+0xd8>)
 8000638:	481c      	ldr	r0, [pc, #112]	@ (80006ac <main+0xe0>)
 800063a:	f001 fa15 	bl	8001a68 <HAL_UART_Transmit>

	memset(msg, 0, sizeof(msg));
 800063e:	2264      	movs	r2, #100	@ 0x64
 8000640:	2100      	movs	r1, #0
 8000642:	4818      	ldr	r0, [pc, #96]	@ (80006a4 <main+0xd8>)
 8000644:	f001 fdee 	bl	8002224 <memset>
	sprintf((char*)msg, "PLK1: %ld\r\n", HAL_RCC_GetPCLK1Freq());
 8000648:	f001 f996 	bl	8001978 <HAL_RCC_GetPCLK1Freq>
 800064c:	4603      	mov	r3, r0
 800064e:	461a      	mov	r2, r3
 8000650:	4918      	ldr	r1, [pc, #96]	@ (80006b4 <main+0xe8>)
 8000652:	4814      	ldr	r0, [pc, #80]	@ (80006a4 <main+0xd8>)
 8000654:	f001 fdc4 	bl	80021e0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, strlen((char*)msg), HAL_MAX_DELAY);
 8000658:	4812      	ldr	r0, [pc, #72]	@ (80006a4 <main+0xd8>)
 800065a:	f7ff fdc1 	bl	80001e0 <strlen>
 800065e:	4603      	mov	r3, r0
 8000660:	b29a      	uxth	r2, r3
 8000662:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000666:	490f      	ldr	r1, [pc, #60]	@ (80006a4 <main+0xd8>)
 8000668:	4810      	ldr	r0, [pc, #64]	@ (80006ac <main+0xe0>)
 800066a:	f001 f9fd 	bl	8001a68 <HAL_UART_Transmit>


	memset(msg, 0, sizeof(msg));
 800066e:	2264      	movs	r2, #100	@ 0x64
 8000670:	2100      	movs	r1, #0
 8000672:	480c      	ldr	r0, [pc, #48]	@ (80006a4 <main+0xd8>)
 8000674:	f001 fdd6 	bl	8002224 <memset>
	sprintf((char*)msg, "PLK2: %ld\r\n", HAL_RCC_GetPCLK2Freq());
 8000678:	f001 f992 	bl	80019a0 <HAL_RCC_GetPCLK2Freq>
 800067c:	4603      	mov	r3, r0
 800067e:	461a      	mov	r2, r3
 8000680:	490d      	ldr	r1, [pc, #52]	@ (80006b8 <main+0xec>)
 8000682:	4808      	ldr	r0, [pc, #32]	@ (80006a4 <main+0xd8>)
 8000684:	f001 fdac 	bl	80021e0 <siprintf>
	HAL_UART_Transmit(&huart2, msg, strlen((char*)msg), HAL_MAX_DELAY);
 8000688:	4806      	ldr	r0, [pc, #24]	@ (80006a4 <main+0xd8>)
 800068a:	f7ff fda9 	bl	80001e0 <strlen>
 800068e:	4603      	mov	r3, r0
 8000690:	b29a      	uxth	r2, r3
 8000692:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000696:	4903      	ldr	r1, [pc, #12]	@ (80006a4 <main+0xd8>)
 8000698:	4804      	ldr	r0, [pc, #16]	@ (80006ac <main+0xe0>)
 800069a:	f001 f9e5 	bl	8001a68 <HAL_UART_Transmit>
	while(1);
 800069e:	bf00      	nop
 80006a0:	e7fd      	b.n	800069e <main+0xd2>
 80006a2:	bf00      	nop
 80006a4:	200000c0 	.word	0x200000c0
 80006a8:	08002b38 	.word	0x08002b38
 80006ac:	20000078 	.word	0x20000078
 80006b0:	08002b48 	.word	0x08002b48
 80006b4:	08002b54 	.word	0x08002b54
 80006b8:	08002b60 	.word	0x08002b60

080006bc <UART2_Init>:

	return 0;
}

void UART2_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 80006c0:	4b11      	ldr	r3, [pc, #68]	@ (8000708 <UART2_Init+0x4c>)
 80006c2:	4a12      	ldr	r2, [pc, #72]	@ (800070c <UART2_Init+0x50>)
 80006c4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80006c6:	4b10      	ldr	r3, [pc, #64]	@ (8000708 <UART2_Init+0x4c>)
 80006c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006cc:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000708 <UART2_Init+0x4c>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80006d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000708 <UART2_Init+0x4c>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80006da:	4b0b      	ldr	r3, [pc, #44]	@ (8000708 <UART2_Init+0x4c>)
 80006dc:	2200      	movs	r2, #0
 80006de:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80006e0:	4b09      	ldr	r3, [pc, #36]	@ (8000708 <UART2_Init+0x4c>)
 80006e2:	220c      	movs	r2, #12
 80006e4:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006e6:	4b08      	ldr	r3, [pc, #32]	@ (8000708 <UART2_Init+0x4c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006ec:	4b06      	ldr	r3, [pc, #24]	@ (8000708 <UART2_Init+0x4c>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80006f2:	4805      	ldr	r0, [pc, #20]	@ (8000708 <UART2_Init+0x4c>)
 80006f4:	f001 f968 	bl	80019c8 <HAL_UART_Init>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <UART2_Init+0x46>
	{
		/*there is a problem*/
		Error_handler();
 80006fe:	f000 f8a9 	bl	8000854 <Error_handler>
	}
}
 8000702:	bf00      	nop
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	20000078 	.word	0x20000078
 800070c:	40004400 	.word	0x40004400

08000710 <SystemClockConfig>:

void SystemClockConfig(uint8_t clk_freq)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b094      	sub	sp, #80	@ 0x50
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;

	uint32_t FLatency = 0;
 800071a:	2300      	movs	r3, #0
 800071c:	64fb      	str	r3, [r7, #76]	@ 0x4c

	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800071e:	2301      	movs	r3, #1
 8000720:	61fb      	str	r3, [r7, #28]
	osc_init.HSEState = RCC_HSE_BYPASS;
 8000722:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000726:	623b      	str	r3, [r7, #32]
	osc_init.PLL.PLLState = RCC_PLL_ON;
 8000728:	2302      	movs	r3, #2
 800072a:	637b      	str	r3, [r7, #52]	@ 0x34
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800072c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000730:	63bb      	str	r3, [r7, #56]	@ 0x38

	switch (clk_freq)
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2b64      	cmp	r3, #100	@ 0x64
 8000736:	d04d      	beq.n	80007d4 <SystemClockConfig+0xc4>
 8000738:	2b64      	cmp	r3, #100	@ 0x64
 800073a:	dc62      	bgt.n	8000802 <SystemClockConfig+0xf2>
 800073c:	2b4b      	cmp	r3, #75	@ 0x4b
 800073e:	d032      	beq.n	80007a6 <SystemClockConfig+0x96>
 8000740:	2b4b      	cmp	r3, #75	@ 0x4b
 8000742:	dc5e      	bgt.n	8000802 <SystemClockConfig+0xf2>
 8000744:	2b19      	cmp	r3, #25
 8000746:	d002      	beq.n	800074e <SystemClockConfig+0x3e>
 8000748:	2b32      	cmp	r3, #50	@ 0x32
 800074a:	d016      	beq.n	800077a <SystemClockConfig+0x6a>

			FLatency = FLASH_ACR_LATENCY_3WS;
			break;
		}
		default:
			break;
 800074c:	e059      	b.n	8000802 <SystemClockConfig+0xf2>
			osc_init.PLL.PLLM = 4;
 800074e:	2304      	movs	r3, #4
 8000750:	63fb      	str	r3, [r7, #60]	@ 0x3c
			osc_init.PLL.PLLN = 50;
 8000752:	2332      	movs	r3, #50	@ 0x32
 8000754:	643b      	str	r3, [r7, #64]	@ 0x40
			osc_init.PLL.PLLP = 2;
 8000756:	2302      	movs	r3, #2
 8000758:	647b      	str	r3, [r7, #68]	@ 0x44
			osc_init.PLL.PLLQ = 2;
 800075a:	2302      	movs	r3, #2
 800075c:	64bb      	str	r3, [r7, #72]	@ 0x48
			clk_init.ClockType = 	RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 800075e:	230f      	movs	r3, #15
 8000760:	60bb      	str	r3, [r7, #8]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000762:	2302      	movs	r3, #2
 8000764:	60fb      	str	r3, [r7, #12]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000766:	2380      	movs	r3, #128	@ 0x80
 8000768:	613b      	str	r3, [r7, #16]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 800076a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800076e:	617b      	str	r3, [r7, #20]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV1;
 8000770:	2300      	movs	r3, #0
 8000772:	61bb      	str	r3, [r7, #24]
			FLatency = FLASH_ACR_LATENCY_0WS;
 8000774:	2300      	movs	r3, #0
 8000776:	64fb      	str	r3, [r7, #76]	@ 0x4c
			break;
 8000778:	e044      	b.n	8000804 <SystemClockConfig+0xf4>
			osc_init.PLL.PLLM = 4;
 800077a:	2304      	movs	r3, #4
 800077c:	63fb      	str	r3, [r7, #60]	@ 0x3c
			osc_init.PLL.PLLN = 50;
 800077e:	2332      	movs	r3, #50	@ 0x32
 8000780:	643b      	str	r3, [r7, #64]	@ 0x40
			osc_init.PLL.PLLP = 2;
 8000782:	2302      	movs	r3, #2
 8000784:	647b      	str	r3, [r7, #68]	@ 0x44
			osc_init.PLL.PLLQ = 2;
 8000786:	2302      	movs	r3, #2
 8000788:	64bb      	str	r3, [r7, #72]	@ 0x48
			clk_init.ClockType = 	RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 800078a:	230f      	movs	r3, #15
 800078c:	60bb      	str	r3, [r7, #8]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078e:	2302      	movs	r3, #2
 8000790:	60fb      	str	r3, [r7, #12]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000792:	2300      	movs	r3, #0
 8000794:	613b      	str	r3, [r7, #16]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 8000796:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800079a:	617b      	str	r3, [r7, #20]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV1;
 800079c:	2300      	movs	r3, #0
 800079e:	61bb      	str	r3, [r7, #24]
			FLatency = FLASH_ACR_LATENCY_1WS;
 80007a0:	2301      	movs	r3, #1
 80007a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
			break;
 80007a4:	e02e      	b.n	8000804 <SystemClockConfig+0xf4>
			osc_init.PLL.PLLM = 4;
 80007a6:	2304      	movs	r3, #4
 80007a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
			osc_init.PLL.PLLN = 75;
 80007aa:	234b      	movs	r3, #75	@ 0x4b
 80007ac:	643b      	str	r3, [r7, #64]	@ 0x40
			osc_init.PLL.PLLP = 2;
 80007ae:	2302      	movs	r3, #2
 80007b0:	647b      	str	r3, [r7, #68]	@ 0x44
			osc_init.PLL.PLLQ = 2;
 80007b2:	2302      	movs	r3, #2
 80007b4:	64bb      	str	r3, [r7, #72]	@ 0x48
			clk_init.ClockType = 	RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 80007b6:	230f      	movs	r3, #15
 80007b8:	60bb      	str	r3, [r7, #8]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ba:	2302      	movs	r3, #2
 80007bc:	60fb      	str	r3, [r7, #12]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007be:	2300      	movs	r3, #0
 80007c0:	613b      	str	r3, [r7, #16]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 80007c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007c6:	617b      	str	r3, [r7, #20]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80007c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007cc:	61bb      	str	r3, [r7, #24]
			FLatency = FLASH_ACR_LATENCY_2WS;
 80007ce:	2302      	movs	r3, #2
 80007d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
			break;
 80007d2:	e017      	b.n	8000804 <SystemClockConfig+0xf4>
			osc_init.PLL.PLLM = 4;
 80007d4:	2304      	movs	r3, #4
 80007d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
			osc_init.PLL.PLLN = 100;
 80007d8:	2364      	movs	r3, #100	@ 0x64
 80007da:	643b      	str	r3, [r7, #64]	@ 0x40
			osc_init.PLL.PLLP = 2;
 80007dc:	2302      	movs	r3, #2
 80007de:	647b      	str	r3, [r7, #68]	@ 0x44
			osc_init.PLL.PLLQ = 2;
 80007e0:	2302      	movs	r3, #2
 80007e2:	64bb      	str	r3, [r7, #72]	@ 0x48
			clk_init.ClockType = 	RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 80007e4:	230f      	movs	r3, #15
 80007e6:	60bb      	str	r3, [r7, #8]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007e8:	2302      	movs	r3, #2
 80007ea:	60fb      	str	r3, [r7, #12]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ec:	2300      	movs	r3, #0
 80007ee:	613b      	str	r3, [r7, #16]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
 80007f0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007f4:	617b      	str	r3, [r7, #20]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80007f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007fa:	61bb      	str	r3, [r7, #24]
			FLatency = FLASH_ACR_LATENCY_3WS;
 80007fc:	2303      	movs	r3, #3
 80007fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
			break;
 8000800:	e000      	b.n	8000804 <SystemClockConfig+0xf4>
			break;
 8000802:	bf00      	nop
	}


	if (HAL_RCC_OscConfig(&osc_init) != HAL_OK)
 8000804:	f107 031c 	add.w	r3, r7, #28
 8000808:	4618      	mov	r0, r3
 800080a:	f000 fc45 	bl	8001098 <HAL_RCC_OscConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <SystemClockConfig+0x108>
	{
		Error_handler();
 8000814:	f000 f81e 	bl	8000854 <Error_handler>
	}
	if (HAL_RCC_ClockConfig(&clk_init, FLatency) != HAL_OK)
 8000818:	f107 0308 	add.w	r3, r7, #8
 800081c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800081e:	4618      	mov	r0, r3
 8000820:	f000 feb2 	bl	8001588 <HAL_RCC_ClockConfig>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <SystemClockConfig+0x11e>
	{
		Error_handler();
 800082a:	f000 f813 	bl	8000854 <Error_handler>
	}

	//SYSTICK CONFFIG

	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800082e:	f001 f897 	bl	8001960 <HAL_RCC_GetHCLKFreq>
 8000832:	4603      	mov	r3, r0
 8000834:	4a06      	ldr	r2, [pc, #24]	@ (8000850 <SystemClockConfig+0x140>)
 8000836:	fba2 2303 	umull	r2, r3, r2, r3
 800083a:	099b      	lsrs	r3, r3, #6
 800083c:	4618      	mov	r0, r3
 800083e:	f000 fa70 	bl	8000d22 <HAL_SYSTICK_Config>

	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000842:	2004      	movs	r0, #4
 8000844:	f000 fa7a 	bl	8000d3c <HAL_SYSTICK_CLKSourceConfig>
}
 8000848:	bf00      	nop
 800084a:	3750      	adds	r7, #80	@ 0x50
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	10624dd3 	.word	0x10624dd3

08000854 <Error_handler>:

	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
}

void Error_handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
	while(1);
 8000858:	bf00      	nop
 800085a:	e7fd      	b.n	8000858 <Error_handler+0x4>

0800085c <HAL_MspInit>:
 */

#include "stm32f4xx_hal.h"

void HAL_MspInit(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0

	//1. Set up the priority grouping of the cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000860:	2003      	movs	r0, #3
 8000862:	f000 fa29 	bl	8000cb8 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable required system exceptions of the cortex mx processor
	SCB->SHCSR |= 0x7 << 16;
 8000866:	4b0d      	ldr	r3, [pc, #52]	@ (800089c <HAL_MspInit+0x40>)
 8000868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800086a:	4a0c      	ldr	r2, [pc, #48]	@ (800089c <HAL_MspInit+0x40>)
 800086c:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8000870:	6253      	str	r3, [r2, #36]	@ 0x24

	//3. Configure priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000872:	2200      	movs	r2, #0
 8000874:	2100      	movs	r1, #0
 8000876:	f06f 000b 	mvn.w	r0, #11
 800087a:	f000 fa28 	bl	8000cce <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800087e:	2200      	movs	r2, #0
 8000880:	2100      	movs	r1, #0
 8000882:	f06f 000a 	mvn.w	r0, #10
 8000886:	f000 fa22 	bl	8000cce <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800088a:	2200      	movs	r2, #0
 800088c:	2100      	movs	r1, #0
 800088e:	f06f 0009 	mvn.w	r0, #9
 8000892:	f000 fa1c 	bl	8000cce <HAL_NVIC_SetPriority>
}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	e000ed00 	.word	0xe000ed00

080008a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08a      	sub	sp, #40	@ 0x28
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
	if( huart->Instance == USART2 )
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a25      	ldr	r2, [pc, #148]	@ (8000944 <HAL_UART_MspInit+0xa4>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d143      	bne.n	800093a <HAL_UART_MspInit+0x9a>
	{
		GPIO_InitTypeDef gpio_uart = {0};
 80008b2:	f107 0314 	add.w	r3, r7, #20
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	605a      	str	r2, [r3, #4]
 80008bc:	609a      	str	r2, [r3, #8]
 80008be:	60da      	str	r2, [r3, #12]
 80008c0:	611a      	str	r2, [r3, #16]
		// here we are going to do the low level inits of the usart2 periph

		//1. enable the clock for the usart2 periph
		__HAL_RCC_USART2_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	613b      	str	r3, [r7, #16]
 80008c6:	4b20      	ldr	r3, [pc, #128]	@ (8000948 <HAL_UART_MspInit+0xa8>)
 80008c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ca:	4a1f      	ldr	r2, [pc, #124]	@ (8000948 <HAL_UART_MspInit+0xa8>)
 80008cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80008d2:	4b1d      	ldr	r3, [pc, #116]	@ (8000948 <HAL_UART_MspInit+0xa8>)
 80008d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008da:	613b      	str	r3, [r7, #16]
 80008dc:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80008de:	2300      	movs	r3, #0
 80008e0:	60fb      	str	r3, [r7, #12]
 80008e2:	4b19      	ldr	r3, [pc, #100]	@ (8000948 <HAL_UART_MspInit+0xa8>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e6:	4a18      	ldr	r2, [pc, #96]	@ (8000948 <HAL_UART_MspInit+0xa8>)
 80008e8:	f043 0301 	orr.w	r3, r3, #1
 80008ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ee:	4b16      	ldr	r3, [pc, #88]	@ (8000948 <HAL_UART_MspInit+0xa8>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	f003 0301 	and.w	r3, r3, #1
 80008f6:	60fb      	str	r3, [r7, #12]
 80008f8:	68fb      	ldr	r3, [r7, #12]

		//2. do the pin muxing configurations
		gpio_uart.Pin = GPIO_PIN_2;
 80008fa:	2304      	movs	r3, #4
 80008fc:	617b      	str	r3, [r7, #20]
		gpio_uart.Mode = GPIO_MODE_AF_PP;
 80008fe:	2302      	movs	r3, #2
 8000900:	61bb      	str	r3, [r7, #24]
		gpio_uart.Pull = GPIO_PULLUP;
 8000902:	2301      	movs	r3, #1
 8000904:	61fb      	str	r3, [r7, #28]
		gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8000906:	2300      	movs	r3, #0
 8000908:	623b      	str	r3, [r7, #32]
		gpio_uart.Alternate = GPIO_AF7_USART2; //UART2_TX
 800090a:	2307      	movs	r3, #7
 800090c:	627b      	str	r3, [r7, #36]	@ 0x24
		HAL_GPIO_Init(GPIOA, &gpio_uart);
 800090e:	f107 0314 	add.w	r3, r7, #20
 8000912:	4619      	mov	r1, r3
 8000914:	480d      	ldr	r0, [pc, #52]	@ (800094c <HAL_UART_MspInit+0xac>)
 8000916:	f000 fa3b 	bl	8000d90 <HAL_GPIO_Init>

		gpio_uart.Pin = GPIO_PIN_3; //UART2_RX
 800091a:	2308      	movs	r3, #8
 800091c:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOA, &gpio_uart);
 800091e:	f107 0314 	add.w	r3, r7, #20
 8000922:	4619      	mov	r1, r3
 8000924:	4809      	ldr	r0, [pc, #36]	@ (800094c <HAL_UART_MspInit+0xac>)
 8000926:	f000 fa33 	bl	8000d90 <HAL_GPIO_Init>

		//3. enable the irq and set up the priority
		HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 800092a:	2200      	movs	r2, #0
 800092c:	210f      	movs	r1, #15
 800092e:	2026      	movs	r0, #38	@ 0x26
 8000930:	f000 f9cd 	bl	8000cce <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000934:	2026      	movs	r0, #38	@ 0x26
 8000936:	f000 f9e6 	bl	8000d06 <HAL_NVIC_EnableIRQ>

	}

}
 800093a:	bf00      	nop
 800093c:	3728      	adds	r7, #40	@ 0x28
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40004400 	.word	0x40004400
 8000948:	40023800 	.word	0x40023800
 800094c:	40020000 	.word	0x40020000

08000950 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000958:	4a14      	ldr	r2, [pc, #80]	@ (80009ac <_sbrk+0x5c>)
 800095a:	4b15      	ldr	r3, [pc, #84]	@ (80009b0 <_sbrk+0x60>)
 800095c:	1ad3      	subs	r3, r2, r3
 800095e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000964:	4b13      	ldr	r3, [pc, #76]	@ (80009b4 <_sbrk+0x64>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d102      	bne.n	8000972 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800096c:	4b11      	ldr	r3, [pc, #68]	@ (80009b4 <_sbrk+0x64>)
 800096e:	4a12      	ldr	r2, [pc, #72]	@ (80009b8 <_sbrk+0x68>)
 8000970:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000972:	4b10      	ldr	r3, [pc, #64]	@ (80009b4 <_sbrk+0x64>)
 8000974:	681a      	ldr	r2, [r3, #0]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4413      	add	r3, r2
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	429a      	cmp	r2, r3
 800097e:	d207      	bcs.n	8000990 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000980:	f001 fc58 	bl	8002234 <__errno>
 8000984:	4603      	mov	r3, r0
 8000986:	220c      	movs	r2, #12
 8000988:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800098a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800098e:	e009      	b.n	80009a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000990:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <_sbrk+0x64>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000996:	4b07      	ldr	r3, [pc, #28]	@ (80009b4 <_sbrk+0x64>)
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4413      	add	r3, r2
 800099e:	4a05      	ldr	r2, [pc, #20]	@ (80009b4 <_sbrk+0x64>)
 80009a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009a2:	68fb      	ldr	r3, [r7, #12]
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3718      	adds	r7, #24
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	20020000 	.word	0x20020000
 80009b0:	00000400 	.word	0x00000400
 80009b4:	20000124 	.word	0x20000124
 80009b8:	20000278 	.word	0x20000278

080009bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009c0:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <SystemInit+0x20>)
 80009c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009c6:	4a05      	ldr	r2, [pc, #20]	@ (80009dc <SystemInit+0x20>)
 80009c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009d0:	bf00      	nop
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	e000ed00 	.word	0xe000ed00

080009e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80009e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a18 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80009e4:	f7ff ffea 	bl	80009bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009e8:	480c      	ldr	r0, [pc, #48]	@ (8000a1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80009ea:	490d      	ldr	r1, [pc, #52]	@ (8000a20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80009ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000a24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80009ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009f0:	e002      	b.n	80009f8 <LoopCopyDataInit>

080009f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009f6:	3304      	adds	r3, #4

080009f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009fc:	d3f9      	bcc.n	80009f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000a28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a00:	4c0a      	ldr	r4, [pc, #40]	@ (8000a2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a04:	e001      	b.n	8000a0a <LoopFillZerobss>

08000a06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a08:	3204      	adds	r2, #4

08000a0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a0c:	d3fb      	bcc.n	8000a06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a0e:	f001 fc17 	bl	8002240 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a12:	f7ff fddb 	bl	80005cc <main>
  bx  lr    
 8000a16:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a20:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a24:	08002bc8 	.word	0x08002bc8
  ldr r2, =_sbss
 8000a28:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a2c:	20000274 	.word	0x20000274

08000a30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a30:	e7fe      	b.n	8000a30 <ADC_IRQHandler>
	...

08000a34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a38:	4b0e      	ldr	r3, [pc, #56]	@ (8000a74 <HAL_Init+0x40>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a74 <HAL_Init+0x40>)
 8000a3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a44:	4b0b      	ldr	r3, [pc, #44]	@ (8000a74 <HAL_Init+0x40>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a0a      	ldr	r2, [pc, #40]	@ (8000a74 <HAL_Init+0x40>)
 8000a4a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a50:	4b08      	ldr	r3, [pc, #32]	@ (8000a74 <HAL_Init+0x40>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a07      	ldr	r2, [pc, #28]	@ (8000a74 <HAL_Init+0x40>)
 8000a56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a5c:	2003      	movs	r0, #3
 8000a5e:	f000 f92b 	bl	8000cb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a62:	2000      	movs	r0, #0
 8000a64:	f000 f808 	bl	8000a78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a68:	f7ff fef8 	bl	800085c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a6c:	2300      	movs	r3, #0
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40023c00 	.word	0x40023c00

08000a78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a80:	4b12      	ldr	r3, [pc, #72]	@ (8000acc <HAL_InitTick+0x54>)
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	4b12      	ldr	r3, [pc, #72]	@ (8000ad0 <HAL_InitTick+0x58>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	4619      	mov	r1, r3
 8000a8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a96:	4618      	mov	r0, r3
 8000a98:	f000 f943 	bl	8000d22 <HAL_SYSTICK_Config>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	e00e      	b.n	8000ac4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	2b0f      	cmp	r3, #15
 8000aaa:	d80a      	bhi.n	8000ac2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aac:	2200      	movs	r2, #0
 8000aae:	6879      	ldr	r1, [r7, #4]
 8000ab0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ab4:	f000 f90b 	bl	8000cce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ab8:	4a06      	ldr	r2, [pc, #24]	@ (8000ad4 <HAL_InitTick+0x5c>)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	e000      	b.n	8000ac4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ac2:	2301      	movs	r3, #1
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	3708      	adds	r7, #8
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	20000000 	.word	0x20000000
 8000ad0:	20000008 	.word	0x20000008
 8000ad4:	20000004 	.word	0x20000004

08000ad8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000adc:	4b06      	ldr	r3, [pc, #24]	@ (8000af8 <HAL_IncTick+0x20>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	461a      	mov	r2, r3
 8000ae2:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <HAL_IncTick+0x24>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	4413      	add	r3, r2
 8000ae8:	4a04      	ldr	r2, [pc, #16]	@ (8000afc <HAL_IncTick+0x24>)
 8000aea:	6013      	str	r3, [r2, #0]
}
 8000aec:	bf00      	nop
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	20000008 	.word	0x20000008
 8000afc:	20000128 	.word	0x20000128

08000b00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  return uwTick;
 8000b04:	4b03      	ldr	r3, [pc, #12]	@ (8000b14 <HAL_GetTick+0x14>)
 8000b06:	681b      	ldr	r3, [r3, #0]
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	20000128 	.word	0x20000128

08000b18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b085      	sub	sp, #20
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	f003 0307 	and.w	r3, r3, #7
 8000b26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b28:	4b0c      	ldr	r3, [pc, #48]	@ (8000b5c <__NVIC_SetPriorityGrouping+0x44>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b2e:	68ba      	ldr	r2, [r7, #8]
 8000b30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b34:	4013      	ands	r3, r2
 8000b36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b4a:	4a04      	ldr	r2, [pc, #16]	@ (8000b5c <__NVIC_SetPriorityGrouping+0x44>)
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	60d3      	str	r3, [r2, #12]
}
 8000b50:	bf00      	nop
 8000b52:	3714      	adds	r7, #20
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	e000ed00 	.word	0xe000ed00

08000b60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b64:	4b04      	ldr	r3, [pc, #16]	@ (8000b78 <__NVIC_GetPriorityGrouping+0x18>)
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	0a1b      	lsrs	r3, r3, #8
 8000b6a:	f003 0307 	and.w	r3, r3, #7
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	db0b      	blt.n	8000ba6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	f003 021f 	and.w	r2, r3, #31
 8000b94:	4907      	ldr	r1, [pc, #28]	@ (8000bb4 <__NVIC_EnableIRQ+0x38>)
 8000b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9a:	095b      	lsrs	r3, r3, #5
 8000b9c:	2001      	movs	r0, #1
 8000b9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ba6:	bf00      	nop
 8000ba8:	370c      	adds	r7, #12
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	e000e100 	.word	0xe000e100

08000bb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	6039      	str	r1, [r7, #0]
 8000bc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	db0a      	blt.n	8000be2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	b2da      	uxtb	r2, r3
 8000bd0:	490c      	ldr	r1, [pc, #48]	@ (8000c04 <__NVIC_SetPriority+0x4c>)
 8000bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd6:	0112      	lsls	r2, r2, #4
 8000bd8:	b2d2      	uxtb	r2, r2
 8000bda:	440b      	add	r3, r1
 8000bdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000be0:	e00a      	b.n	8000bf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	b2da      	uxtb	r2, r3
 8000be6:	4908      	ldr	r1, [pc, #32]	@ (8000c08 <__NVIC_SetPriority+0x50>)
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	f003 030f 	and.w	r3, r3, #15
 8000bee:	3b04      	subs	r3, #4
 8000bf0:	0112      	lsls	r2, r2, #4
 8000bf2:	b2d2      	uxtb	r2, r2
 8000bf4:	440b      	add	r3, r1
 8000bf6:	761a      	strb	r2, [r3, #24]
}
 8000bf8:	bf00      	nop
 8000bfa:	370c      	adds	r7, #12
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	e000e100 	.word	0xe000e100
 8000c08:	e000ed00 	.word	0xe000ed00

08000c0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b089      	sub	sp, #36	@ 0x24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	60b9      	str	r1, [r7, #8]
 8000c16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	f003 0307 	and.w	r3, r3, #7
 8000c1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c20:	69fb      	ldr	r3, [r7, #28]
 8000c22:	f1c3 0307 	rsb	r3, r3, #7
 8000c26:	2b04      	cmp	r3, #4
 8000c28:	bf28      	it	cs
 8000c2a:	2304      	movcs	r3, #4
 8000c2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	3304      	adds	r3, #4
 8000c32:	2b06      	cmp	r3, #6
 8000c34:	d902      	bls.n	8000c3c <NVIC_EncodePriority+0x30>
 8000c36:	69fb      	ldr	r3, [r7, #28]
 8000c38:	3b03      	subs	r3, #3
 8000c3a:	e000      	b.n	8000c3e <NVIC_EncodePriority+0x32>
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c44:	69bb      	ldr	r3, [r7, #24]
 8000c46:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4a:	43da      	mvns	r2, r3
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	401a      	ands	r2, r3
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c54:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5e:	43d9      	mvns	r1, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c64:	4313      	orrs	r3, r2
         );
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3724      	adds	r7, #36	@ 0x24
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
	...

08000c74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c84:	d301      	bcc.n	8000c8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c86:	2301      	movs	r3, #1
 8000c88:	e00f      	b.n	8000caa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb4 <SysTick_Config+0x40>)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	3b01      	subs	r3, #1
 8000c90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c92:	210f      	movs	r1, #15
 8000c94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c98:	f7ff ff8e 	bl	8000bb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c9c:	4b05      	ldr	r3, [pc, #20]	@ (8000cb4 <SysTick_Config+0x40>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ca2:	4b04      	ldr	r3, [pc, #16]	@ (8000cb4 <SysTick_Config+0x40>)
 8000ca4:	2207      	movs	r2, #7
 8000ca6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	e000e010 	.word	0xe000e010

08000cb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff ff29 	bl	8000b18 <__NVIC_SetPriorityGrouping>
}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b086      	sub	sp, #24
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	60b9      	str	r1, [r7, #8]
 8000cd8:	607a      	str	r2, [r7, #4]
 8000cda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ce0:	f7ff ff3e 	bl	8000b60 <__NVIC_GetPriorityGrouping>
 8000ce4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ce6:	687a      	ldr	r2, [r7, #4]
 8000ce8:	68b9      	ldr	r1, [r7, #8]
 8000cea:	6978      	ldr	r0, [r7, #20]
 8000cec:	f7ff ff8e 	bl	8000c0c <NVIC_EncodePriority>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cf6:	4611      	mov	r1, r2
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff ff5d 	bl	8000bb8 <__NVIC_SetPriority>
}
 8000cfe:	bf00      	nop
 8000d00:	3718      	adds	r7, #24
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b082      	sub	sp, #8
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff ff31 	bl	8000b7c <__NVIC_EnableIRQ>
}
 8000d1a:	bf00      	nop
 8000d1c:	3708      	adds	r7, #8
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}

08000d22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	b082      	sub	sp, #8
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d2a:	6878      	ldr	r0, [r7, #4]
 8000d2c:	f7ff ffa2 	bl	8000c74 <SysTick_Config>
 8000d30:	4603      	mov	r3, r0
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
	...

08000d3c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2b04      	cmp	r3, #4
 8000d48:	d106      	bne.n	8000d58 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000d4a:	4b09      	ldr	r3, [pc, #36]	@ (8000d70 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4a08      	ldr	r2, [pc, #32]	@ (8000d70 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d50:	f043 0304 	orr.w	r3, r3, #4
 8000d54:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000d56:	e005      	b.n	8000d64 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000d58:	4b05      	ldr	r3, [pc, #20]	@ (8000d70 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a04      	ldr	r2, [pc, #16]	@ (8000d70 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d5e:	f023 0304 	bic.w	r3, r3, #4
 8000d62:	6013      	str	r3, [r2, #0]
}
 8000d64:	bf00      	nop
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	e000e010 	.word	0xe000e010

08000d74 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000d78:	f000 f802 	bl	8000d80 <HAL_SYSTICK_Callback>
}
 8000d7c:	bf00      	nop
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000d84:	bf00      	nop
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
	...

08000d90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b089      	sub	sp, #36	@ 0x24
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
 8000d98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000da2:	2300      	movs	r3, #0
 8000da4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000da6:	2300      	movs	r3, #0
 8000da8:	61fb      	str	r3, [r7, #28]
 8000daa:	e159      	b.n	8001060 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000dac:	2201      	movs	r2, #1
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	fa02 f303 	lsl.w	r3, r2, r3
 8000db4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	697a      	ldr	r2, [r7, #20]
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000dc0:	693a      	ldr	r2, [r7, #16]
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	f040 8148 	bne.w	800105a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	f003 0303 	and.w	r3, r3, #3
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d005      	beq.n	8000de2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dde:	2b02      	cmp	r3, #2
 8000de0:	d130      	bne.n	8000e44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000de8:	69fb      	ldr	r3, [r7, #28]
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	2203      	movs	r2, #3
 8000dee:	fa02 f303 	lsl.w	r3, r2, r3
 8000df2:	43db      	mvns	r3, r3
 8000df4:	69ba      	ldr	r2, [r7, #24]
 8000df6:	4013      	ands	r3, r2
 8000df8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	68da      	ldr	r2, [r3, #12]
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	005b      	lsls	r3, r3, #1
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	69ba      	ldr	r2, [r7, #24]
 8000e10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e18:	2201      	movs	r2, #1
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e20:	43db      	mvns	r3, r3
 8000e22:	69ba      	ldr	r2, [r7, #24]
 8000e24:	4013      	ands	r3, r2
 8000e26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	091b      	lsrs	r3, r3, #4
 8000e2e:	f003 0201 	and.w	r2, r3, #1
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	69ba      	ldr	r2, [r7, #24]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	69ba      	ldr	r2, [r7, #24]
 8000e42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	f003 0303 	and.w	r3, r3, #3
 8000e4c:	2b03      	cmp	r3, #3
 8000e4e:	d017      	beq.n	8000e80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	2203      	movs	r2, #3
 8000e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e60:	43db      	mvns	r3, r3
 8000e62:	69ba      	ldr	r2, [r7, #24]
 8000e64:	4013      	ands	r3, r2
 8000e66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	689a      	ldr	r2, [r3, #8]
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	005b      	lsls	r3, r3, #1
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	69ba      	ldr	r2, [r7, #24]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	69ba      	ldr	r2, [r7, #24]
 8000e7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f003 0303 	and.w	r3, r3, #3
 8000e88:	2b02      	cmp	r3, #2
 8000e8a:	d123      	bne.n	8000ed4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	08da      	lsrs	r2, r3, #3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	3208      	adds	r2, #8
 8000e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	f003 0307 	and.w	r3, r3, #7
 8000ea0:	009b      	lsls	r3, r3, #2
 8000ea2:	220f      	movs	r2, #15
 8000ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea8:	43db      	mvns	r3, r3
 8000eaa:	69ba      	ldr	r2, [r7, #24]
 8000eac:	4013      	ands	r3, r2
 8000eae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	691a      	ldr	r2, [r3, #16]
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	f003 0307 	and.w	r3, r3, #7
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec0:	69ba      	ldr	r2, [r7, #24]
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	08da      	lsrs	r2, r3, #3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	3208      	adds	r2, #8
 8000ece:	69b9      	ldr	r1, [r7, #24]
 8000ed0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	005b      	lsls	r3, r3, #1
 8000ede:	2203      	movs	r2, #3
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	69ba      	ldr	r2, [r7, #24]
 8000ee8:	4013      	ands	r3, r2
 8000eea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f003 0203 	and.w	r2, r3, #3
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	005b      	lsls	r3, r3, #1
 8000ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8000efc:	69ba      	ldr	r2, [r7, #24]
 8000efe:	4313      	orrs	r3, r2
 8000f00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	69ba      	ldr	r2, [r7, #24]
 8000f06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	f000 80a2 	beq.w	800105a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	60fb      	str	r3, [r7, #12]
 8000f1a:	4b57      	ldr	r3, [pc, #348]	@ (8001078 <HAL_GPIO_Init+0x2e8>)
 8000f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f1e:	4a56      	ldr	r2, [pc, #344]	@ (8001078 <HAL_GPIO_Init+0x2e8>)
 8000f20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f24:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f26:	4b54      	ldr	r3, [pc, #336]	@ (8001078 <HAL_GPIO_Init+0x2e8>)
 8000f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f32:	4a52      	ldr	r2, [pc, #328]	@ (800107c <HAL_GPIO_Init+0x2ec>)
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	089b      	lsrs	r3, r3, #2
 8000f38:	3302      	adds	r3, #2
 8000f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	f003 0303 	and.w	r3, r3, #3
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	220f      	movs	r2, #15
 8000f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4e:	43db      	mvns	r3, r3
 8000f50:	69ba      	ldr	r2, [r7, #24]
 8000f52:	4013      	ands	r3, r2
 8000f54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4a49      	ldr	r2, [pc, #292]	@ (8001080 <HAL_GPIO_Init+0x2f0>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d019      	beq.n	8000f92 <HAL_GPIO_Init+0x202>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a48      	ldr	r2, [pc, #288]	@ (8001084 <HAL_GPIO_Init+0x2f4>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d013      	beq.n	8000f8e <HAL_GPIO_Init+0x1fe>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a47      	ldr	r2, [pc, #284]	@ (8001088 <HAL_GPIO_Init+0x2f8>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d00d      	beq.n	8000f8a <HAL_GPIO_Init+0x1fa>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a46      	ldr	r2, [pc, #280]	@ (800108c <HAL_GPIO_Init+0x2fc>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d007      	beq.n	8000f86 <HAL_GPIO_Init+0x1f6>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a45      	ldr	r2, [pc, #276]	@ (8001090 <HAL_GPIO_Init+0x300>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d101      	bne.n	8000f82 <HAL_GPIO_Init+0x1f2>
 8000f7e:	2304      	movs	r3, #4
 8000f80:	e008      	b.n	8000f94 <HAL_GPIO_Init+0x204>
 8000f82:	2307      	movs	r3, #7
 8000f84:	e006      	b.n	8000f94 <HAL_GPIO_Init+0x204>
 8000f86:	2303      	movs	r3, #3
 8000f88:	e004      	b.n	8000f94 <HAL_GPIO_Init+0x204>
 8000f8a:	2302      	movs	r3, #2
 8000f8c:	e002      	b.n	8000f94 <HAL_GPIO_Init+0x204>
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e000      	b.n	8000f94 <HAL_GPIO_Init+0x204>
 8000f92:	2300      	movs	r3, #0
 8000f94:	69fa      	ldr	r2, [r7, #28]
 8000f96:	f002 0203 	and.w	r2, r2, #3
 8000f9a:	0092      	lsls	r2, r2, #2
 8000f9c:	4093      	lsls	r3, r2
 8000f9e:	69ba      	ldr	r2, [r7, #24]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fa4:	4935      	ldr	r1, [pc, #212]	@ (800107c <HAL_GPIO_Init+0x2ec>)
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	089b      	lsrs	r3, r3, #2
 8000faa:	3302      	adds	r3, #2
 8000fac:	69ba      	ldr	r2, [r7, #24]
 8000fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fb2:	4b38      	ldr	r3, [pc, #224]	@ (8001094 <HAL_GPIO_Init+0x304>)
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d003      	beq.n	8000fd6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fd6:	4a2f      	ldr	r2, [pc, #188]	@ (8001094 <HAL_GPIO_Init+0x304>)
 8000fd8:	69bb      	ldr	r3, [r7, #24]
 8000fda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fdc:	4b2d      	ldr	r3, [pc, #180]	@ (8001094 <HAL_GPIO_Init+0x304>)
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d003      	beq.n	8001000 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000ff8:	69ba      	ldr	r2, [r7, #24]
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001000:	4a24      	ldr	r2, [pc, #144]	@ (8001094 <HAL_GPIO_Init+0x304>)
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001006:	4b23      	ldr	r3, [pc, #140]	@ (8001094 <HAL_GPIO_Init+0x304>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	43db      	mvns	r3, r3
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	4013      	ands	r3, r2
 8001014:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800101e:	2b00      	cmp	r3, #0
 8001020:	d003      	beq.n	800102a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001022:	69ba      	ldr	r2, [r7, #24]
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	4313      	orrs	r3, r2
 8001028:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800102a:	4a1a      	ldr	r2, [pc, #104]	@ (8001094 <HAL_GPIO_Init+0x304>)
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001030:	4b18      	ldr	r3, [pc, #96]	@ (8001094 <HAL_GPIO_Init+0x304>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	43db      	mvns	r3, r3
 800103a:	69ba      	ldr	r2, [r7, #24]
 800103c:	4013      	ands	r3, r2
 800103e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001048:	2b00      	cmp	r3, #0
 800104a:	d003      	beq.n	8001054 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800104c:	69ba      	ldr	r2, [r7, #24]
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	4313      	orrs	r3, r2
 8001052:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001054:	4a0f      	ldr	r2, [pc, #60]	@ (8001094 <HAL_GPIO_Init+0x304>)
 8001056:	69bb      	ldr	r3, [r7, #24]
 8001058:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	3301      	adds	r3, #1
 800105e:	61fb      	str	r3, [r7, #28]
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	2b0f      	cmp	r3, #15
 8001064:	f67f aea2 	bls.w	8000dac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001068:	bf00      	nop
 800106a:	bf00      	nop
 800106c:	3724      	adds	r7, #36	@ 0x24
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	40023800 	.word	0x40023800
 800107c:	40013800 	.word	0x40013800
 8001080:	40020000 	.word	0x40020000
 8001084:	40020400 	.word	0x40020400
 8001088:	40020800 	.word	0x40020800
 800108c:	40020c00 	.word	0x40020c00
 8001090:	40021000 	.word	0x40021000
 8001094:	40013c00 	.word	0x40013c00

08001098 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d101      	bne.n	80010aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e267      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f003 0301 	and.w	r3, r3, #1
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d075      	beq.n	80011a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80010b6:	4b88      	ldr	r3, [pc, #544]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	f003 030c 	and.w	r3, r3, #12
 80010be:	2b04      	cmp	r3, #4
 80010c0:	d00c      	beq.n	80010dc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010c2:	4b85      	ldr	r3, [pc, #532]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80010ca:	2b08      	cmp	r3, #8
 80010cc:	d112      	bne.n	80010f4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010ce:	4b82      	ldr	r3, [pc, #520]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80010da:	d10b      	bne.n	80010f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010dc:	4b7e      	ldr	r3, [pc, #504]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d05b      	beq.n	80011a0 <HAL_RCC_OscConfig+0x108>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d157      	bne.n	80011a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e242      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010fc:	d106      	bne.n	800110c <HAL_RCC_OscConfig+0x74>
 80010fe:	4b76      	ldr	r3, [pc, #472]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a75      	ldr	r2, [pc, #468]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 8001104:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001108:	6013      	str	r3, [r2, #0]
 800110a:	e01d      	b.n	8001148 <HAL_RCC_OscConfig+0xb0>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001114:	d10c      	bne.n	8001130 <HAL_RCC_OscConfig+0x98>
 8001116:	4b70      	ldr	r3, [pc, #448]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a6f      	ldr	r2, [pc, #444]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 800111c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001120:	6013      	str	r3, [r2, #0]
 8001122:	4b6d      	ldr	r3, [pc, #436]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4a6c      	ldr	r2, [pc, #432]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 8001128:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800112c:	6013      	str	r3, [r2, #0]
 800112e:	e00b      	b.n	8001148 <HAL_RCC_OscConfig+0xb0>
 8001130:	4b69      	ldr	r3, [pc, #420]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a68      	ldr	r2, [pc, #416]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 8001136:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800113a:	6013      	str	r3, [r2, #0]
 800113c:	4b66      	ldr	r3, [pc, #408]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a65      	ldr	r2, [pc, #404]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 8001142:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001146:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d013      	beq.n	8001178 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001150:	f7ff fcd6 	bl	8000b00 <HAL_GetTick>
 8001154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001156:	e008      	b.n	800116a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001158:	f7ff fcd2 	bl	8000b00 <HAL_GetTick>
 800115c:	4602      	mov	r2, r0
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	2b64      	cmp	r3, #100	@ 0x64
 8001164:	d901      	bls.n	800116a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001166:	2303      	movs	r3, #3
 8001168:	e207      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800116a:	4b5b      	ldr	r3, [pc, #364]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001172:	2b00      	cmp	r3, #0
 8001174:	d0f0      	beq.n	8001158 <HAL_RCC_OscConfig+0xc0>
 8001176:	e014      	b.n	80011a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001178:	f7ff fcc2 	bl	8000b00 <HAL_GetTick>
 800117c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800117e:	e008      	b.n	8001192 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001180:	f7ff fcbe 	bl	8000b00 <HAL_GetTick>
 8001184:	4602      	mov	r2, r0
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	2b64      	cmp	r3, #100	@ 0x64
 800118c:	d901      	bls.n	8001192 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	e1f3      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001192:	4b51      	ldr	r3, [pc, #324]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d1f0      	bne.n	8001180 <HAL_RCC_OscConfig+0xe8>
 800119e:	e000      	b.n	80011a2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d063      	beq.n	8001276 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80011ae:	4b4a      	ldr	r3, [pc, #296]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	f003 030c 	and.w	r3, r3, #12
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d00b      	beq.n	80011d2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011ba:	4b47      	ldr	r3, [pc, #284]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80011c2:	2b08      	cmp	r3, #8
 80011c4:	d11c      	bne.n	8001200 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011c6:	4b44      	ldr	r3, [pc, #272]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d116      	bne.n	8001200 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011d2:	4b41      	ldr	r3, [pc, #260]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d005      	beq.n	80011ea <HAL_RCC_OscConfig+0x152>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	68db      	ldr	r3, [r3, #12]
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d001      	beq.n	80011ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e1c7      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011ea:	4b3b      	ldr	r3, [pc, #236]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	691b      	ldr	r3, [r3, #16]
 80011f6:	00db      	lsls	r3, r3, #3
 80011f8:	4937      	ldr	r1, [pc, #220]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 80011fa:	4313      	orrs	r3, r2
 80011fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011fe:	e03a      	b.n	8001276 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d020      	beq.n	800124a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001208:	4b34      	ldr	r3, [pc, #208]	@ (80012dc <HAL_RCC_OscConfig+0x244>)
 800120a:	2201      	movs	r2, #1
 800120c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800120e:	f7ff fc77 	bl	8000b00 <HAL_GetTick>
 8001212:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001214:	e008      	b.n	8001228 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001216:	f7ff fc73 	bl	8000b00 <HAL_GetTick>
 800121a:	4602      	mov	r2, r0
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	2b02      	cmp	r3, #2
 8001222:	d901      	bls.n	8001228 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001224:	2303      	movs	r3, #3
 8001226:	e1a8      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001228:	4b2b      	ldr	r3, [pc, #172]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 0302 	and.w	r3, r3, #2
 8001230:	2b00      	cmp	r3, #0
 8001232:	d0f0      	beq.n	8001216 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001234:	4b28      	ldr	r3, [pc, #160]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	691b      	ldr	r3, [r3, #16]
 8001240:	00db      	lsls	r3, r3, #3
 8001242:	4925      	ldr	r1, [pc, #148]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 8001244:	4313      	orrs	r3, r2
 8001246:	600b      	str	r3, [r1, #0]
 8001248:	e015      	b.n	8001276 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800124a:	4b24      	ldr	r3, [pc, #144]	@ (80012dc <HAL_RCC_OscConfig+0x244>)
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001250:	f7ff fc56 	bl	8000b00 <HAL_GetTick>
 8001254:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001256:	e008      	b.n	800126a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001258:	f7ff fc52 	bl	8000b00 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	2b02      	cmp	r3, #2
 8001264:	d901      	bls.n	800126a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e187      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800126a:	4b1b      	ldr	r3, [pc, #108]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 0302 	and.w	r3, r3, #2
 8001272:	2b00      	cmp	r3, #0
 8001274:	d1f0      	bne.n	8001258 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 0308 	and.w	r3, r3, #8
 800127e:	2b00      	cmp	r3, #0
 8001280:	d036      	beq.n	80012f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	695b      	ldr	r3, [r3, #20]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d016      	beq.n	80012b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800128a:	4b15      	ldr	r3, [pc, #84]	@ (80012e0 <HAL_RCC_OscConfig+0x248>)
 800128c:	2201      	movs	r2, #1
 800128e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001290:	f7ff fc36 	bl	8000b00 <HAL_GetTick>
 8001294:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001296:	e008      	b.n	80012aa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001298:	f7ff fc32 	bl	8000b00 <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d901      	bls.n	80012aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e167      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012aa:	4b0b      	ldr	r3, [pc, #44]	@ (80012d8 <HAL_RCC_OscConfig+0x240>)
 80012ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d0f0      	beq.n	8001298 <HAL_RCC_OscConfig+0x200>
 80012b6:	e01b      	b.n	80012f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012b8:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <HAL_RCC_OscConfig+0x248>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012be:	f7ff fc1f 	bl	8000b00 <HAL_GetTick>
 80012c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012c4:	e00e      	b.n	80012e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012c6:	f7ff fc1b 	bl	8000b00 <HAL_GetTick>
 80012ca:	4602      	mov	r2, r0
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d907      	bls.n	80012e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80012d4:	2303      	movs	r3, #3
 80012d6:	e150      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
 80012d8:	40023800 	.word	0x40023800
 80012dc:	42470000 	.word	0x42470000
 80012e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012e4:	4b88      	ldr	r3, [pc, #544]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 80012e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012e8:	f003 0302 	and.w	r3, r3, #2
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d1ea      	bne.n	80012c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0304 	and.w	r3, r3, #4
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	f000 8097 	beq.w	800142c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012fe:	2300      	movs	r3, #0
 8001300:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001302:	4b81      	ldr	r3, [pc, #516]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 8001304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001306:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d10f      	bne.n	800132e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	4b7d      	ldr	r3, [pc, #500]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 8001314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001316:	4a7c      	ldr	r2, [pc, #496]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 8001318:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800131c:	6413      	str	r3, [r2, #64]	@ 0x40
 800131e:	4b7a      	ldr	r3, [pc, #488]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 8001320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001322:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800132a:	2301      	movs	r3, #1
 800132c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800132e:	4b77      	ldr	r3, [pc, #476]	@ (800150c <HAL_RCC_OscConfig+0x474>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001336:	2b00      	cmp	r3, #0
 8001338:	d118      	bne.n	800136c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800133a:	4b74      	ldr	r3, [pc, #464]	@ (800150c <HAL_RCC_OscConfig+0x474>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a73      	ldr	r2, [pc, #460]	@ (800150c <HAL_RCC_OscConfig+0x474>)
 8001340:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001344:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001346:	f7ff fbdb 	bl	8000b00 <HAL_GetTick>
 800134a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800134c:	e008      	b.n	8001360 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800134e:	f7ff fbd7 	bl	8000b00 <HAL_GetTick>
 8001352:	4602      	mov	r2, r0
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	2b02      	cmp	r3, #2
 800135a:	d901      	bls.n	8001360 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800135c:	2303      	movs	r3, #3
 800135e:	e10c      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001360:	4b6a      	ldr	r3, [pc, #424]	@ (800150c <HAL_RCC_OscConfig+0x474>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001368:	2b00      	cmp	r3, #0
 800136a:	d0f0      	beq.n	800134e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	2b01      	cmp	r3, #1
 8001372:	d106      	bne.n	8001382 <HAL_RCC_OscConfig+0x2ea>
 8001374:	4b64      	ldr	r3, [pc, #400]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 8001376:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001378:	4a63      	ldr	r2, [pc, #396]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 800137a:	f043 0301 	orr.w	r3, r3, #1
 800137e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001380:	e01c      	b.n	80013bc <HAL_RCC_OscConfig+0x324>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	2b05      	cmp	r3, #5
 8001388:	d10c      	bne.n	80013a4 <HAL_RCC_OscConfig+0x30c>
 800138a:	4b5f      	ldr	r3, [pc, #380]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 800138c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800138e:	4a5e      	ldr	r2, [pc, #376]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 8001390:	f043 0304 	orr.w	r3, r3, #4
 8001394:	6713      	str	r3, [r2, #112]	@ 0x70
 8001396:	4b5c      	ldr	r3, [pc, #368]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 8001398:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800139a:	4a5b      	ldr	r2, [pc, #364]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 800139c:	f043 0301 	orr.w	r3, r3, #1
 80013a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80013a2:	e00b      	b.n	80013bc <HAL_RCC_OscConfig+0x324>
 80013a4:	4b58      	ldr	r3, [pc, #352]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 80013a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013a8:	4a57      	ldr	r2, [pc, #348]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 80013aa:	f023 0301 	bic.w	r3, r3, #1
 80013ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80013b0:	4b55      	ldr	r3, [pc, #340]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 80013b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013b4:	4a54      	ldr	r2, [pc, #336]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 80013b6:	f023 0304 	bic.w	r3, r3, #4
 80013ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d015      	beq.n	80013f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013c4:	f7ff fb9c 	bl	8000b00 <HAL_GetTick>
 80013c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013ca:	e00a      	b.n	80013e2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013cc:	f7ff fb98 	bl	8000b00 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013da:	4293      	cmp	r3, r2
 80013dc:	d901      	bls.n	80013e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80013de:	2303      	movs	r3, #3
 80013e0:	e0cb      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013e2:	4b49      	ldr	r3, [pc, #292]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 80013e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d0ee      	beq.n	80013cc <HAL_RCC_OscConfig+0x334>
 80013ee:	e014      	b.n	800141a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013f0:	f7ff fb86 	bl	8000b00 <HAL_GetTick>
 80013f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013f6:	e00a      	b.n	800140e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013f8:	f7ff fb82 	bl	8000b00 <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001406:	4293      	cmp	r3, r2
 8001408:	d901      	bls.n	800140e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e0b5      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800140e:	4b3e      	ldr	r3, [pc, #248]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 8001410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1ee      	bne.n	80013f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800141a:	7dfb      	ldrb	r3, [r7, #23]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d105      	bne.n	800142c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001420:	4b39      	ldr	r3, [pc, #228]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 8001422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001424:	4a38      	ldr	r2, [pc, #224]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 8001426:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800142a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	2b00      	cmp	r3, #0
 8001432:	f000 80a1 	beq.w	8001578 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001436:	4b34      	ldr	r3, [pc, #208]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	f003 030c 	and.w	r3, r3, #12
 800143e:	2b08      	cmp	r3, #8
 8001440:	d05c      	beq.n	80014fc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	699b      	ldr	r3, [r3, #24]
 8001446:	2b02      	cmp	r3, #2
 8001448:	d141      	bne.n	80014ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800144a:	4b31      	ldr	r3, [pc, #196]	@ (8001510 <HAL_RCC_OscConfig+0x478>)
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001450:	f7ff fb56 	bl	8000b00 <HAL_GetTick>
 8001454:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001456:	e008      	b.n	800146a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001458:	f7ff fb52 	bl	8000b00 <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b02      	cmp	r3, #2
 8001464:	d901      	bls.n	800146a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e087      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800146a:	4b27      	ldr	r3, [pc, #156]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1f0      	bne.n	8001458 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	69da      	ldr	r2, [r3, #28]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6a1b      	ldr	r3, [r3, #32]
 800147e:	431a      	orrs	r2, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001484:	019b      	lsls	r3, r3, #6
 8001486:	431a      	orrs	r2, r3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800148c:	085b      	lsrs	r3, r3, #1
 800148e:	3b01      	subs	r3, #1
 8001490:	041b      	lsls	r3, r3, #16
 8001492:	431a      	orrs	r2, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001498:	061b      	lsls	r3, r3, #24
 800149a:	491b      	ldr	r1, [pc, #108]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 800149c:	4313      	orrs	r3, r2
 800149e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001510 <HAL_RCC_OscConfig+0x478>)
 80014a2:	2201      	movs	r2, #1
 80014a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a6:	f7ff fb2b 	bl	8000b00 <HAL_GetTick>
 80014aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014ac:	e008      	b.n	80014c0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014ae:	f7ff fb27 	bl	8000b00 <HAL_GetTick>
 80014b2:	4602      	mov	r2, r0
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	1ad3      	subs	r3, r2, r3
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d901      	bls.n	80014c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	e05c      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014c0:	4b11      	ldr	r3, [pc, #68]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d0f0      	beq.n	80014ae <HAL_RCC_OscConfig+0x416>
 80014cc:	e054      	b.n	8001578 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014ce:	4b10      	ldr	r3, [pc, #64]	@ (8001510 <HAL_RCC_OscConfig+0x478>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d4:	f7ff fb14 	bl	8000b00 <HAL_GetTick>
 80014d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014da:	e008      	b.n	80014ee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014dc:	f7ff fb10 	bl	8000b00 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e045      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014ee:	4b06      	ldr	r3, [pc, #24]	@ (8001508 <HAL_RCC_OscConfig+0x470>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d1f0      	bne.n	80014dc <HAL_RCC_OscConfig+0x444>
 80014fa:	e03d      	b.n	8001578 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d107      	bne.n	8001514 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e038      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
 8001508:	40023800 	.word	0x40023800
 800150c:	40007000 	.word	0x40007000
 8001510:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001514:	4b1b      	ldr	r3, [pc, #108]	@ (8001584 <HAL_RCC_OscConfig+0x4ec>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	699b      	ldr	r3, [r3, #24]
 800151e:	2b01      	cmp	r3, #1
 8001520:	d028      	beq.n	8001574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800152c:	429a      	cmp	r2, r3
 800152e:	d121      	bne.n	8001574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800153a:	429a      	cmp	r2, r3
 800153c:	d11a      	bne.n	8001574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800153e:	68fa      	ldr	r2, [r7, #12]
 8001540:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001544:	4013      	ands	r3, r2
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800154a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800154c:	4293      	cmp	r3, r2
 800154e:	d111      	bne.n	8001574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800155a:	085b      	lsrs	r3, r3, #1
 800155c:	3b01      	subs	r3, #1
 800155e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001560:	429a      	cmp	r2, r3
 8001562:	d107      	bne.n	8001574 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800156e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001570:	429a      	cmp	r2, r3
 8001572:	d001      	beq.n	8001578 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001574:	2301      	movs	r3, #1
 8001576:	e000      	b.n	800157a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	3718      	adds	r7, #24
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40023800 	.word	0x40023800

08001588 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d101      	bne.n	800159c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001598:	2301      	movs	r3, #1
 800159a:	e0cc      	b.n	8001736 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800159c:	4b68      	ldr	r3, [pc, #416]	@ (8001740 <HAL_RCC_ClockConfig+0x1b8>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f003 0307 	and.w	r3, r3, #7
 80015a4:	683a      	ldr	r2, [r7, #0]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d90c      	bls.n	80015c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015aa:	4b65      	ldr	r3, [pc, #404]	@ (8001740 <HAL_RCC_ClockConfig+0x1b8>)
 80015ac:	683a      	ldr	r2, [r7, #0]
 80015ae:	b2d2      	uxtb	r2, r2
 80015b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015b2:	4b63      	ldr	r3, [pc, #396]	@ (8001740 <HAL_RCC_ClockConfig+0x1b8>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	683a      	ldr	r2, [r7, #0]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d001      	beq.n	80015c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e0b8      	b.n	8001736 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0302 	and.w	r3, r3, #2
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d020      	beq.n	8001612 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0304 	and.w	r3, r3, #4
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d005      	beq.n	80015e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015dc:	4b59      	ldr	r3, [pc, #356]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	4a58      	ldr	r2, [pc, #352]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 80015e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80015e6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 0308 	and.w	r3, r3, #8
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d005      	beq.n	8001600 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015f4:	4b53      	ldr	r3, [pc, #332]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	4a52      	ldr	r2, [pc, #328]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 80015fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80015fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001600:	4b50      	ldr	r3, [pc, #320]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	494d      	ldr	r1, [pc, #308]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 800160e:	4313      	orrs	r3, r2
 8001610:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 0301 	and.w	r3, r3, #1
 800161a:	2b00      	cmp	r3, #0
 800161c:	d044      	beq.n	80016a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d107      	bne.n	8001636 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001626:	4b47      	ldr	r3, [pc, #284]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d119      	bne.n	8001666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e07f      	b.n	8001736 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	2b02      	cmp	r3, #2
 800163c:	d003      	beq.n	8001646 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001642:	2b03      	cmp	r3, #3
 8001644:	d107      	bne.n	8001656 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001646:	4b3f      	ldr	r3, [pc, #252]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d109      	bne.n	8001666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e06f      	b.n	8001736 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001656:	4b3b      	ldr	r3, [pc, #236]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d101      	bne.n	8001666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e067      	b.n	8001736 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001666:	4b37      	ldr	r3, [pc, #220]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	f023 0203 	bic.w	r2, r3, #3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	4934      	ldr	r1, [pc, #208]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 8001674:	4313      	orrs	r3, r2
 8001676:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001678:	f7ff fa42 	bl	8000b00 <HAL_GetTick>
 800167c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800167e:	e00a      	b.n	8001696 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001680:	f7ff fa3e 	bl	8000b00 <HAL_GetTick>
 8001684:	4602      	mov	r2, r0
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800168e:	4293      	cmp	r3, r2
 8001690:	d901      	bls.n	8001696 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001692:	2303      	movs	r3, #3
 8001694:	e04f      	b.n	8001736 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001696:	4b2b      	ldr	r3, [pc, #172]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 8001698:	689b      	ldr	r3, [r3, #8]
 800169a:	f003 020c 	and.w	r2, r3, #12
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d1eb      	bne.n	8001680 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016a8:	4b25      	ldr	r3, [pc, #148]	@ (8001740 <HAL_RCC_ClockConfig+0x1b8>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 0307 	and.w	r3, r3, #7
 80016b0:	683a      	ldr	r2, [r7, #0]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d20c      	bcs.n	80016d0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016b6:	4b22      	ldr	r3, [pc, #136]	@ (8001740 <HAL_RCC_ClockConfig+0x1b8>)
 80016b8:	683a      	ldr	r2, [r7, #0]
 80016ba:	b2d2      	uxtb	r2, r2
 80016bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016be:	4b20      	ldr	r3, [pc, #128]	@ (8001740 <HAL_RCC_ClockConfig+0x1b8>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	683a      	ldr	r2, [r7, #0]
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d001      	beq.n	80016d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e032      	b.n	8001736 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 0304 	and.w	r3, r3, #4
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d008      	beq.n	80016ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016dc:	4b19      	ldr	r3, [pc, #100]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	4916      	ldr	r1, [pc, #88]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 80016ea:	4313      	orrs	r3, r2
 80016ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0308 	and.w	r3, r3, #8
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d009      	beq.n	800170e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016fa:	4b12      	ldr	r3, [pc, #72]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	691b      	ldr	r3, [r3, #16]
 8001706:	00db      	lsls	r3, r3, #3
 8001708:	490e      	ldr	r1, [pc, #56]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 800170a:	4313      	orrs	r3, r2
 800170c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800170e:	f000 f821 	bl	8001754 <HAL_RCC_GetSysClockFreq>
 8001712:	4602      	mov	r2, r0
 8001714:	4b0b      	ldr	r3, [pc, #44]	@ (8001744 <HAL_RCC_ClockConfig+0x1bc>)
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	091b      	lsrs	r3, r3, #4
 800171a:	f003 030f 	and.w	r3, r3, #15
 800171e:	490a      	ldr	r1, [pc, #40]	@ (8001748 <HAL_RCC_ClockConfig+0x1c0>)
 8001720:	5ccb      	ldrb	r3, [r1, r3]
 8001722:	fa22 f303 	lsr.w	r3, r2, r3
 8001726:	4a09      	ldr	r2, [pc, #36]	@ (800174c <HAL_RCC_ClockConfig+0x1c4>)
 8001728:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800172a:	4b09      	ldr	r3, [pc, #36]	@ (8001750 <HAL_RCC_ClockConfig+0x1c8>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff f9a2 	bl	8000a78 <HAL_InitTick>

  return HAL_OK;
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	3710      	adds	r7, #16
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40023c00 	.word	0x40023c00
 8001744:	40023800 	.word	0x40023800
 8001748:	08002b6c 	.word	0x08002b6c
 800174c:	20000000 	.word	0x20000000
 8001750:	20000004 	.word	0x20000004

08001754 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001754:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001758:	b094      	sub	sp, #80	@ 0x50
 800175a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800175c:	2300      	movs	r3, #0
 800175e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001760:	2300      	movs	r3, #0
 8001762:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001764:	2300      	movs	r3, #0
 8001766:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001768:	2300      	movs	r3, #0
 800176a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800176c:	4b79      	ldr	r3, [pc, #484]	@ (8001954 <HAL_RCC_GetSysClockFreq+0x200>)
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	f003 030c 	and.w	r3, r3, #12
 8001774:	2b08      	cmp	r3, #8
 8001776:	d00d      	beq.n	8001794 <HAL_RCC_GetSysClockFreq+0x40>
 8001778:	2b08      	cmp	r3, #8
 800177a:	f200 80e1 	bhi.w	8001940 <HAL_RCC_GetSysClockFreq+0x1ec>
 800177e:	2b00      	cmp	r3, #0
 8001780:	d002      	beq.n	8001788 <HAL_RCC_GetSysClockFreq+0x34>
 8001782:	2b04      	cmp	r3, #4
 8001784:	d003      	beq.n	800178e <HAL_RCC_GetSysClockFreq+0x3a>
 8001786:	e0db      	b.n	8001940 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001788:	4b73      	ldr	r3, [pc, #460]	@ (8001958 <HAL_RCC_GetSysClockFreq+0x204>)
 800178a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800178c:	e0db      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800178e:	4b73      	ldr	r3, [pc, #460]	@ (800195c <HAL_RCC_GetSysClockFreq+0x208>)
 8001790:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001792:	e0d8      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001794:	4b6f      	ldr	r3, [pc, #444]	@ (8001954 <HAL_RCC_GetSysClockFreq+0x200>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800179c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800179e:	4b6d      	ldr	r3, [pc, #436]	@ (8001954 <HAL_RCC_GetSysClockFreq+0x200>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d063      	beq.n	8001872 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017aa:	4b6a      	ldr	r3, [pc, #424]	@ (8001954 <HAL_RCC_GetSysClockFreq+0x200>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	099b      	lsrs	r3, r3, #6
 80017b0:	2200      	movs	r2, #0
 80017b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80017b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80017b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80017be:	2300      	movs	r3, #0
 80017c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80017c2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80017c6:	4622      	mov	r2, r4
 80017c8:	462b      	mov	r3, r5
 80017ca:	f04f 0000 	mov.w	r0, #0
 80017ce:	f04f 0100 	mov.w	r1, #0
 80017d2:	0159      	lsls	r1, r3, #5
 80017d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017d8:	0150      	lsls	r0, r2, #5
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	4621      	mov	r1, r4
 80017e0:	1a51      	subs	r1, r2, r1
 80017e2:	6139      	str	r1, [r7, #16]
 80017e4:	4629      	mov	r1, r5
 80017e6:	eb63 0301 	sbc.w	r3, r3, r1
 80017ea:	617b      	str	r3, [r7, #20]
 80017ec:	f04f 0200 	mov.w	r2, #0
 80017f0:	f04f 0300 	mov.w	r3, #0
 80017f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80017f8:	4659      	mov	r1, fp
 80017fa:	018b      	lsls	r3, r1, #6
 80017fc:	4651      	mov	r1, sl
 80017fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001802:	4651      	mov	r1, sl
 8001804:	018a      	lsls	r2, r1, #6
 8001806:	4651      	mov	r1, sl
 8001808:	ebb2 0801 	subs.w	r8, r2, r1
 800180c:	4659      	mov	r1, fp
 800180e:	eb63 0901 	sbc.w	r9, r3, r1
 8001812:	f04f 0200 	mov.w	r2, #0
 8001816:	f04f 0300 	mov.w	r3, #0
 800181a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800181e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001822:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001826:	4690      	mov	r8, r2
 8001828:	4699      	mov	r9, r3
 800182a:	4623      	mov	r3, r4
 800182c:	eb18 0303 	adds.w	r3, r8, r3
 8001830:	60bb      	str	r3, [r7, #8]
 8001832:	462b      	mov	r3, r5
 8001834:	eb49 0303 	adc.w	r3, r9, r3
 8001838:	60fb      	str	r3, [r7, #12]
 800183a:	f04f 0200 	mov.w	r2, #0
 800183e:	f04f 0300 	mov.w	r3, #0
 8001842:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001846:	4629      	mov	r1, r5
 8001848:	024b      	lsls	r3, r1, #9
 800184a:	4621      	mov	r1, r4
 800184c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001850:	4621      	mov	r1, r4
 8001852:	024a      	lsls	r2, r1, #9
 8001854:	4610      	mov	r0, r2
 8001856:	4619      	mov	r1, r3
 8001858:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800185a:	2200      	movs	r2, #0
 800185c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800185e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001860:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001864:	f7fe fd14 	bl	8000290 <__aeabi_uldivmod>
 8001868:	4602      	mov	r2, r0
 800186a:	460b      	mov	r3, r1
 800186c:	4613      	mov	r3, r2
 800186e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001870:	e058      	b.n	8001924 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001872:	4b38      	ldr	r3, [pc, #224]	@ (8001954 <HAL_RCC_GetSysClockFreq+0x200>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	099b      	lsrs	r3, r3, #6
 8001878:	2200      	movs	r2, #0
 800187a:	4618      	mov	r0, r3
 800187c:	4611      	mov	r1, r2
 800187e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001882:	623b      	str	r3, [r7, #32]
 8001884:	2300      	movs	r3, #0
 8001886:	627b      	str	r3, [r7, #36]	@ 0x24
 8001888:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800188c:	4642      	mov	r2, r8
 800188e:	464b      	mov	r3, r9
 8001890:	f04f 0000 	mov.w	r0, #0
 8001894:	f04f 0100 	mov.w	r1, #0
 8001898:	0159      	lsls	r1, r3, #5
 800189a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800189e:	0150      	lsls	r0, r2, #5
 80018a0:	4602      	mov	r2, r0
 80018a2:	460b      	mov	r3, r1
 80018a4:	4641      	mov	r1, r8
 80018a6:	ebb2 0a01 	subs.w	sl, r2, r1
 80018aa:	4649      	mov	r1, r9
 80018ac:	eb63 0b01 	sbc.w	fp, r3, r1
 80018b0:	f04f 0200 	mov.w	r2, #0
 80018b4:	f04f 0300 	mov.w	r3, #0
 80018b8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80018bc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80018c0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80018c4:	ebb2 040a 	subs.w	r4, r2, sl
 80018c8:	eb63 050b 	sbc.w	r5, r3, fp
 80018cc:	f04f 0200 	mov.w	r2, #0
 80018d0:	f04f 0300 	mov.w	r3, #0
 80018d4:	00eb      	lsls	r3, r5, #3
 80018d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80018da:	00e2      	lsls	r2, r4, #3
 80018dc:	4614      	mov	r4, r2
 80018de:	461d      	mov	r5, r3
 80018e0:	4643      	mov	r3, r8
 80018e2:	18e3      	adds	r3, r4, r3
 80018e4:	603b      	str	r3, [r7, #0]
 80018e6:	464b      	mov	r3, r9
 80018e8:	eb45 0303 	adc.w	r3, r5, r3
 80018ec:	607b      	str	r3, [r7, #4]
 80018ee:	f04f 0200 	mov.w	r2, #0
 80018f2:	f04f 0300 	mov.w	r3, #0
 80018f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80018fa:	4629      	mov	r1, r5
 80018fc:	028b      	lsls	r3, r1, #10
 80018fe:	4621      	mov	r1, r4
 8001900:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001904:	4621      	mov	r1, r4
 8001906:	028a      	lsls	r2, r1, #10
 8001908:	4610      	mov	r0, r2
 800190a:	4619      	mov	r1, r3
 800190c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800190e:	2200      	movs	r2, #0
 8001910:	61bb      	str	r3, [r7, #24]
 8001912:	61fa      	str	r2, [r7, #28]
 8001914:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001918:	f7fe fcba 	bl	8000290 <__aeabi_uldivmod>
 800191c:	4602      	mov	r2, r0
 800191e:	460b      	mov	r3, r1
 8001920:	4613      	mov	r3, r2
 8001922:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001924:	4b0b      	ldr	r3, [pc, #44]	@ (8001954 <HAL_RCC_GetSysClockFreq+0x200>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	0c1b      	lsrs	r3, r3, #16
 800192a:	f003 0303 	and.w	r3, r3, #3
 800192e:	3301      	adds	r3, #1
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001934:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001936:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001938:	fbb2 f3f3 	udiv	r3, r2, r3
 800193c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800193e:	e002      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001940:	4b05      	ldr	r3, [pc, #20]	@ (8001958 <HAL_RCC_GetSysClockFreq+0x204>)
 8001942:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001944:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001946:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001948:	4618      	mov	r0, r3
 800194a:	3750      	adds	r7, #80	@ 0x50
 800194c:	46bd      	mov	sp, r7
 800194e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001952:	bf00      	nop
 8001954:	40023800 	.word	0x40023800
 8001958:	00f42400 	.word	0x00f42400
 800195c:	007a1200 	.word	0x007a1200

08001960 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001964:	4b03      	ldr	r3, [pc, #12]	@ (8001974 <HAL_RCC_GetHCLKFreq+0x14>)
 8001966:	681b      	ldr	r3, [r3, #0]
}
 8001968:	4618      	mov	r0, r3
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	20000000 	.word	0x20000000

08001978 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800197c:	f7ff fff0 	bl	8001960 <HAL_RCC_GetHCLKFreq>
 8001980:	4602      	mov	r2, r0
 8001982:	4b05      	ldr	r3, [pc, #20]	@ (8001998 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	0a9b      	lsrs	r3, r3, #10
 8001988:	f003 0307 	and.w	r3, r3, #7
 800198c:	4903      	ldr	r1, [pc, #12]	@ (800199c <HAL_RCC_GetPCLK1Freq+0x24>)
 800198e:	5ccb      	ldrb	r3, [r1, r3]
 8001990:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001994:	4618      	mov	r0, r3
 8001996:	bd80      	pop	{r7, pc}
 8001998:	40023800 	.word	0x40023800
 800199c:	08002b7c 	.word	0x08002b7c

080019a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80019a4:	f7ff ffdc 	bl	8001960 <HAL_RCC_GetHCLKFreq>
 80019a8:	4602      	mov	r2, r0
 80019aa:	4b05      	ldr	r3, [pc, #20]	@ (80019c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	0b5b      	lsrs	r3, r3, #13
 80019b0:	f003 0307 	and.w	r3, r3, #7
 80019b4:	4903      	ldr	r1, [pc, #12]	@ (80019c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019b6:	5ccb      	ldrb	r3, [r1, r3]
 80019b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019bc:	4618      	mov	r0, r3
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40023800 	.word	0x40023800
 80019c4:	08002b7c 	.word	0x08002b7c

080019c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d101      	bne.n	80019da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e042      	b.n	8001a60 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d106      	bne.n	80019f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f7fe ff56 	bl	80008a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2224      	movs	r2, #36	@ 0x24
 80019f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	68da      	ldr	r2, [r3, #12]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001a0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f000 f973 	bl	8001cf8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	691a      	ldr	r2, [r3, #16]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001a20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	695a      	ldr	r2, [r3, #20]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001a30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	68da      	ldr	r2, [r3, #12]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001a40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2200      	movs	r2, #0
 8001a46:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2220      	movs	r2, #32
 8001a4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2220      	movs	r2, #32
 8001a54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3708      	adds	r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08a      	sub	sp, #40	@ 0x28
 8001a6c:	af02      	add	r7, sp, #8
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	60b9      	str	r1, [r7, #8]
 8001a72:	603b      	str	r3, [r7, #0]
 8001a74:	4613      	mov	r3, r2
 8001a76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	2b20      	cmp	r3, #32
 8001a86:	d175      	bne.n	8001b74 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d002      	beq.n	8001a94 <HAL_UART_Transmit+0x2c>
 8001a8e:	88fb      	ldrh	r3, [r7, #6]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d101      	bne.n	8001a98 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	e06e      	b.n	8001b76 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2221      	movs	r2, #33	@ 0x21
 8001aa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001aa6:	f7ff f82b 	bl	8000b00 <HAL_GetTick>
 8001aaa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	88fa      	ldrh	r2, [r7, #6]
 8001ab0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	88fa      	ldrh	r2, [r7, #6]
 8001ab6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ac0:	d108      	bne.n	8001ad4 <HAL_UART_Transmit+0x6c>
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	691b      	ldr	r3, [r3, #16]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d104      	bne.n	8001ad4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001aca:	2300      	movs	r3, #0
 8001acc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	61bb      	str	r3, [r7, #24]
 8001ad2:	e003      	b.n	8001adc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001adc:	e02e      	b.n	8001b3c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2180      	movs	r1, #128	@ 0x80
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f000 f848 	bl	8001b7e <UART_WaitOnFlagUntilTimeout>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d005      	beq.n	8001b00 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2220      	movs	r2, #32
 8001af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001afc:	2303      	movs	r3, #3
 8001afe:	e03a      	b.n	8001b76 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d10b      	bne.n	8001b1e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	881b      	ldrh	r3, [r3, #0]
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001b14:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001b16:	69bb      	ldr	r3, [r7, #24]
 8001b18:	3302      	adds	r3, #2
 8001b1a:	61bb      	str	r3, [r7, #24]
 8001b1c:	e007      	b.n	8001b2e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	781a      	ldrb	r2, [r3, #0]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	3b01      	subs	r3, #1
 8001b36:	b29a      	uxth	r2, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001b40:	b29b      	uxth	r3, r3
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1cb      	bne.n	8001ade <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	9300      	str	r3, [sp, #0]
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	2140      	movs	r1, #64	@ 0x40
 8001b50:	68f8      	ldr	r0, [r7, #12]
 8001b52:	f000 f814 	bl	8001b7e <UART_WaitOnFlagUntilTimeout>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d005      	beq.n	8001b68 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2220      	movs	r2, #32
 8001b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e006      	b.n	8001b76 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2220      	movs	r2, #32
 8001b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001b70:	2300      	movs	r3, #0
 8001b72:	e000      	b.n	8001b76 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001b74:	2302      	movs	r3, #2
  }
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3720      	adds	r7, #32
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b086      	sub	sp, #24
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	60f8      	str	r0, [r7, #12]
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	603b      	str	r3, [r7, #0]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b8e:	e03b      	b.n	8001c08 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b90:	6a3b      	ldr	r3, [r7, #32]
 8001b92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b96:	d037      	beq.n	8001c08 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b98:	f7fe ffb2 	bl	8000b00 <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	6a3a      	ldr	r2, [r7, #32]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d302      	bcc.n	8001bae <UART_WaitOnFlagUntilTimeout+0x30>
 8001ba8:	6a3b      	ldr	r3, [r7, #32]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e03a      	b.n	8001c28 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	f003 0304 	and.w	r3, r3, #4
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d023      	beq.n	8001c08 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	2b80      	cmp	r3, #128	@ 0x80
 8001bc4:	d020      	beq.n	8001c08 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	2b40      	cmp	r3, #64	@ 0x40
 8001bca:	d01d      	beq.n	8001c08 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0308 	and.w	r3, r3, #8
 8001bd6:	2b08      	cmp	r3, #8
 8001bd8:	d116      	bne.n	8001c08 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	617b      	str	r3, [r7, #20]
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	617b      	str	r3, [r7, #20]
 8001bee:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001bf0:	68f8      	ldr	r0, [r7, #12]
 8001bf2:	f000 f81d 	bl	8001c30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2208      	movs	r2, #8
 8001bfa:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e00f      	b.n	8001c28 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	4013      	ands	r3, r2
 8001c12:	68ba      	ldr	r2, [r7, #8]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	bf0c      	ite	eq
 8001c18:	2301      	moveq	r3, #1
 8001c1a:	2300      	movne	r3, #0
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	461a      	mov	r2, r3
 8001c20:	79fb      	ldrb	r3, [r7, #7]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d0b4      	beq.n	8001b90 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3718      	adds	r7, #24
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b095      	sub	sp, #84	@ 0x54
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	330c      	adds	r3, #12
 8001c3e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c42:	e853 3f00 	ldrex	r3, [r3]
 8001c46:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c4a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	330c      	adds	r3, #12
 8001c56:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001c58:	643a      	str	r2, [r7, #64]	@ 0x40
 8001c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c5c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001c5e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001c60:	e841 2300 	strex	r3, r2, [r1]
 8001c64:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d1e5      	bne.n	8001c38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	3314      	adds	r3, #20
 8001c72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c74:	6a3b      	ldr	r3, [r7, #32]
 8001c76:	e853 3f00 	ldrex	r3, [r3]
 8001c7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	f023 0301 	bic.w	r3, r3, #1
 8001c82:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	3314      	adds	r3, #20
 8001c8a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001c8c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c94:	e841 2300 	strex	r3, r2, [r1]
 8001c98:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d1e5      	bne.n	8001c6c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d119      	bne.n	8001cdc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	330c      	adds	r3, #12
 8001cae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	e853 3f00 	ldrex	r3, [r3]
 8001cb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	f023 0310 	bic.w	r3, r3, #16
 8001cbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	330c      	adds	r3, #12
 8001cc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001cc8:	61ba      	str	r2, [r7, #24]
 8001cca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ccc:	6979      	ldr	r1, [r7, #20]
 8001cce:	69ba      	ldr	r2, [r7, #24]
 8001cd0:	e841 2300 	strex	r3, r2, [r1]
 8001cd4:	613b      	str	r3, [r7, #16]
   return(result);
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d1e5      	bne.n	8001ca8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2220      	movs	r2, #32
 8001ce0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001cea:	bf00      	nop
 8001cec:	3754      	adds	r7, #84	@ 0x54
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
	...

08001cf8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001cf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cfc:	b0c0      	sub	sp, #256	@ 0x100
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	691b      	ldr	r3, [r3, #16]
 8001d0c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8001d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d14:	68d9      	ldr	r1, [r3, #12]
 8001d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	ea40 0301 	orr.w	r3, r0, r1
 8001d20:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d26:	689a      	ldr	r2, [r3, #8]
 8001d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	431a      	orrs	r2, r3
 8001d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d34:	695b      	ldr	r3, [r3, #20]
 8001d36:	431a      	orrs	r2, r3
 8001d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8001d50:	f021 010c 	bic.w	r1, r1, #12
 8001d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001d5e:	430b      	orrs	r3, r1
 8001d60:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8001d6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d72:	6999      	ldr	r1, [r3, #24]
 8001d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	ea40 0301 	orr.w	r3, r0, r1
 8001d7e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	4b8f      	ldr	r3, [pc, #572]	@ (8001fc4 <UART_SetConfig+0x2cc>)
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d005      	beq.n	8001d98 <UART_SetConfig+0xa0>
 8001d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	4b8d      	ldr	r3, [pc, #564]	@ (8001fc8 <UART_SetConfig+0x2d0>)
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d104      	bne.n	8001da2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001d98:	f7ff fe02 	bl	80019a0 <HAL_RCC_GetPCLK2Freq>
 8001d9c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001da0:	e003      	b.n	8001daa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001da2:	f7ff fde9 	bl	8001978 <HAL_RCC_GetPCLK1Freq>
 8001da6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001dae:	69db      	ldr	r3, [r3, #28]
 8001db0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001db4:	f040 810c 	bne.w	8001fd0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001db8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001dc2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001dc6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001dca:	4622      	mov	r2, r4
 8001dcc:	462b      	mov	r3, r5
 8001dce:	1891      	adds	r1, r2, r2
 8001dd0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001dd2:	415b      	adcs	r3, r3
 8001dd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001dd6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001dda:	4621      	mov	r1, r4
 8001ddc:	eb12 0801 	adds.w	r8, r2, r1
 8001de0:	4629      	mov	r1, r5
 8001de2:	eb43 0901 	adc.w	r9, r3, r1
 8001de6:	f04f 0200 	mov.w	r2, #0
 8001dea:	f04f 0300 	mov.w	r3, #0
 8001dee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001df2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001df6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001dfa:	4690      	mov	r8, r2
 8001dfc:	4699      	mov	r9, r3
 8001dfe:	4623      	mov	r3, r4
 8001e00:	eb18 0303 	adds.w	r3, r8, r3
 8001e04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001e08:	462b      	mov	r3, r5
 8001e0a:	eb49 0303 	adc.w	r3, r9, r3
 8001e0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001e1e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001e22:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8001e26:	460b      	mov	r3, r1
 8001e28:	18db      	adds	r3, r3, r3
 8001e2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	eb42 0303 	adc.w	r3, r2, r3
 8001e32:	657b      	str	r3, [r7, #84]	@ 0x54
 8001e34:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001e38:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001e3c:	f7fe fa28 	bl	8000290 <__aeabi_uldivmod>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	4b61      	ldr	r3, [pc, #388]	@ (8001fcc <UART_SetConfig+0x2d4>)
 8001e46:	fba3 2302 	umull	r2, r3, r3, r2
 8001e4a:	095b      	lsrs	r3, r3, #5
 8001e4c:	011c      	lsls	r4, r3, #4
 8001e4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e52:	2200      	movs	r2, #0
 8001e54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001e58:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001e5c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8001e60:	4642      	mov	r2, r8
 8001e62:	464b      	mov	r3, r9
 8001e64:	1891      	adds	r1, r2, r2
 8001e66:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001e68:	415b      	adcs	r3, r3
 8001e6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e6c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001e70:	4641      	mov	r1, r8
 8001e72:	eb12 0a01 	adds.w	sl, r2, r1
 8001e76:	4649      	mov	r1, r9
 8001e78:	eb43 0b01 	adc.w	fp, r3, r1
 8001e7c:	f04f 0200 	mov.w	r2, #0
 8001e80:	f04f 0300 	mov.w	r3, #0
 8001e84:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001e88:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001e8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001e90:	4692      	mov	sl, r2
 8001e92:	469b      	mov	fp, r3
 8001e94:	4643      	mov	r3, r8
 8001e96:	eb1a 0303 	adds.w	r3, sl, r3
 8001e9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001e9e:	464b      	mov	r3, r9
 8001ea0:	eb4b 0303 	adc.w	r3, fp, r3
 8001ea4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001eb4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001eb8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	18db      	adds	r3, r3, r3
 8001ec0:	643b      	str	r3, [r7, #64]	@ 0x40
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	eb42 0303 	adc.w	r3, r2, r3
 8001ec8:	647b      	str	r3, [r7, #68]	@ 0x44
 8001eca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001ece:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001ed2:	f7fe f9dd 	bl	8000290 <__aeabi_uldivmod>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	460b      	mov	r3, r1
 8001eda:	4611      	mov	r1, r2
 8001edc:	4b3b      	ldr	r3, [pc, #236]	@ (8001fcc <UART_SetConfig+0x2d4>)
 8001ede:	fba3 2301 	umull	r2, r3, r3, r1
 8001ee2:	095b      	lsrs	r3, r3, #5
 8001ee4:	2264      	movs	r2, #100	@ 0x64
 8001ee6:	fb02 f303 	mul.w	r3, r2, r3
 8001eea:	1acb      	subs	r3, r1, r3
 8001eec:	00db      	lsls	r3, r3, #3
 8001eee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001ef2:	4b36      	ldr	r3, [pc, #216]	@ (8001fcc <UART_SetConfig+0x2d4>)
 8001ef4:	fba3 2302 	umull	r2, r3, r3, r2
 8001ef8:	095b      	lsrs	r3, r3, #5
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001f00:	441c      	add	r4, r3
 8001f02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001f06:	2200      	movs	r2, #0
 8001f08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001f0c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001f10:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001f14:	4642      	mov	r2, r8
 8001f16:	464b      	mov	r3, r9
 8001f18:	1891      	adds	r1, r2, r2
 8001f1a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001f1c:	415b      	adcs	r3, r3
 8001f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f20:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001f24:	4641      	mov	r1, r8
 8001f26:	1851      	adds	r1, r2, r1
 8001f28:	6339      	str	r1, [r7, #48]	@ 0x30
 8001f2a:	4649      	mov	r1, r9
 8001f2c:	414b      	adcs	r3, r1
 8001f2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f30:	f04f 0200 	mov.w	r2, #0
 8001f34:	f04f 0300 	mov.w	r3, #0
 8001f38:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8001f3c:	4659      	mov	r1, fp
 8001f3e:	00cb      	lsls	r3, r1, #3
 8001f40:	4651      	mov	r1, sl
 8001f42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001f46:	4651      	mov	r1, sl
 8001f48:	00ca      	lsls	r2, r1, #3
 8001f4a:	4610      	mov	r0, r2
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	4603      	mov	r3, r0
 8001f50:	4642      	mov	r2, r8
 8001f52:	189b      	adds	r3, r3, r2
 8001f54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001f58:	464b      	mov	r3, r9
 8001f5a:	460a      	mov	r2, r1
 8001f5c:	eb42 0303 	adc.w	r3, r2, r3
 8001f60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001f70:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001f74:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8001f78:	460b      	mov	r3, r1
 8001f7a:	18db      	adds	r3, r3, r3
 8001f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f7e:	4613      	mov	r3, r2
 8001f80:	eb42 0303 	adc.w	r3, r2, r3
 8001f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001f8a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8001f8e:	f7fe f97f 	bl	8000290 <__aeabi_uldivmod>
 8001f92:	4602      	mov	r2, r0
 8001f94:	460b      	mov	r3, r1
 8001f96:	4b0d      	ldr	r3, [pc, #52]	@ (8001fcc <UART_SetConfig+0x2d4>)
 8001f98:	fba3 1302 	umull	r1, r3, r3, r2
 8001f9c:	095b      	lsrs	r3, r3, #5
 8001f9e:	2164      	movs	r1, #100	@ 0x64
 8001fa0:	fb01 f303 	mul.w	r3, r1, r3
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	3332      	adds	r3, #50	@ 0x32
 8001faa:	4a08      	ldr	r2, [pc, #32]	@ (8001fcc <UART_SetConfig+0x2d4>)
 8001fac:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb0:	095b      	lsrs	r3, r3, #5
 8001fb2:	f003 0207 	and.w	r2, r3, #7
 8001fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4422      	add	r2, r4
 8001fbe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001fc0:	e106      	b.n	80021d0 <UART_SetConfig+0x4d8>
 8001fc2:	bf00      	nop
 8001fc4:	40011000 	.word	0x40011000
 8001fc8:	40011400 	.word	0x40011400
 8001fcc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001fd0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001fda:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001fde:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001fe2:	4642      	mov	r2, r8
 8001fe4:	464b      	mov	r3, r9
 8001fe6:	1891      	adds	r1, r2, r2
 8001fe8:	6239      	str	r1, [r7, #32]
 8001fea:	415b      	adcs	r3, r3
 8001fec:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001ff2:	4641      	mov	r1, r8
 8001ff4:	1854      	adds	r4, r2, r1
 8001ff6:	4649      	mov	r1, r9
 8001ff8:	eb43 0501 	adc.w	r5, r3, r1
 8001ffc:	f04f 0200 	mov.w	r2, #0
 8002000:	f04f 0300 	mov.w	r3, #0
 8002004:	00eb      	lsls	r3, r5, #3
 8002006:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800200a:	00e2      	lsls	r2, r4, #3
 800200c:	4614      	mov	r4, r2
 800200e:	461d      	mov	r5, r3
 8002010:	4643      	mov	r3, r8
 8002012:	18e3      	adds	r3, r4, r3
 8002014:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002018:	464b      	mov	r3, r9
 800201a:	eb45 0303 	adc.w	r3, r5, r3
 800201e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800202e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	f04f 0300 	mov.w	r3, #0
 800203a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800203e:	4629      	mov	r1, r5
 8002040:	008b      	lsls	r3, r1, #2
 8002042:	4621      	mov	r1, r4
 8002044:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002048:	4621      	mov	r1, r4
 800204a:	008a      	lsls	r2, r1, #2
 800204c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002050:	f7fe f91e 	bl	8000290 <__aeabi_uldivmod>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	4b60      	ldr	r3, [pc, #384]	@ (80021dc <UART_SetConfig+0x4e4>)
 800205a:	fba3 2302 	umull	r2, r3, r3, r2
 800205e:	095b      	lsrs	r3, r3, #5
 8002060:	011c      	lsls	r4, r3, #4
 8002062:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002066:	2200      	movs	r2, #0
 8002068:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800206c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002070:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002074:	4642      	mov	r2, r8
 8002076:	464b      	mov	r3, r9
 8002078:	1891      	adds	r1, r2, r2
 800207a:	61b9      	str	r1, [r7, #24]
 800207c:	415b      	adcs	r3, r3
 800207e:	61fb      	str	r3, [r7, #28]
 8002080:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002084:	4641      	mov	r1, r8
 8002086:	1851      	adds	r1, r2, r1
 8002088:	6139      	str	r1, [r7, #16]
 800208a:	4649      	mov	r1, r9
 800208c:	414b      	adcs	r3, r1
 800208e:	617b      	str	r3, [r7, #20]
 8002090:	f04f 0200 	mov.w	r2, #0
 8002094:	f04f 0300 	mov.w	r3, #0
 8002098:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800209c:	4659      	mov	r1, fp
 800209e:	00cb      	lsls	r3, r1, #3
 80020a0:	4651      	mov	r1, sl
 80020a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80020a6:	4651      	mov	r1, sl
 80020a8:	00ca      	lsls	r2, r1, #3
 80020aa:	4610      	mov	r0, r2
 80020ac:	4619      	mov	r1, r3
 80020ae:	4603      	mov	r3, r0
 80020b0:	4642      	mov	r2, r8
 80020b2:	189b      	adds	r3, r3, r2
 80020b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80020b8:	464b      	mov	r3, r9
 80020ba:	460a      	mov	r2, r1
 80020bc:	eb42 0303 	adc.w	r3, r2, r3
 80020c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80020c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80020ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80020d0:	f04f 0200 	mov.w	r2, #0
 80020d4:	f04f 0300 	mov.w	r3, #0
 80020d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80020dc:	4649      	mov	r1, r9
 80020de:	008b      	lsls	r3, r1, #2
 80020e0:	4641      	mov	r1, r8
 80020e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80020e6:	4641      	mov	r1, r8
 80020e8:	008a      	lsls	r2, r1, #2
 80020ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80020ee:	f7fe f8cf 	bl	8000290 <__aeabi_uldivmod>
 80020f2:	4602      	mov	r2, r0
 80020f4:	460b      	mov	r3, r1
 80020f6:	4611      	mov	r1, r2
 80020f8:	4b38      	ldr	r3, [pc, #224]	@ (80021dc <UART_SetConfig+0x4e4>)
 80020fa:	fba3 2301 	umull	r2, r3, r3, r1
 80020fe:	095b      	lsrs	r3, r3, #5
 8002100:	2264      	movs	r2, #100	@ 0x64
 8002102:	fb02 f303 	mul.w	r3, r2, r3
 8002106:	1acb      	subs	r3, r1, r3
 8002108:	011b      	lsls	r3, r3, #4
 800210a:	3332      	adds	r3, #50	@ 0x32
 800210c:	4a33      	ldr	r2, [pc, #204]	@ (80021dc <UART_SetConfig+0x4e4>)
 800210e:	fba2 2303 	umull	r2, r3, r2, r3
 8002112:	095b      	lsrs	r3, r3, #5
 8002114:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002118:	441c      	add	r4, r3
 800211a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800211e:	2200      	movs	r2, #0
 8002120:	673b      	str	r3, [r7, #112]	@ 0x70
 8002122:	677a      	str	r2, [r7, #116]	@ 0x74
 8002124:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002128:	4642      	mov	r2, r8
 800212a:	464b      	mov	r3, r9
 800212c:	1891      	adds	r1, r2, r2
 800212e:	60b9      	str	r1, [r7, #8]
 8002130:	415b      	adcs	r3, r3
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002138:	4641      	mov	r1, r8
 800213a:	1851      	adds	r1, r2, r1
 800213c:	6039      	str	r1, [r7, #0]
 800213e:	4649      	mov	r1, r9
 8002140:	414b      	adcs	r3, r1
 8002142:	607b      	str	r3, [r7, #4]
 8002144:	f04f 0200 	mov.w	r2, #0
 8002148:	f04f 0300 	mov.w	r3, #0
 800214c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002150:	4659      	mov	r1, fp
 8002152:	00cb      	lsls	r3, r1, #3
 8002154:	4651      	mov	r1, sl
 8002156:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800215a:	4651      	mov	r1, sl
 800215c:	00ca      	lsls	r2, r1, #3
 800215e:	4610      	mov	r0, r2
 8002160:	4619      	mov	r1, r3
 8002162:	4603      	mov	r3, r0
 8002164:	4642      	mov	r2, r8
 8002166:	189b      	adds	r3, r3, r2
 8002168:	66bb      	str	r3, [r7, #104]	@ 0x68
 800216a:	464b      	mov	r3, r9
 800216c:	460a      	mov	r2, r1
 800216e:	eb42 0303 	adc.w	r3, r2, r3
 8002172:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	663b      	str	r3, [r7, #96]	@ 0x60
 800217e:	667a      	str	r2, [r7, #100]	@ 0x64
 8002180:	f04f 0200 	mov.w	r2, #0
 8002184:	f04f 0300 	mov.w	r3, #0
 8002188:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800218c:	4649      	mov	r1, r9
 800218e:	008b      	lsls	r3, r1, #2
 8002190:	4641      	mov	r1, r8
 8002192:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002196:	4641      	mov	r1, r8
 8002198:	008a      	lsls	r2, r1, #2
 800219a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800219e:	f7fe f877 	bl	8000290 <__aeabi_uldivmod>
 80021a2:	4602      	mov	r2, r0
 80021a4:	460b      	mov	r3, r1
 80021a6:	4b0d      	ldr	r3, [pc, #52]	@ (80021dc <UART_SetConfig+0x4e4>)
 80021a8:	fba3 1302 	umull	r1, r3, r3, r2
 80021ac:	095b      	lsrs	r3, r3, #5
 80021ae:	2164      	movs	r1, #100	@ 0x64
 80021b0:	fb01 f303 	mul.w	r3, r1, r3
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	011b      	lsls	r3, r3, #4
 80021b8:	3332      	adds	r3, #50	@ 0x32
 80021ba:	4a08      	ldr	r2, [pc, #32]	@ (80021dc <UART_SetConfig+0x4e4>)
 80021bc:	fba2 2303 	umull	r2, r3, r2, r3
 80021c0:	095b      	lsrs	r3, r3, #5
 80021c2:	f003 020f 	and.w	r2, r3, #15
 80021c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4422      	add	r2, r4
 80021ce:	609a      	str	r2, [r3, #8]
}
 80021d0:	bf00      	nop
 80021d2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80021d6:	46bd      	mov	sp, r7
 80021d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021dc:	51eb851f 	.word	0x51eb851f

080021e0 <siprintf>:
 80021e0:	b40e      	push	{r1, r2, r3}
 80021e2:	b510      	push	{r4, lr}
 80021e4:	b09d      	sub	sp, #116	@ 0x74
 80021e6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80021e8:	9002      	str	r0, [sp, #8]
 80021ea:	9006      	str	r0, [sp, #24]
 80021ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80021f0:	480a      	ldr	r0, [pc, #40]	@ (800221c <siprintf+0x3c>)
 80021f2:	9107      	str	r1, [sp, #28]
 80021f4:	9104      	str	r1, [sp, #16]
 80021f6:	490a      	ldr	r1, [pc, #40]	@ (8002220 <siprintf+0x40>)
 80021f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80021fc:	9105      	str	r1, [sp, #20]
 80021fe:	2400      	movs	r4, #0
 8002200:	a902      	add	r1, sp, #8
 8002202:	6800      	ldr	r0, [r0, #0]
 8002204:	9301      	str	r3, [sp, #4]
 8002206:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002208:	f000 f994 	bl	8002534 <_svfiprintf_r>
 800220c:	9b02      	ldr	r3, [sp, #8]
 800220e:	701c      	strb	r4, [r3, #0]
 8002210:	b01d      	add	sp, #116	@ 0x74
 8002212:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002216:	b003      	add	sp, #12
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	2000000c 	.word	0x2000000c
 8002220:	ffff0208 	.word	0xffff0208

08002224 <memset>:
 8002224:	4402      	add	r2, r0
 8002226:	4603      	mov	r3, r0
 8002228:	4293      	cmp	r3, r2
 800222a:	d100      	bne.n	800222e <memset+0xa>
 800222c:	4770      	bx	lr
 800222e:	f803 1b01 	strb.w	r1, [r3], #1
 8002232:	e7f9      	b.n	8002228 <memset+0x4>

08002234 <__errno>:
 8002234:	4b01      	ldr	r3, [pc, #4]	@ (800223c <__errno+0x8>)
 8002236:	6818      	ldr	r0, [r3, #0]
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	2000000c 	.word	0x2000000c

08002240 <__libc_init_array>:
 8002240:	b570      	push	{r4, r5, r6, lr}
 8002242:	4d0d      	ldr	r5, [pc, #52]	@ (8002278 <__libc_init_array+0x38>)
 8002244:	4c0d      	ldr	r4, [pc, #52]	@ (800227c <__libc_init_array+0x3c>)
 8002246:	1b64      	subs	r4, r4, r5
 8002248:	10a4      	asrs	r4, r4, #2
 800224a:	2600      	movs	r6, #0
 800224c:	42a6      	cmp	r6, r4
 800224e:	d109      	bne.n	8002264 <__libc_init_array+0x24>
 8002250:	4d0b      	ldr	r5, [pc, #44]	@ (8002280 <__libc_init_array+0x40>)
 8002252:	4c0c      	ldr	r4, [pc, #48]	@ (8002284 <__libc_init_array+0x44>)
 8002254:	f000 fc64 	bl	8002b20 <_init>
 8002258:	1b64      	subs	r4, r4, r5
 800225a:	10a4      	asrs	r4, r4, #2
 800225c:	2600      	movs	r6, #0
 800225e:	42a6      	cmp	r6, r4
 8002260:	d105      	bne.n	800226e <__libc_init_array+0x2e>
 8002262:	bd70      	pop	{r4, r5, r6, pc}
 8002264:	f855 3b04 	ldr.w	r3, [r5], #4
 8002268:	4798      	blx	r3
 800226a:	3601      	adds	r6, #1
 800226c:	e7ee      	b.n	800224c <__libc_init_array+0xc>
 800226e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002272:	4798      	blx	r3
 8002274:	3601      	adds	r6, #1
 8002276:	e7f2      	b.n	800225e <__libc_init_array+0x1e>
 8002278:	08002bc0 	.word	0x08002bc0
 800227c:	08002bc0 	.word	0x08002bc0
 8002280:	08002bc0 	.word	0x08002bc0
 8002284:	08002bc4 	.word	0x08002bc4

08002288 <__retarget_lock_acquire_recursive>:
 8002288:	4770      	bx	lr

0800228a <__retarget_lock_release_recursive>:
 800228a:	4770      	bx	lr

0800228c <_free_r>:
 800228c:	b538      	push	{r3, r4, r5, lr}
 800228e:	4605      	mov	r5, r0
 8002290:	2900      	cmp	r1, #0
 8002292:	d041      	beq.n	8002318 <_free_r+0x8c>
 8002294:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002298:	1f0c      	subs	r4, r1, #4
 800229a:	2b00      	cmp	r3, #0
 800229c:	bfb8      	it	lt
 800229e:	18e4      	addlt	r4, r4, r3
 80022a0:	f000 f8e0 	bl	8002464 <__malloc_lock>
 80022a4:	4a1d      	ldr	r2, [pc, #116]	@ (800231c <_free_r+0x90>)
 80022a6:	6813      	ldr	r3, [r2, #0]
 80022a8:	b933      	cbnz	r3, 80022b8 <_free_r+0x2c>
 80022aa:	6063      	str	r3, [r4, #4]
 80022ac:	6014      	str	r4, [r2, #0]
 80022ae:	4628      	mov	r0, r5
 80022b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80022b4:	f000 b8dc 	b.w	8002470 <__malloc_unlock>
 80022b8:	42a3      	cmp	r3, r4
 80022ba:	d908      	bls.n	80022ce <_free_r+0x42>
 80022bc:	6820      	ldr	r0, [r4, #0]
 80022be:	1821      	adds	r1, r4, r0
 80022c0:	428b      	cmp	r3, r1
 80022c2:	bf01      	itttt	eq
 80022c4:	6819      	ldreq	r1, [r3, #0]
 80022c6:	685b      	ldreq	r3, [r3, #4]
 80022c8:	1809      	addeq	r1, r1, r0
 80022ca:	6021      	streq	r1, [r4, #0]
 80022cc:	e7ed      	b.n	80022aa <_free_r+0x1e>
 80022ce:	461a      	mov	r2, r3
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	b10b      	cbz	r3, 80022d8 <_free_r+0x4c>
 80022d4:	42a3      	cmp	r3, r4
 80022d6:	d9fa      	bls.n	80022ce <_free_r+0x42>
 80022d8:	6811      	ldr	r1, [r2, #0]
 80022da:	1850      	adds	r0, r2, r1
 80022dc:	42a0      	cmp	r0, r4
 80022de:	d10b      	bne.n	80022f8 <_free_r+0x6c>
 80022e0:	6820      	ldr	r0, [r4, #0]
 80022e2:	4401      	add	r1, r0
 80022e4:	1850      	adds	r0, r2, r1
 80022e6:	4283      	cmp	r3, r0
 80022e8:	6011      	str	r1, [r2, #0]
 80022ea:	d1e0      	bne.n	80022ae <_free_r+0x22>
 80022ec:	6818      	ldr	r0, [r3, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	6053      	str	r3, [r2, #4]
 80022f2:	4408      	add	r0, r1
 80022f4:	6010      	str	r0, [r2, #0]
 80022f6:	e7da      	b.n	80022ae <_free_r+0x22>
 80022f8:	d902      	bls.n	8002300 <_free_r+0x74>
 80022fa:	230c      	movs	r3, #12
 80022fc:	602b      	str	r3, [r5, #0]
 80022fe:	e7d6      	b.n	80022ae <_free_r+0x22>
 8002300:	6820      	ldr	r0, [r4, #0]
 8002302:	1821      	adds	r1, r4, r0
 8002304:	428b      	cmp	r3, r1
 8002306:	bf04      	itt	eq
 8002308:	6819      	ldreq	r1, [r3, #0]
 800230a:	685b      	ldreq	r3, [r3, #4]
 800230c:	6063      	str	r3, [r4, #4]
 800230e:	bf04      	itt	eq
 8002310:	1809      	addeq	r1, r1, r0
 8002312:	6021      	streq	r1, [r4, #0]
 8002314:	6054      	str	r4, [r2, #4]
 8002316:	e7ca      	b.n	80022ae <_free_r+0x22>
 8002318:	bd38      	pop	{r3, r4, r5, pc}
 800231a:	bf00      	nop
 800231c:	20000270 	.word	0x20000270

08002320 <sbrk_aligned>:
 8002320:	b570      	push	{r4, r5, r6, lr}
 8002322:	4e0f      	ldr	r6, [pc, #60]	@ (8002360 <sbrk_aligned+0x40>)
 8002324:	460c      	mov	r4, r1
 8002326:	6831      	ldr	r1, [r6, #0]
 8002328:	4605      	mov	r5, r0
 800232a:	b911      	cbnz	r1, 8002332 <sbrk_aligned+0x12>
 800232c:	f000 fba4 	bl	8002a78 <_sbrk_r>
 8002330:	6030      	str	r0, [r6, #0]
 8002332:	4621      	mov	r1, r4
 8002334:	4628      	mov	r0, r5
 8002336:	f000 fb9f 	bl	8002a78 <_sbrk_r>
 800233a:	1c43      	adds	r3, r0, #1
 800233c:	d103      	bne.n	8002346 <sbrk_aligned+0x26>
 800233e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002342:	4620      	mov	r0, r4
 8002344:	bd70      	pop	{r4, r5, r6, pc}
 8002346:	1cc4      	adds	r4, r0, #3
 8002348:	f024 0403 	bic.w	r4, r4, #3
 800234c:	42a0      	cmp	r0, r4
 800234e:	d0f8      	beq.n	8002342 <sbrk_aligned+0x22>
 8002350:	1a21      	subs	r1, r4, r0
 8002352:	4628      	mov	r0, r5
 8002354:	f000 fb90 	bl	8002a78 <_sbrk_r>
 8002358:	3001      	adds	r0, #1
 800235a:	d1f2      	bne.n	8002342 <sbrk_aligned+0x22>
 800235c:	e7ef      	b.n	800233e <sbrk_aligned+0x1e>
 800235e:	bf00      	nop
 8002360:	2000026c 	.word	0x2000026c

08002364 <_malloc_r>:
 8002364:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002368:	1ccd      	adds	r5, r1, #3
 800236a:	f025 0503 	bic.w	r5, r5, #3
 800236e:	3508      	adds	r5, #8
 8002370:	2d0c      	cmp	r5, #12
 8002372:	bf38      	it	cc
 8002374:	250c      	movcc	r5, #12
 8002376:	2d00      	cmp	r5, #0
 8002378:	4606      	mov	r6, r0
 800237a:	db01      	blt.n	8002380 <_malloc_r+0x1c>
 800237c:	42a9      	cmp	r1, r5
 800237e:	d904      	bls.n	800238a <_malloc_r+0x26>
 8002380:	230c      	movs	r3, #12
 8002382:	6033      	str	r3, [r6, #0]
 8002384:	2000      	movs	r0, #0
 8002386:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800238a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002460 <_malloc_r+0xfc>
 800238e:	f000 f869 	bl	8002464 <__malloc_lock>
 8002392:	f8d8 3000 	ldr.w	r3, [r8]
 8002396:	461c      	mov	r4, r3
 8002398:	bb44      	cbnz	r4, 80023ec <_malloc_r+0x88>
 800239a:	4629      	mov	r1, r5
 800239c:	4630      	mov	r0, r6
 800239e:	f7ff ffbf 	bl	8002320 <sbrk_aligned>
 80023a2:	1c43      	adds	r3, r0, #1
 80023a4:	4604      	mov	r4, r0
 80023a6:	d158      	bne.n	800245a <_malloc_r+0xf6>
 80023a8:	f8d8 4000 	ldr.w	r4, [r8]
 80023ac:	4627      	mov	r7, r4
 80023ae:	2f00      	cmp	r7, #0
 80023b0:	d143      	bne.n	800243a <_malloc_r+0xd6>
 80023b2:	2c00      	cmp	r4, #0
 80023b4:	d04b      	beq.n	800244e <_malloc_r+0xea>
 80023b6:	6823      	ldr	r3, [r4, #0]
 80023b8:	4639      	mov	r1, r7
 80023ba:	4630      	mov	r0, r6
 80023bc:	eb04 0903 	add.w	r9, r4, r3
 80023c0:	f000 fb5a 	bl	8002a78 <_sbrk_r>
 80023c4:	4581      	cmp	r9, r0
 80023c6:	d142      	bne.n	800244e <_malloc_r+0xea>
 80023c8:	6821      	ldr	r1, [r4, #0]
 80023ca:	1a6d      	subs	r5, r5, r1
 80023cc:	4629      	mov	r1, r5
 80023ce:	4630      	mov	r0, r6
 80023d0:	f7ff ffa6 	bl	8002320 <sbrk_aligned>
 80023d4:	3001      	adds	r0, #1
 80023d6:	d03a      	beq.n	800244e <_malloc_r+0xea>
 80023d8:	6823      	ldr	r3, [r4, #0]
 80023da:	442b      	add	r3, r5
 80023dc:	6023      	str	r3, [r4, #0]
 80023de:	f8d8 3000 	ldr.w	r3, [r8]
 80023e2:	685a      	ldr	r2, [r3, #4]
 80023e4:	bb62      	cbnz	r2, 8002440 <_malloc_r+0xdc>
 80023e6:	f8c8 7000 	str.w	r7, [r8]
 80023ea:	e00f      	b.n	800240c <_malloc_r+0xa8>
 80023ec:	6822      	ldr	r2, [r4, #0]
 80023ee:	1b52      	subs	r2, r2, r5
 80023f0:	d420      	bmi.n	8002434 <_malloc_r+0xd0>
 80023f2:	2a0b      	cmp	r2, #11
 80023f4:	d917      	bls.n	8002426 <_malloc_r+0xc2>
 80023f6:	1961      	adds	r1, r4, r5
 80023f8:	42a3      	cmp	r3, r4
 80023fa:	6025      	str	r5, [r4, #0]
 80023fc:	bf18      	it	ne
 80023fe:	6059      	strne	r1, [r3, #4]
 8002400:	6863      	ldr	r3, [r4, #4]
 8002402:	bf08      	it	eq
 8002404:	f8c8 1000 	streq.w	r1, [r8]
 8002408:	5162      	str	r2, [r4, r5]
 800240a:	604b      	str	r3, [r1, #4]
 800240c:	4630      	mov	r0, r6
 800240e:	f000 f82f 	bl	8002470 <__malloc_unlock>
 8002412:	f104 000b 	add.w	r0, r4, #11
 8002416:	1d23      	adds	r3, r4, #4
 8002418:	f020 0007 	bic.w	r0, r0, #7
 800241c:	1ac2      	subs	r2, r0, r3
 800241e:	bf1c      	itt	ne
 8002420:	1a1b      	subne	r3, r3, r0
 8002422:	50a3      	strne	r3, [r4, r2]
 8002424:	e7af      	b.n	8002386 <_malloc_r+0x22>
 8002426:	6862      	ldr	r2, [r4, #4]
 8002428:	42a3      	cmp	r3, r4
 800242a:	bf0c      	ite	eq
 800242c:	f8c8 2000 	streq.w	r2, [r8]
 8002430:	605a      	strne	r2, [r3, #4]
 8002432:	e7eb      	b.n	800240c <_malloc_r+0xa8>
 8002434:	4623      	mov	r3, r4
 8002436:	6864      	ldr	r4, [r4, #4]
 8002438:	e7ae      	b.n	8002398 <_malloc_r+0x34>
 800243a:	463c      	mov	r4, r7
 800243c:	687f      	ldr	r7, [r7, #4]
 800243e:	e7b6      	b.n	80023ae <_malloc_r+0x4a>
 8002440:	461a      	mov	r2, r3
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	42a3      	cmp	r3, r4
 8002446:	d1fb      	bne.n	8002440 <_malloc_r+0xdc>
 8002448:	2300      	movs	r3, #0
 800244a:	6053      	str	r3, [r2, #4]
 800244c:	e7de      	b.n	800240c <_malloc_r+0xa8>
 800244e:	230c      	movs	r3, #12
 8002450:	6033      	str	r3, [r6, #0]
 8002452:	4630      	mov	r0, r6
 8002454:	f000 f80c 	bl	8002470 <__malloc_unlock>
 8002458:	e794      	b.n	8002384 <_malloc_r+0x20>
 800245a:	6005      	str	r5, [r0, #0]
 800245c:	e7d6      	b.n	800240c <_malloc_r+0xa8>
 800245e:	bf00      	nop
 8002460:	20000270 	.word	0x20000270

08002464 <__malloc_lock>:
 8002464:	4801      	ldr	r0, [pc, #4]	@ (800246c <__malloc_lock+0x8>)
 8002466:	f7ff bf0f 	b.w	8002288 <__retarget_lock_acquire_recursive>
 800246a:	bf00      	nop
 800246c:	20000268 	.word	0x20000268

08002470 <__malloc_unlock>:
 8002470:	4801      	ldr	r0, [pc, #4]	@ (8002478 <__malloc_unlock+0x8>)
 8002472:	f7ff bf0a 	b.w	800228a <__retarget_lock_release_recursive>
 8002476:	bf00      	nop
 8002478:	20000268 	.word	0x20000268

0800247c <__ssputs_r>:
 800247c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002480:	688e      	ldr	r6, [r1, #8]
 8002482:	461f      	mov	r7, r3
 8002484:	42be      	cmp	r6, r7
 8002486:	680b      	ldr	r3, [r1, #0]
 8002488:	4682      	mov	sl, r0
 800248a:	460c      	mov	r4, r1
 800248c:	4690      	mov	r8, r2
 800248e:	d82d      	bhi.n	80024ec <__ssputs_r+0x70>
 8002490:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002494:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002498:	d026      	beq.n	80024e8 <__ssputs_r+0x6c>
 800249a:	6965      	ldr	r5, [r4, #20]
 800249c:	6909      	ldr	r1, [r1, #16]
 800249e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80024a2:	eba3 0901 	sub.w	r9, r3, r1
 80024a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80024aa:	1c7b      	adds	r3, r7, #1
 80024ac:	444b      	add	r3, r9
 80024ae:	106d      	asrs	r5, r5, #1
 80024b0:	429d      	cmp	r5, r3
 80024b2:	bf38      	it	cc
 80024b4:	461d      	movcc	r5, r3
 80024b6:	0553      	lsls	r3, r2, #21
 80024b8:	d527      	bpl.n	800250a <__ssputs_r+0x8e>
 80024ba:	4629      	mov	r1, r5
 80024bc:	f7ff ff52 	bl	8002364 <_malloc_r>
 80024c0:	4606      	mov	r6, r0
 80024c2:	b360      	cbz	r0, 800251e <__ssputs_r+0xa2>
 80024c4:	6921      	ldr	r1, [r4, #16]
 80024c6:	464a      	mov	r2, r9
 80024c8:	f000 fae6 	bl	8002a98 <memcpy>
 80024cc:	89a3      	ldrh	r3, [r4, #12]
 80024ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80024d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024d6:	81a3      	strh	r3, [r4, #12]
 80024d8:	6126      	str	r6, [r4, #16]
 80024da:	6165      	str	r5, [r4, #20]
 80024dc:	444e      	add	r6, r9
 80024de:	eba5 0509 	sub.w	r5, r5, r9
 80024e2:	6026      	str	r6, [r4, #0]
 80024e4:	60a5      	str	r5, [r4, #8]
 80024e6:	463e      	mov	r6, r7
 80024e8:	42be      	cmp	r6, r7
 80024ea:	d900      	bls.n	80024ee <__ssputs_r+0x72>
 80024ec:	463e      	mov	r6, r7
 80024ee:	6820      	ldr	r0, [r4, #0]
 80024f0:	4632      	mov	r2, r6
 80024f2:	4641      	mov	r1, r8
 80024f4:	f000 faa6 	bl	8002a44 <memmove>
 80024f8:	68a3      	ldr	r3, [r4, #8]
 80024fa:	1b9b      	subs	r3, r3, r6
 80024fc:	60a3      	str	r3, [r4, #8]
 80024fe:	6823      	ldr	r3, [r4, #0]
 8002500:	4433      	add	r3, r6
 8002502:	6023      	str	r3, [r4, #0]
 8002504:	2000      	movs	r0, #0
 8002506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800250a:	462a      	mov	r2, r5
 800250c:	f000 fad2 	bl	8002ab4 <_realloc_r>
 8002510:	4606      	mov	r6, r0
 8002512:	2800      	cmp	r0, #0
 8002514:	d1e0      	bne.n	80024d8 <__ssputs_r+0x5c>
 8002516:	6921      	ldr	r1, [r4, #16]
 8002518:	4650      	mov	r0, sl
 800251a:	f7ff feb7 	bl	800228c <_free_r>
 800251e:	230c      	movs	r3, #12
 8002520:	f8ca 3000 	str.w	r3, [sl]
 8002524:	89a3      	ldrh	r3, [r4, #12]
 8002526:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800252a:	81a3      	strh	r3, [r4, #12]
 800252c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002530:	e7e9      	b.n	8002506 <__ssputs_r+0x8a>
	...

08002534 <_svfiprintf_r>:
 8002534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002538:	4698      	mov	r8, r3
 800253a:	898b      	ldrh	r3, [r1, #12]
 800253c:	061b      	lsls	r3, r3, #24
 800253e:	b09d      	sub	sp, #116	@ 0x74
 8002540:	4607      	mov	r7, r0
 8002542:	460d      	mov	r5, r1
 8002544:	4614      	mov	r4, r2
 8002546:	d510      	bpl.n	800256a <_svfiprintf_r+0x36>
 8002548:	690b      	ldr	r3, [r1, #16]
 800254a:	b973      	cbnz	r3, 800256a <_svfiprintf_r+0x36>
 800254c:	2140      	movs	r1, #64	@ 0x40
 800254e:	f7ff ff09 	bl	8002364 <_malloc_r>
 8002552:	6028      	str	r0, [r5, #0]
 8002554:	6128      	str	r0, [r5, #16]
 8002556:	b930      	cbnz	r0, 8002566 <_svfiprintf_r+0x32>
 8002558:	230c      	movs	r3, #12
 800255a:	603b      	str	r3, [r7, #0]
 800255c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002560:	b01d      	add	sp, #116	@ 0x74
 8002562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002566:	2340      	movs	r3, #64	@ 0x40
 8002568:	616b      	str	r3, [r5, #20]
 800256a:	2300      	movs	r3, #0
 800256c:	9309      	str	r3, [sp, #36]	@ 0x24
 800256e:	2320      	movs	r3, #32
 8002570:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002574:	f8cd 800c 	str.w	r8, [sp, #12]
 8002578:	2330      	movs	r3, #48	@ 0x30
 800257a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002718 <_svfiprintf_r+0x1e4>
 800257e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002582:	f04f 0901 	mov.w	r9, #1
 8002586:	4623      	mov	r3, r4
 8002588:	469a      	mov	sl, r3
 800258a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800258e:	b10a      	cbz	r2, 8002594 <_svfiprintf_r+0x60>
 8002590:	2a25      	cmp	r2, #37	@ 0x25
 8002592:	d1f9      	bne.n	8002588 <_svfiprintf_r+0x54>
 8002594:	ebba 0b04 	subs.w	fp, sl, r4
 8002598:	d00b      	beq.n	80025b2 <_svfiprintf_r+0x7e>
 800259a:	465b      	mov	r3, fp
 800259c:	4622      	mov	r2, r4
 800259e:	4629      	mov	r1, r5
 80025a0:	4638      	mov	r0, r7
 80025a2:	f7ff ff6b 	bl	800247c <__ssputs_r>
 80025a6:	3001      	adds	r0, #1
 80025a8:	f000 80a7 	beq.w	80026fa <_svfiprintf_r+0x1c6>
 80025ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80025ae:	445a      	add	r2, fp
 80025b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80025b2:	f89a 3000 	ldrb.w	r3, [sl]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	f000 809f 	beq.w	80026fa <_svfiprintf_r+0x1c6>
 80025bc:	2300      	movs	r3, #0
 80025be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80025c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80025c6:	f10a 0a01 	add.w	sl, sl, #1
 80025ca:	9304      	str	r3, [sp, #16]
 80025cc:	9307      	str	r3, [sp, #28]
 80025ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80025d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80025d4:	4654      	mov	r4, sl
 80025d6:	2205      	movs	r2, #5
 80025d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025dc:	484e      	ldr	r0, [pc, #312]	@ (8002718 <_svfiprintf_r+0x1e4>)
 80025de:	f7fd fe07 	bl	80001f0 <memchr>
 80025e2:	9a04      	ldr	r2, [sp, #16]
 80025e4:	b9d8      	cbnz	r0, 800261e <_svfiprintf_r+0xea>
 80025e6:	06d0      	lsls	r0, r2, #27
 80025e8:	bf44      	itt	mi
 80025ea:	2320      	movmi	r3, #32
 80025ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80025f0:	0711      	lsls	r1, r2, #28
 80025f2:	bf44      	itt	mi
 80025f4:	232b      	movmi	r3, #43	@ 0x2b
 80025f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80025fa:	f89a 3000 	ldrb.w	r3, [sl]
 80025fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8002600:	d015      	beq.n	800262e <_svfiprintf_r+0xfa>
 8002602:	9a07      	ldr	r2, [sp, #28]
 8002604:	4654      	mov	r4, sl
 8002606:	2000      	movs	r0, #0
 8002608:	f04f 0c0a 	mov.w	ip, #10
 800260c:	4621      	mov	r1, r4
 800260e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002612:	3b30      	subs	r3, #48	@ 0x30
 8002614:	2b09      	cmp	r3, #9
 8002616:	d94b      	bls.n	80026b0 <_svfiprintf_r+0x17c>
 8002618:	b1b0      	cbz	r0, 8002648 <_svfiprintf_r+0x114>
 800261a:	9207      	str	r2, [sp, #28]
 800261c:	e014      	b.n	8002648 <_svfiprintf_r+0x114>
 800261e:	eba0 0308 	sub.w	r3, r0, r8
 8002622:	fa09 f303 	lsl.w	r3, r9, r3
 8002626:	4313      	orrs	r3, r2
 8002628:	9304      	str	r3, [sp, #16]
 800262a:	46a2      	mov	sl, r4
 800262c:	e7d2      	b.n	80025d4 <_svfiprintf_r+0xa0>
 800262e:	9b03      	ldr	r3, [sp, #12]
 8002630:	1d19      	adds	r1, r3, #4
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	9103      	str	r1, [sp, #12]
 8002636:	2b00      	cmp	r3, #0
 8002638:	bfbb      	ittet	lt
 800263a:	425b      	neglt	r3, r3
 800263c:	f042 0202 	orrlt.w	r2, r2, #2
 8002640:	9307      	strge	r3, [sp, #28]
 8002642:	9307      	strlt	r3, [sp, #28]
 8002644:	bfb8      	it	lt
 8002646:	9204      	strlt	r2, [sp, #16]
 8002648:	7823      	ldrb	r3, [r4, #0]
 800264a:	2b2e      	cmp	r3, #46	@ 0x2e
 800264c:	d10a      	bne.n	8002664 <_svfiprintf_r+0x130>
 800264e:	7863      	ldrb	r3, [r4, #1]
 8002650:	2b2a      	cmp	r3, #42	@ 0x2a
 8002652:	d132      	bne.n	80026ba <_svfiprintf_r+0x186>
 8002654:	9b03      	ldr	r3, [sp, #12]
 8002656:	1d1a      	adds	r2, r3, #4
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	9203      	str	r2, [sp, #12]
 800265c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002660:	3402      	adds	r4, #2
 8002662:	9305      	str	r3, [sp, #20]
 8002664:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002728 <_svfiprintf_r+0x1f4>
 8002668:	7821      	ldrb	r1, [r4, #0]
 800266a:	2203      	movs	r2, #3
 800266c:	4650      	mov	r0, sl
 800266e:	f7fd fdbf 	bl	80001f0 <memchr>
 8002672:	b138      	cbz	r0, 8002684 <_svfiprintf_r+0x150>
 8002674:	9b04      	ldr	r3, [sp, #16]
 8002676:	eba0 000a 	sub.w	r0, r0, sl
 800267a:	2240      	movs	r2, #64	@ 0x40
 800267c:	4082      	lsls	r2, r0
 800267e:	4313      	orrs	r3, r2
 8002680:	3401      	adds	r4, #1
 8002682:	9304      	str	r3, [sp, #16]
 8002684:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002688:	4824      	ldr	r0, [pc, #144]	@ (800271c <_svfiprintf_r+0x1e8>)
 800268a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800268e:	2206      	movs	r2, #6
 8002690:	f7fd fdae 	bl	80001f0 <memchr>
 8002694:	2800      	cmp	r0, #0
 8002696:	d036      	beq.n	8002706 <_svfiprintf_r+0x1d2>
 8002698:	4b21      	ldr	r3, [pc, #132]	@ (8002720 <_svfiprintf_r+0x1ec>)
 800269a:	bb1b      	cbnz	r3, 80026e4 <_svfiprintf_r+0x1b0>
 800269c:	9b03      	ldr	r3, [sp, #12]
 800269e:	3307      	adds	r3, #7
 80026a0:	f023 0307 	bic.w	r3, r3, #7
 80026a4:	3308      	adds	r3, #8
 80026a6:	9303      	str	r3, [sp, #12]
 80026a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80026aa:	4433      	add	r3, r6
 80026ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80026ae:	e76a      	b.n	8002586 <_svfiprintf_r+0x52>
 80026b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80026b4:	460c      	mov	r4, r1
 80026b6:	2001      	movs	r0, #1
 80026b8:	e7a8      	b.n	800260c <_svfiprintf_r+0xd8>
 80026ba:	2300      	movs	r3, #0
 80026bc:	3401      	adds	r4, #1
 80026be:	9305      	str	r3, [sp, #20]
 80026c0:	4619      	mov	r1, r3
 80026c2:	f04f 0c0a 	mov.w	ip, #10
 80026c6:	4620      	mov	r0, r4
 80026c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80026cc:	3a30      	subs	r2, #48	@ 0x30
 80026ce:	2a09      	cmp	r2, #9
 80026d0:	d903      	bls.n	80026da <_svfiprintf_r+0x1a6>
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d0c6      	beq.n	8002664 <_svfiprintf_r+0x130>
 80026d6:	9105      	str	r1, [sp, #20]
 80026d8:	e7c4      	b.n	8002664 <_svfiprintf_r+0x130>
 80026da:	fb0c 2101 	mla	r1, ip, r1, r2
 80026de:	4604      	mov	r4, r0
 80026e0:	2301      	movs	r3, #1
 80026e2:	e7f0      	b.n	80026c6 <_svfiprintf_r+0x192>
 80026e4:	ab03      	add	r3, sp, #12
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	462a      	mov	r2, r5
 80026ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002724 <_svfiprintf_r+0x1f0>)
 80026ec:	a904      	add	r1, sp, #16
 80026ee:	4638      	mov	r0, r7
 80026f0:	f3af 8000 	nop.w
 80026f4:	1c42      	adds	r2, r0, #1
 80026f6:	4606      	mov	r6, r0
 80026f8:	d1d6      	bne.n	80026a8 <_svfiprintf_r+0x174>
 80026fa:	89ab      	ldrh	r3, [r5, #12]
 80026fc:	065b      	lsls	r3, r3, #25
 80026fe:	f53f af2d 	bmi.w	800255c <_svfiprintf_r+0x28>
 8002702:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002704:	e72c      	b.n	8002560 <_svfiprintf_r+0x2c>
 8002706:	ab03      	add	r3, sp, #12
 8002708:	9300      	str	r3, [sp, #0]
 800270a:	462a      	mov	r2, r5
 800270c:	4b05      	ldr	r3, [pc, #20]	@ (8002724 <_svfiprintf_r+0x1f0>)
 800270e:	a904      	add	r1, sp, #16
 8002710:	4638      	mov	r0, r7
 8002712:	f000 f879 	bl	8002808 <_printf_i>
 8002716:	e7ed      	b.n	80026f4 <_svfiprintf_r+0x1c0>
 8002718:	08002b84 	.word	0x08002b84
 800271c:	08002b8e 	.word	0x08002b8e
 8002720:	00000000 	.word	0x00000000
 8002724:	0800247d 	.word	0x0800247d
 8002728:	08002b8a 	.word	0x08002b8a

0800272c <_printf_common>:
 800272c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002730:	4616      	mov	r6, r2
 8002732:	4698      	mov	r8, r3
 8002734:	688a      	ldr	r2, [r1, #8]
 8002736:	690b      	ldr	r3, [r1, #16]
 8002738:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800273c:	4293      	cmp	r3, r2
 800273e:	bfb8      	it	lt
 8002740:	4613      	movlt	r3, r2
 8002742:	6033      	str	r3, [r6, #0]
 8002744:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002748:	4607      	mov	r7, r0
 800274a:	460c      	mov	r4, r1
 800274c:	b10a      	cbz	r2, 8002752 <_printf_common+0x26>
 800274e:	3301      	adds	r3, #1
 8002750:	6033      	str	r3, [r6, #0]
 8002752:	6823      	ldr	r3, [r4, #0]
 8002754:	0699      	lsls	r1, r3, #26
 8002756:	bf42      	ittt	mi
 8002758:	6833      	ldrmi	r3, [r6, #0]
 800275a:	3302      	addmi	r3, #2
 800275c:	6033      	strmi	r3, [r6, #0]
 800275e:	6825      	ldr	r5, [r4, #0]
 8002760:	f015 0506 	ands.w	r5, r5, #6
 8002764:	d106      	bne.n	8002774 <_printf_common+0x48>
 8002766:	f104 0a19 	add.w	sl, r4, #25
 800276a:	68e3      	ldr	r3, [r4, #12]
 800276c:	6832      	ldr	r2, [r6, #0]
 800276e:	1a9b      	subs	r3, r3, r2
 8002770:	42ab      	cmp	r3, r5
 8002772:	dc26      	bgt.n	80027c2 <_printf_common+0x96>
 8002774:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002778:	6822      	ldr	r2, [r4, #0]
 800277a:	3b00      	subs	r3, #0
 800277c:	bf18      	it	ne
 800277e:	2301      	movne	r3, #1
 8002780:	0692      	lsls	r2, r2, #26
 8002782:	d42b      	bmi.n	80027dc <_printf_common+0xb0>
 8002784:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002788:	4641      	mov	r1, r8
 800278a:	4638      	mov	r0, r7
 800278c:	47c8      	blx	r9
 800278e:	3001      	adds	r0, #1
 8002790:	d01e      	beq.n	80027d0 <_printf_common+0xa4>
 8002792:	6823      	ldr	r3, [r4, #0]
 8002794:	6922      	ldr	r2, [r4, #16]
 8002796:	f003 0306 	and.w	r3, r3, #6
 800279a:	2b04      	cmp	r3, #4
 800279c:	bf02      	ittt	eq
 800279e:	68e5      	ldreq	r5, [r4, #12]
 80027a0:	6833      	ldreq	r3, [r6, #0]
 80027a2:	1aed      	subeq	r5, r5, r3
 80027a4:	68a3      	ldr	r3, [r4, #8]
 80027a6:	bf0c      	ite	eq
 80027a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80027ac:	2500      	movne	r5, #0
 80027ae:	4293      	cmp	r3, r2
 80027b0:	bfc4      	itt	gt
 80027b2:	1a9b      	subgt	r3, r3, r2
 80027b4:	18ed      	addgt	r5, r5, r3
 80027b6:	2600      	movs	r6, #0
 80027b8:	341a      	adds	r4, #26
 80027ba:	42b5      	cmp	r5, r6
 80027bc:	d11a      	bne.n	80027f4 <_printf_common+0xc8>
 80027be:	2000      	movs	r0, #0
 80027c0:	e008      	b.n	80027d4 <_printf_common+0xa8>
 80027c2:	2301      	movs	r3, #1
 80027c4:	4652      	mov	r2, sl
 80027c6:	4641      	mov	r1, r8
 80027c8:	4638      	mov	r0, r7
 80027ca:	47c8      	blx	r9
 80027cc:	3001      	adds	r0, #1
 80027ce:	d103      	bne.n	80027d8 <_printf_common+0xac>
 80027d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80027d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027d8:	3501      	adds	r5, #1
 80027da:	e7c6      	b.n	800276a <_printf_common+0x3e>
 80027dc:	18e1      	adds	r1, r4, r3
 80027de:	1c5a      	adds	r2, r3, #1
 80027e0:	2030      	movs	r0, #48	@ 0x30
 80027e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80027e6:	4422      	add	r2, r4
 80027e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80027ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80027f0:	3302      	adds	r3, #2
 80027f2:	e7c7      	b.n	8002784 <_printf_common+0x58>
 80027f4:	2301      	movs	r3, #1
 80027f6:	4622      	mov	r2, r4
 80027f8:	4641      	mov	r1, r8
 80027fa:	4638      	mov	r0, r7
 80027fc:	47c8      	blx	r9
 80027fe:	3001      	adds	r0, #1
 8002800:	d0e6      	beq.n	80027d0 <_printf_common+0xa4>
 8002802:	3601      	adds	r6, #1
 8002804:	e7d9      	b.n	80027ba <_printf_common+0x8e>
	...

08002808 <_printf_i>:
 8002808:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800280c:	7e0f      	ldrb	r7, [r1, #24]
 800280e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002810:	2f78      	cmp	r7, #120	@ 0x78
 8002812:	4691      	mov	r9, r2
 8002814:	4680      	mov	r8, r0
 8002816:	460c      	mov	r4, r1
 8002818:	469a      	mov	sl, r3
 800281a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800281e:	d807      	bhi.n	8002830 <_printf_i+0x28>
 8002820:	2f62      	cmp	r7, #98	@ 0x62
 8002822:	d80a      	bhi.n	800283a <_printf_i+0x32>
 8002824:	2f00      	cmp	r7, #0
 8002826:	f000 80d1 	beq.w	80029cc <_printf_i+0x1c4>
 800282a:	2f58      	cmp	r7, #88	@ 0x58
 800282c:	f000 80b8 	beq.w	80029a0 <_printf_i+0x198>
 8002830:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002834:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002838:	e03a      	b.n	80028b0 <_printf_i+0xa8>
 800283a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800283e:	2b15      	cmp	r3, #21
 8002840:	d8f6      	bhi.n	8002830 <_printf_i+0x28>
 8002842:	a101      	add	r1, pc, #4	@ (adr r1, 8002848 <_printf_i+0x40>)
 8002844:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002848:	080028a1 	.word	0x080028a1
 800284c:	080028b5 	.word	0x080028b5
 8002850:	08002831 	.word	0x08002831
 8002854:	08002831 	.word	0x08002831
 8002858:	08002831 	.word	0x08002831
 800285c:	08002831 	.word	0x08002831
 8002860:	080028b5 	.word	0x080028b5
 8002864:	08002831 	.word	0x08002831
 8002868:	08002831 	.word	0x08002831
 800286c:	08002831 	.word	0x08002831
 8002870:	08002831 	.word	0x08002831
 8002874:	080029b3 	.word	0x080029b3
 8002878:	080028df 	.word	0x080028df
 800287c:	0800296d 	.word	0x0800296d
 8002880:	08002831 	.word	0x08002831
 8002884:	08002831 	.word	0x08002831
 8002888:	080029d5 	.word	0x080029d5
 800288c:	08002831 	.word	0x08002831
 8002890:	080028df 	.word	0x080028df
 8002894:	08002831 	.word	0x08002831
 8002898:	08002831 	.word	0x08002831
 800289c:	08002975 	.word	0x08002975
 80028a0:	6833      	ldr	r3, [r6, #0]
 80028a2:	1d1a      	adds	r2, r3, #4
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	6032      	str	r2, [r6, #0]
 80028a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80028ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80028b0:	2301      	movs	r3, #1
 80028b2:	e09c      	b.n	80029ee <_printf_i+0x1e6>
 80028b4:	6833      	ldr	r3, [r6, #0]
 80028b6:	6820      	ldr	r0, [r4, #0]
 80028b8:	1d19      	adds	r1, r3, #4
 80028ba:	6031      	str	r1, [r6, #0]
 80028bc:	0606      	lsls	r6, r0, #24
 80028be:	d501      	bpl.n	80028c4 <_printf_i+0xbc>
 80028c0:	681d      	ldr	r5, [r3, #0]
 80028c2:	e003      	b.n	80028cc <_printf_i+0xc4>
 80028c4:	0645      	lsls	r5, r0, #25
 80028c6:	d5fb      	bpl.n	80028c0 <_printf_i+0xb8>
 80028c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80028cc:	2d00      	cmp	r5, #0
 80028ce:	da03      	bge.n	80028d8 <_printf_i+0xd0>
 80028d0:	232d      	movs	r3, #45	@ 0x2d
 80028d2:	426d      	negs	r5, r5
 80028d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80028d8:	4858      	ldr	r0, [pc, #352]	@ (8002a3c <_printf_i+0x234>)
 80028da:	230a      	movs	r3, #10
 80028dc:	e011      	b.n	8002902 <_printf_i+0xfa>
 80028de:	6821      	ldr	r1, [r4, #0]
 80028e0:	6833      	ldr	r3, [r6, #0]
 80028e2:	0608      	lsls	r0, r1, #24
 80028e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80028e8:	d402      	bmi.n	80028f0 <_printf_i+0xe8>
 80028ea:	0649      	lsls	r1, r1, #25
 80028ec:	bf48      	it	mi
 80028ee:	b2ad      	uxthmi	r5, r5
 80028f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80028f2:	4852      	ldr	r0, [pc, #328]	@ (8002a3c <_printf_i+0x234>)
 80028f4:	6033      	str	r3, [r6, #0]
 80028f6:	bf14      	ite	ne
 80028f8:	230a      	movne	r3, #10
 80028fa:	2308      	moveq	r3, #8
 80028fc:	2100      	movs	r1, #0
 80028fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002902:	6866      	ldr	r6, [r4, #4]
 8002904:	60a6      	str	r6, [r4, #8]
 8002906:	2e00      	cmp	r6, #0
 8002908:	db05      	blt.n	8002916 <_printf_i+0x10e>
 800290a:	6821      	ldr	r1, [r4, #0]
 800290c:	432e      	orrs	r6, r5
 800290e:	f021 0104 	bic.w	r1, r1, #4
 8002912:	6021      	str	r1, [r4, #0]
 8002914:	d04b      	beq.n	80029ae <_printf_i+0x1a6>
 8002916:	4616      	mov	r6, r2
 8002918:	fbb5 f1f3 	udiv	r1, r5, r3
 800291c:	fb03 5711 	mls	r7, r3, r1, r5
 8002920:	5dc7      	ldrb	r7, [r0, r7]
 8002922:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002926:	462f      	mov	r7, r5
 8002928:	42bb      	cmp	r3, r7
 800292a:	460d      	mov	r5, r1
 800292c:	d9f4      	bls.n	8002918 <_printf_i+0x110>
 800292e:	2b08      	cmp	r3, #8
 8002930:	d10b      	bne.n	800294a <_printf_i+0x142>
 8002932:	6823      	ldr	r3, [r4, #0]
 8002934:	07df      	lsls	r7, r3, #31
 8002936:	d508      	bpl.n	800294a <_printf_i+0x142>
 8002938:	6923      	ldr	r3, [r4, #16]
 800293a:	6861      	ldr	r1, [r4, #4]
 800293c:	4299      	cmp	r1, r3
 800293e:	bfde      	ittt	le
 8002940:	2330      	movle	r3, #48	@ 0x30
 8002942:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002946:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800294a:	1b92      	subs	r2, r2, r6
 800294c:	6122      	str	r2, [r4, #16]
 800294e:	f8cd a000 	str.w	sl, [sp]
 8002952:	464b      	mov	r3, r9
 8002954:	aa03      	add	r2, sp, #12
 8002956:	4621      	mov	r1, r4
 8002958:	4640      	mov	r0, r8
 800295a:	f7ff fee7 	bl	800272c <_printf_common>
 800295e:	3001      	adds	r0, #1
 8002960:	d14a      	bne.n	80029f8 <_printf_i+0x1f0>
 8002962:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002966:	b004      	add	sp, #16
 8002968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800296c:	6823      	ldr	r3, [r4, #0]
 800296e:	f043 0320 	orr.w	r3, r3, #32
 8002972:	6023      	str	r3, [r4, #0]
 8002974:	4832      	ldr	r0, [pc, #200]	@ (8002a40 <_printf_i+0x238>)
 8002976:	2778      	movs	r7, #120	@ 0x78
 8002978:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800297c:	6823      	ldr	r3, [r4, #0]
 800297e:	6831      	ldr	r1, [r6, #0]
 8002980:	061f      	lsls	r7, r3, #24
 8002982:	f851 5b04 	ldr.w	r5, [r1], #4
 8002986:	d402      	bmi.n	800298e <_printf_i+0x186>
 8002988:	065f      	lsls	r7, r3, #25
 800298a:	bf48      	it	mi
 800298c:	b2ad      	uxthmi	r5, r5
 800298e:	6031      	str	r1, [r6, #0]
 8002990:	07d9      	lsls	r1, r3, #31
 8002992:	bf44      	itt	mi
 8002994:	f043 0320 	orrmi.w	r3, r3, #32
 8002998:	6023      	strmi	r3, [r4, #0]
 800299a:	b11d      	cbz	r5, 80029a4 <_printf_i+0x19c>
 800299c:	2310      	movs	r3, #16
 800299e:	e7ad      	b.n	80028fc <_printf_i+0xf4>
 80029a0:	4826      	ldr	r0, [pc, #152]	@ (8002a3c <_printf_i+0x234>)
 80029a2:	e7e9      	b.n	8002978 <_printf_i+0x170>
 80029a4:	6823      	ldr	r3, [r4, #0]
 80029a6:	f023 0320 	bic.w	r3, r3, #32
 80029aa:	6023      	str	r3, [r4, #0]
 80029ac:	e7f6      	b.n	800299c <_printf_i+0x194>
 80029ae:	4616      	mov	r6, r2
 80029b0:	e7bd      	b.n	800292e <_printf_i+0x126>
 80029b2:	6833      	ldr	r3, [r6, #0]
 80029b4:	6825      	ldr	r5, [r4, #0]
 80029b6:	6961      	ldr	r1, [r4, #20]
 80029b8:	1d18      	adds	r0, r3, #4
 80029ba:	6030      	str	r0, [r6, #0]
 80029bc:	062e      	lsls	r6, r5, #24
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	d501      	bpl.n	80029c6 <_printf_i+0x1be>
 80029c2:	6019      	str	r1, [r3, #0]
 80029c4:	e002      	b.n	80029cc <_printf_i+0x1c4>
 80029c6:	0668      	lsls	r0, r5, #25
 80029c8:	d5fb      	bpl.n	80029c2 <_printf_i+0x1ba>
 80029ca:	8019      	strh	r1, [r3, #0]
 80029cc:	2300      	movs	r3, #0
 80029ce:	6123      	str	r3, [r4, #16]
 80029d0:	4616      	mov	r6, r2
 80029d2:	e7bc      	b.n	800294e <_printf_i+0x146>
 80029d4:	6833      	ldr	r3, [r6, #0]
 80029d6:	1d1a      	adds	r2, r3, #4
 80029d8:	6032      	str	r2, [r6, #0]
 80029da:	681e      	ldr	r6, [r3, #0]
 80029dc:	6862      	ldr	r2, [r4, #4]
 80029de:	2100      	movs	r1, #0
 80029e0:	4630      	mov	r0, r6
 80029e2:	f7fd fc05 	bl	80001f0 <memchr>
 80029e6:	b108      	cbz	r0, 80029ec <_printf_i+0x1e4>
 80029e8:	1b80      	subs	r0, r0, r6
 80029ea:	6060      	str	r0, [r4, #4]
 80029ec:	6863      	ldr	r3, [r4, #4]
 80029ee:	6123      	str	r3, [r4, #16]
 80029f0:	2300      	movs	r3, #0
 80029f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80029f6:	e7aa      	b.n	800294e <_printf_i+0x146>
 80029f8:	6923      	ldr	r3, [r4, #16]
 80029fa:	4632      	mov	r2, r6
 80029fc:	4649      	mov	r1, r9
 80029fe:	4640      	mov	r0, r8
 8002a00:	47d0      	blx	sl
 8002a02:	3001      	adds	r0, #1
 8002a04:	d0ad      	beq.n	8002962 <_printf_i+0x15a>
 8002a06:	6823      	ldr	r3, [r4, #0]
 8002a08:	079b      	lsls	r3, r3, #30
 8002a0a:	d413      	bmi.n	8002a34 <_printf_i+0x22c>
 8002a0c:	68e0      	ldr	r0, [r4, #12]
 8002a0e:	9b03      	ldr	r3, [sp, #12]
 8002a10:	4298      	cmp	r0, r3
 8002a12:	bfb8      	it	lt
 8002a14:	4618      	movlt	r0, r3
 8002a16:	e7a6      	b.n	8002966 <_printf_i+0x15e>
 8002a18:	2301      	movs	r3, #1
 8002a1a:	4632      	mov	r2, r6
 8002a1c:	4649      	mov	r1, r9
 8002a1e:	4640      	mov	r0, r8
 8002a20:	47d0      	blx	sl
 8002a22:	3001      	adds	r0, #1
 8002a24:	d09d      	beq.n	8002962 <_printf_i+0x15a>
 8002a26:	3501      	adds	r5, #1
 8002a28:	68e3      	ldr	r3, [r4, #12]
 8002a2a:	9903      	ldr	r1, [sp, #12]
 8002a2c:	1a5b      	subs	r3, r3, r1
 8002a2e:	42ab      	cmp	r3, r5
 8002a30:	dcf2      	bgt.n	8002a18 <_printf_i+0x210>
 8002a32:	e7eb      	b.n	8002a0c <_printf_i+0x204>
 8002a34:	2500      	movs	r5, #0
 8002a36:	f104 0619 	add.w	r6, r4, #25
 8002a3a:	e7f5      	b.n	8002a28 <_printf_i+0x220>
 8002a3c:	08002b95 	.word	0x08002b95
 8002a40:	08002ba6 	.word	0x08002ba6

08002a44 <memmove>:
 8002a44:	4288      	cmp	r0, r1
 8002a46:	b510      	push	{r4, lr}
 8002a48:	eb01 0402 	add.w	r4, r1, r2
 8002a4c:	d902      	bls.n	8002a54 <memmove+0x10>
 8002a4e:	4284      	cmp	r4, r0
 8002a50:	4623      	mov	r3, r4
 8002a52:	d807      	bhi.n	8002a64 <memmove+0x20>
 8002a54:	1e43      	subs	r3, r0, #1
 8002a56:	42a1      	cmp	r1, r4
 8002a58:	d008      	beq.n	8002a6c <memmove+0x28>
 8002a5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002a5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002a62:	e7f8      	b.n	8002a56 <memmove+0x12>
 8002a64:	4402      	add	r2, r0
 8002a66:	4601      	mov	r1, r0
 8002a68:	428a      	cmp	r2, r1
 8002a6a:	d100      	bne.n	8002a6e <memmove+0x2a>
 8002a6c:	bd10      	pop	{r4, pc}
 8002a6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002a72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002a76:	e7f7      	b.n	8002a68 <memmove+0x24>

08002a78 <_sbrk_r>:
 8002a78:	b538      	push	{r3, r4, r5, lr}
 8002a7a:	4d06      	ldr	r5, [pc, #24]	@ (8002a94 <_sbrk_r+0x1c>)
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	4604      	mov	r4, r0
 8002a80:	4608      	mov	r0, r1
 8002a82:	602b      	str	r3, [r5, #0]
 8002a84:	f7fd ff64 	bl	8000950 <_sbrk>
 8002a88:	1c43      	adds	r3, r0, #1
 8002a8a:	d102      	bne.n	8002a92 <_sbrk_r+0x1a>
 8002a8c:	682b      	ldr	r3, [r5, #0]
 8002a8e:	b103      	cbz	r3, 8002a92 <_sbrk_r+0x1a>
 8002a90:	6023      	str	r3, [r4, #0]
 8002a92:	bd38      	pop	{r3, r4, r5, pc}
 8002a94:	20000264 	.word	0x20000264

08002a98 <memcpy>:
 8002a98:	440a      	add	r2, r1
 8002a9a:	4291      	cmp	r1, r2
 8002a9c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8002aa0:	d100      	bne.n	8002aa4 <memcpy+0xc>
 8002aa2:	4770      	bx	lr
 8002aa4:	b510      	push	{r4, lr}
 8002aa6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002aaa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002aae:	4291      	cmp	r1, r2
 8002ab0:	d1f9      	bne.n	8002aa6 <memcpy+0xe>
 8002ab2:	bd10      	pop	{r4, pc}

08002ab4 <_realloc_r>:
 8002ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ab8:	4607      	mov	r7, r0
 8002aba:	4614      	mov	r4, r2
 8002abc:	460d      	mov	r5, r1
 8002abe:	b921      	cbnz	r1, 8002aca <_realloc_r+0x16>
 8002ac0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002ac4:	4611      	mov	r1, r2
 8002ac6:	f7ff bc4d 	b.w	8002364 <_malloc_r>
 8002aca:	b92a      	cbnz	r2, 8002ad8 <_realloc_r+0x24>
 8002acc:	f7ff fbde 	bl	800228c <_free_r>
 8002ad0:	4625      	mov	r5, r4
 8002ad2:	4628      	mov	r0, r5
 8002ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ad8:	f000 f81a 	bl	8002b10 <_malloc_usable_size_r>
 8002adc:	4284      	cmp	r4, r0
 8002ade:	4606      	mov	r6, r0
 8002ae0:	d802      	bhi.n	8002ae8 <_realloc_r+0x34>
 8002ae2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002ae6:	d8f4      	bhi.n	8002ad2 <_realloc_r+0x1e>
 8002ae8:	4621      	mov	r1, r4
 8002aea:	4638      	mov	r0, r7
 8002aec:	f7ff fc3a 	bl	8002364 <_malloc_r>
 8002af0:	4680      	mov	r8, r0
 8002af2:	b908      	cbnz	r0, 8002af8 <_realloc_r+0x44>
 8002af4:	4645      	mov	r5, r8
 8002af6:	e7ec      	b.n	8002ad2 <_realloc_r+0x1e>
 8002af8:	42b4      	cmp	r4, r6
 8002afa:	4622      	mov	r2, r4
 8002afc:	4629      	mov	r1, r5
 8002afe:	bf28      	it	cs
 8002b00:	4632      	movcs	r2, r6
 8002b02:	f7ff ffc9 	bl	8002a98 <memcpy>
 8002b06:	4629      	mov	r1, r5
 8002b08:	4638      	mov	r0, r7
 8002b0a:	f7ff fbbf 	bl	800228c <_free_r>
 8002b0e:	e7f1      	b.n	8002af4 <_realloc_r+0x40>

08002b10 <_malloc_usable_size_r>:
 8002b10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b14:	1f18      	subs	r0, r3, #4
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	bfbc      	itt	lt
 8002b1a:	580b      	ldrlt	r3, [r1, r0]
 8002b1c:	18c0      	addlt	r0, r0, r3
 8002b1e:	4770      	bx	lr

08002b20 <_init>:
 8002b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b22:	bf00      	nop
 8002b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b26:	bc08      	pop	{r3}
 8002b28:	469e      	mov	lr, r3
 8002b2a:	4770      	bx	lr

08002b2c <_fini>:
 8002b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b2e:	bf00      	nop
 8002b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b32:	bc08      	pop	{r3}
 8002b34:	469e      	mov	lr, r3
 8002b36:	4770      	bx	lr
