Start time: 22:19:19 on Aug 18,2016
qverilog -f 6-02_run.f 
-- Compiling module latch
-- Compiling module test
-- Compiling module top

Top level modules:
	top
# vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.5 win64 Feb 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
# At   10ns: in=2  ena=1:  EXPECT: out = 2, ACTUAL: 2  OK
# At   30ns: in=2  ena=1:  EXPECT: out = 2, ACTUAL: 2  OK
# At   50ns: in=2  ena=0:  EXPECT: out = 2, ACTUAL: 2  OK
# At   70ns: in=0  ena=0:  EXPECT: out = 2, ACTUAL: 2  OK
# ** Note: $finish    : 6-02_testbench.sv(41)
#    Time: 80 ns  Iteration: 1  Instance: /top/test
# End time: 22:19:21 on Aug 18,2016, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
