# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_reti.srcs/sources_1/new/10580746.vhd" \
"../../../../../Desktop/IngInf - Triennale/Terzo Anno/Reti Logiche/Progetto Reti logiche/test_finale.vhd" \

# Do not sort compile order
nosort
