

================================================================
== Vitis HLS Report for 'input_loader_q_res0_1'
================================================================
* Date:           Thu Sep 14 02:18:02 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test3.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      776|      776|  2.584 us|  2.584 us|  776|  776|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_hls_fptosi_float_i8_fu_338  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_343  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_348  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_353  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_358  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_363  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_368  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_373  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_378  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_383  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_388  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_393  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_398  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_403  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_408  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_413  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_load_j  |      774|      774|         8|          1|          1|   768|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     2576|     7824|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|     1626|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    48|     4202|     7955|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U3923  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3924  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3925  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3926  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3927  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3928  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3929  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3930  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3931  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3932  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3933  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3934  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3935  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3936  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3937  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3938  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |grp_p_hls_fptosi_float_i8_fu_338     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_343     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_348     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_353     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_358     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_363     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_368     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_373     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_378     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_383     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_388     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_393     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_398     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_403     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_408     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_413     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                |                               |        0|  48| 2576| 7824|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_512_p2               |         +|   0|  0|  17|          10|           1|
    |ap_condition_644                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln106_fu_506_p2              |      icmp|   0|  0|  11|          10|          10|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter7  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          24|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_8     |   9|          2|   10|         20|
    |inp_q_blk_n              |   9|          2|    1|          2|
    |inp_res0_blk_n           |   9|          2|    1|          2|
    |j_fu_112                 |   9|          2|   10|         20|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |    1|   0|    1|          0|
    |inp_0_load_reg_755                |   32|   0|   32|          0|
    |inp_10_load_reg_815               |   32|   0|   32|          0|
    |inp_11_load_reg_821               |   32|   0|   32|          0|
    |inp_12_load_reg_827               |   32|   0|   32|          0|
    |inp_13_load_reg_833               |   32|   0|   32|          0|
    |inp_14_load_reg_839               |   32|   0|   32|          0|
    |inp_15_load_reg_845               |   32|   0|   32|          0|
    |inp_1_load_reg_761                |   32|   0|   32|          0|
    |inp_2_load_reg_767                |   32|   0|   32|          0|
    |inp_3_load_reg_773                |   32|   0|   32|          0|
    |inp_4_load_reg_779                |   32|   0|   32|          0|
    |inp_5_load_reg_785                |   32|   0|   32|          0|
    |inp_6_load_reg_791                |   32|   0|   32|          0|
    |inp_7_load_reg_797                |   32|   0|   32|          0|
    |inp_8_load_reg_803                |   32|   0|   32|          0|
    |inp_9_load_reg_809                |   32|   0|   32|          0|
    |j_fu_112                          |   10|   0|   10|          0|
    |mul_10_reg_911                    |   32|   0|   32|          0|
    |mul_11_reg_916                    |   32|   0|   32|          0|
    |mul_12_reg_921                    |   32|   0|   32|          0|
    |mul_13_reg_926                    |   32|   0|   32|          0|
    |mul_14_reg_931                    |   32|   0|   32|          0|
    |mul_1_reg_861                     |   32|   0|   32|          0|
    |mul_2_reg_866                     |   32|   0|   32|          0|
    |mul_3_reg_871                     |   32|   0|   32|          0|
    |mul_4_reg_876                     |   32|   0|   32|          0|
    |mul_5_reg_881                     |   32|   0|   32|          0|
    |mul_6_reg_886                     |   32|   0|   32|          0|
    |mul_7_reg_891                     |   32|   0|   32|          0|
    |mul_8_reg_896                     |   32|   0|   32|          0|
    |mul_9_reg_901                     |   32|   0|   32|          0|
    |mul_reg_856                       |   32|   0|   32|          0|
    |mul_s_reg_906                     |   32|   0|   32|          0|
    |or_ln174_s_reg_851                |  512|   0|  512|          0|
    |start_once_reg                    |    1|   0|    1|          0|
    |or_ln174_s_reg_851                |   64|  32|  512|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1626|  32| 2074|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  input_loader_q_res0.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  input_loader_q_res0.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  input_loader_q_res0.1|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|  input_loader_q_res0.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  input_loader_q_res0.1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  input_loader_q_res0.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  input_loader_q_res0.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  input_loader_q_res0.1|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|  input_loader_q_res0.1|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|  input_loader_q_res0.1|  return value|
|inp_res0_din             |  out|  512|     ap_fifo|               inp_res0|       pointer|
|inp_res0_num_data_valid  |   in|   11|     ap_fifo|               inp_res0|       pointer|
|inp_res0_fifo_cap        |   in|   11|     ap_fifo|               inp_res0|       pointer|
|inp_res0_full_n          |   in|    1|     ap_fifo|               inp_res0|       pointer|
|inp_res0_write           |  out|    1|     ap_fifo|               inp_res0|       pointer|
|inp_q_din                |  out|  128|     ap_fifo|                  inp_q|       pointer|
|inp_q_num_data_valid     |   in|    3|     ap_fifo|                  inp_q|       pointer|
|inp_q_fifo_cap           |   in|    3|     ap_fifo|                  inp_q|       pointer|
|inp_q_full_n             |   in|    1|     ap_fifo|                  inp_q|       pointer|
|inp_q_write              |  out|    1|     ap_fifo|                  inp_q|       pointer|
|inp_0_address0           |  out|   10|   ap_memory|                  inp_0|         array|
|inp_0_ce0                |  out|    1|   ap_memory|                  inp_0|         array|
|inp_0_q0                 |   in|   32|   ap_memory|                  inp_0|         array|
|inp_1_address0           |  out|   10|   ap_memory|                  inp_1|         array|
|inp_1_ce0                |  out|    1|   ap_memory|                  inp_1|         array|
|inp_1_q0                 |   in|   32|   ap_memory|                  inp_1|         array|
|inp_2_address0           |  out|   10|   ap_memory|                  inp_2|         array|
|inp_2_ce0                |  out|    1|   ap_memory|                  inp_2|         array|
|inp_2_q0                 |   in|   32|   ap_memory|                  inp_2|         array|
|inp_3_address0           |  out|   10|   ap_memory|                  inp_3|         array|
|inp_3_ce0                |  out|    1|   ap_memory|                  inp_3|         array|
|inp_3_q0                 |   in|   32|   ap_memory|                  inp_3|         array|
|inp_4_address0           |  out|   10|   ap_memory|                  inp_4|         array|
|inp_4_ce0                |  out|    1|   ap_memory|                  inp_4|         array|
|inp_4_q0                 |   in|   32|   ap_memory|                  inp_4|         array|
|inp_5_address0           |  out|   10|   ap_memory|                  inp_5|         array|
|inp_5_ce0                |  out|    1|   ap_memory|                  inp_5|         array|
|inp_5_q0                 |   in|   32|   ap_memory|                  inp_5|         array|
|inp_6_address0           |  out|   10|   ap_memory|                  inp_6|         array|
|inp_6_ce0                |  out|    1|   ap_memory|                  inp_6|         array|
|inp_6_q0                 |   in|   32|   ap_memory|                  inp_6|         array|
|inp_7_address0           |  out|   10|   ap_memory|                  inp_7|         array|
|inp_7_ce0                |  out|    1|   ap_memory|                  inp_7|         array|
|inp_7_q0                 |   in|   32|   ap_memory|                  inp_7|         array|
|inp_8_address0           |  out|   10|   ap_memory|                  inp_8|         array|
|inp_8_ce0                |  out|    1|   ap_memory|                  inp_8|         array|
|inp_8_q0                 |   in|   32|   ap_memory|                  inp_8|         array|
|inp_9_address0           |  out|   10|   ap_memory|                  inp_9|         array|
|inp_9_ce0                |  out|    1|   ap_memory|                  inp_9|         array|
|inp_9_q0                 |   in|   32|   ap_memory|                  inp_9|         array|
|inp_10_address0          |  out|   10|   ap_memory|                 inp_10|         array|
|inp_10_ce0               |  out|    1|   ap_memory|                 inp_10|         array|
|inp_10_q0                |   in|   32|   ap_memory|                 inp_10|         array|
|inp_11_address0          |  out|   10|   ap_memory|                 inp_11|         array|
|inp_11_ce0               |  out|    1|   ap_memory|                 inp_11|         array|
|inp_11_q0                |   in|   32|   ap_memory|                 inp_11|         array|
|inp_12_address0          |  out|   10|   ap_memory|                 inp_12|         array|
|inp_12_ce0               |  out|    1|   ap_memory|                 inp_12|         array|
|inp_12_q0                |   in|   32|   ap_memory|                 inp_12|         array|
|inp_13_address0          |  out|   10|   ap_memory|                 inp_13|         array|
|inp_13_ce0               |  out|    1|   ap_memory|                 inp_13|         array|
|inp_13_q0                |   in|   32|   ap_memory|                 inp_13|         array|
|inp_14_address0          |  out|   10|   ap_memory|                 inp_14|         array|
|inp_14_ce0               |  out|    1|   ap_memory|                 inp_14|         array|
|inp_14_q0                |   in|   32|   ap_memory|                 inp_14|         array|
|inp_15_address0          |  out|   10|   ap_memory|                 inp_15|         array|
|inp_15_ce0               |  out|    1|   ap_memory|                 inp_15|         array|
|inp_15_q0                |   in|   32|   ap_memory|                 inp_15|         array|
+-------------------------+-----+-----+------------+-----------------------+--------------+

