#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Feb 25 23:50:53 2024
# Process ID: 7433
# Current directory: /home/shahar/Downloads/anton/redpitaya_guide/tmp/4_frequency_counter/4_frequency_counter.runs/design_1_axi_bram_reader_0_0_synth_1
# Command line: vivado -log design_1_axi_bram_reader_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_bram_reader_0_0.tcl
# Log file: /home/shahar/Downloads/anton/redpitaya_guide/tmp/4_frequency_counter/4_frequency_counter.runs/design_1_axi_bram_reader_0_0_synth_1/design_1_axi_bram_reader_0_0.vds
# Journal file: /home/shahar/Downloads/anton/redpitaya_guide/tmp/4_frequency_counter/4_frequency_counter.runs/design_1_axi_bram_reader_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axi_bram_reader_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2120.785 ; gain = 2.020 ; free physical = 1515 ; free virtual = 6200
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shahar/Downloads/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shahar/Downloads/anton/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shahar/apps/Xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2120.785 ; gain = 0.000 ; free physical = 1451 ; free virtual = 6147
Command: synth_design -top design_1_axi_bram_reader_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7902
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 2120.875 ; gain = 0.000 ; free physical = 140 ; free virtual = 4233
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_reader_0_0' [/home/shahar/Downloads/anton/redpitaya_guide/tmp/4_frequency_counter/4_frequency_counter.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_reader_0_0/synth/design_1_axi_bram_reader_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_bram_reader_v1_0' [/home/shahar/Downloads/anton/redpitaya_guide/tmp/4_frequency_counter/4_frequency_counter.srcs/sources_1/bd/design_1/ipshared/6d0a/src/axi_bram_reader.v:4]
	Parameter BRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_reader_v1_0_S00_AXI' [/home/shahar/Downloads/anton/redpitaya_guide/tmp/4_frequency_counter/4_frequency_counter.srcs/sources_1/bd/design_1/ipshared/6d0a/src/bram_reader_v1_0_S00_AXI.v:4]
	Parameter BRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_reader_v1_0_S00_AXI' (1#1) [/home/shahar/Downloads/anton/redpitaya_guide/tmp/4_frequency_counter/4_frequency_counter.srcs/sources_1/bd/design_1/ipshared/6d0a/src/bram_reader_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axi_bram_reader_v1_0' (2#1) [/home/shahar/Downloads/anton/redpitaya_guide/tmp/4_frequency_counter/4_frequency_counter.srcs/sources_1/bd/design_1/ipshared/6d0a/src/axi_bram_reader.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_reader_0_0' (3#1) [/home/shahar/Downloads/anton/redpitaya_guide/tmp/4_frequency_counter/4_frequency_counter.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_reader_0_0/synth/design_1_axi_bram_reader_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2122.789 ; gain = 1.914 ; free physical = 344 ; free virtual = 4236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 2138.629 ; gain = 17.754 ; free physical = 319 ; free virtual = 4225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 2138.629 ; gain = 17.754 ; free physical = 319 ; free virtual = 4225
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2138.629 ; gain = 0.000 ; free physical = 277 ; free virtual = 4210
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.410 ; gain = 0.000 ; free physical = 276 ; free virtual = 3150
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:05 . Memory (MB): peak = 2304.410 ; gain = 0.000 ; free physical = 159 ; free virtual = 3077
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:05:18 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 2532 ; free virtual = 4220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:05:18 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 2530 ; free virtual = 4220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:05:19 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 2528 ; free virtual = 4220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:05:22 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 2487 ; free virtual = 4203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:05:35 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 2212 ; free virtual = 4017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:05:47 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 2027 ; free virtual = 3918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:05:47 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 2022 ; free virtual = 3913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:05:48 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 2000 ; free virtual = 3895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:05:50 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 1927 ; free virtual = 3844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:05:50 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 1927 ; free virtual = 3844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:05:50 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 1927 ; free virtual = 3844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:05:50 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 1927 ; free virtual = 3844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:05:50 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 1927 ; free virtual = 3843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:05:50 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 1927 ; free virtual = 3843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     1|
|5     |LUT6 |     1|
|6     |FDRE |    18|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:05:50 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 1925 ; free virtual = 3842
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:03:03 . Memory (MB): peak = 2304.410 ; gain = 17.754 ; free physical = 2031 ; free virtual = 3954
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:05:51 . Memory (MB): peak = 2304.410 ; gain = 183.535 ; free physical = 1985 ; free virtual = 3915
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.410 ; gain = 0.000 ; free physical = 1917 ; free virtual = 3855
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.410 ; gain = 0.000 ; free physical = 1888 ; free virtual = 3839
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:06:36 . Memory (MB): peak = 2304.410 ; gain = 183.625 ; free physical = 2163 ; free virtual = 4118
INFO: [Common 17-1381] The checkpoint '/home/shahar/Downloads/anton/redpitaya_guide/tmp/4_frequency_counter/4_frequency_counter.runs/design_1_axi_bram_reader_0_0_synth_1/design_1_axi_bram_reader_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_bram_reader_0_0, cache-ID = 1510939e89b7e2dd
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/shahar/Downloads/anton/redpitaya_guide/tmp/4_frequency_counter/4_frequency_counter.runs/design_1_axi_bram_reader_0_0_synth_1/design_1_axi_bram_reader_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_bram_reader_0_0_utilization_synth.rpt -pb design_1_axi_bram_reader_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 00:03:09 2024...
