<profile>

<section name = "Vivado HLS Report for 'axi_stream_to_vga_red_255'" level="0">
<item name = "Date">Sat Apr 30 19:15:11 2016
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">AXI_STREAM_TO_VGA_RED_255</item>
<item name = "Solution">Zynq</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.25</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">420002, 420002, 420003, 420003, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">420000, 420000, 2, 1, 1, 420000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 130</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 88</column>
<column name="Register">-, -, 97, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_283_p2">+, 0, 0, 19, 19, 1</column>
<column name="op2_V_read_assign_fu_259_p2">+, 0, 0, 4, 4, 1</column>
<column name="p_Val2_1_fu_317_p2">+, 0, 0, 10, 10, 7</column>
<column name="p_Val2_s_fu_361_p2">+, 0, 0, 11, 11, 9</column>
<column name="x_1_fu_458_p2">+, 0, 0, 10, 10, 1</column>
<column name="y_s_fu_303_p2">+, 0, 0, 10, 10, 1</column>
<column name="tmp_6_i_fu_271_p2">-, 0, 0, 4, 3, 4</column>
<column name="x_mid2_fu_295_p3">Select, 0, 0, 10, 1, 1</column>
<column name="y_mid2_fu_309_p3">Select, 0, 0, 10, 1, 10</column>
<column name="ap_sig_bdd_110">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_78">and, 0, 0, 1, 1, 1</column>
<column name="or_cond2_fu_391_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp1_fu_385_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp2_fu_351_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond4_fu_289_p2">icmp, 0, 0, 4, 10, 9</column>
<column name="exitcond_flatten_fu_277_p2">icmp, 0, 0, 7, 19, 18</column>
<column name="icmp_fu_333_p2">icmp, 0, 0, 3, 9, 1</column>
<column name="not_1_fu_367_p2">icmp, 0, 0, 4, 10, 7</column>
<column name="tmp_1_fu_339_p2">icmp, 0, 0, 4, 10, 6</column>
<column name="tmp_2_fu_345_p2">icmp, 0, 0, 4, 10, 10</column>
<column name="tmp_4_fu_373_p2">icmp, 0, 0, 4, 10, 8</column>
<column name="tmp_5_fu_379_p2">icmp, 0, 0, 4, 10, 9</column>
<column name="tmp_6_fu_397_p2">icmp, 0, 0, 3, 8, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="B_V">4, 3, 4, 12</column>
<column name="B_V_preg">4, 2, 4, 8</column>
<column name="B_temp_V_read_assign_fu_132">4, 3, 4, 12</column>
<column name="G_V">4, 3, 4, 12</column>
<column name="G_V_preg">4, 2, 4, 8</column>
<column name="G_temp_V_read_assign_fu_128">4, 2, 4, 8</column>
<column name="H_SYNC_V">1, 2, 1, 2</column>
<column name="R_V">4, 3, 4, 12</column>
<column name="R_V_preg">4, 2, 4, 8</column>
<column name="R_temp_V_read_assign_fu_124">4, 4, 4, 16</column>
<column name="V_SYNC_V">1, 2, 1, 2</column>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="indvar_flatten_reg_194">19, 2, 19, 38</column>
<column name="x_reg_216">10, 2, 10, 20</column>
<column name="y_phi_fu_209_p4">10, 2, 10, 20</column>
<column name="y_reg_205">10, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_V_preg">4, 0, 4, 0</column>
<column name="B_temp_V_read_assign_fu_132">4, 0, 4, 0</column>
<column name="G_V_preg">4, 0, 4, 0</column>
<column name="G_temp_V_read_assign_fu_128">4, 0, 4, 0</column>
<column name="H_SYNC_V_preg">1, 0, 1, 0</column>
<column name="R_V_preg">4, 0, 4, 0</column>
<column name="R_temp_V_read_assign_fu_124">4, 0, 4, 0</column>
<column name="V_SYNC_V_preg">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="color_blinking_V">4, 0, 4, 0</column>
<column name="exitcond_flatten_reg_518">1, 0, 1, 0</column>
<column name="icmp_reg_532">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_194">19, 0, 19, 0</column>
<column name="not_1_reg_537">1, 0, 1, 0</column>
<column name="op2_V_read_assign_reg_504">4, 0, 4, 0</column>
<column name="or_cond2_reg_542">1, 0, 1, 0</column>
<column name="tmp_6_i_reg_513">4, 0, 4, 0</column>
<column name="tmp_reg_509">1, 0, 1, 0</column>
<column name="x_reg_216">10, 0, 10, 0</column>
<column name="y_mid2_reg_527">10, 0, 10, 0</column>
<column name="y_reg_205">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, axi_stream_to_vga_red_255, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, axi_stream_to_vga_red_255, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, axi_stream_to_vga_red_255, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, axi_stream_to_vga_red_255, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, axi_stream_to_vga_red_255, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, axi_stream_to_vga_red_255, return value</column>
<column name="selftest">in, 1, ap_none, selftest, scalar</column>
<column name="inStream_V_V_TDATA">in, 8, axis, inStream_V_V, pointer</column>
<column name="inStream_V_V_TVALID">in, 1, axis, inStream_V_V, pointer</column>
<column name="inStream_V_V_TREADY">out, 1, axis, inStream_V_V, pointer</column>
<column name="R_V">out, 4, ap_none, R_V, pointer</column>
<column name="G_V">out, 4, ap_none, G_V, pointer</column>
<column name="B_V">out, 4, ap_none, B_V, pointer</column>
<column name="V_SYNC_V">out, 1, ap_none, V_SYNC_V, pointer</column>
<column name="H_SYNC_V">out, 1, ap_none, H_SYNC_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.25</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'x'">phi, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, &apos;x&apos;, AXI_STREAM_TO_VGA_RED_255/vga.cpp:88</column>
<column name="'exitcond4', AXI_STREAM_TO_VGA_RED_255/vga.cpp:88">icmp, 2.07, 2.07, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'y_mid2', AXI_STREAM_TO_VGA_RED_255/vga.cpp:88">select, 1.37, 3.44, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_1', AXI_STREAM_TO_VGA_RED_255/vga.cpp:101">icmp, 2.07, 5.51, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp2', AXI_STREAM_TO_VGA_RED_255/vga.cpp:101">and, 1.37, 6.88, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'or_cond2', AXI_STREAM_TO_VGA_RED_255/vga.cpp:101">and, 1.37, 8.25, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
