{"Source Block": ["oh/src/mio/hdl/mtx_io.v@38:48@HdlStmAssign", "   //########################################   \n\n   assign dmode8   = (iowidth[1:0]==2'b00);\n   assign dmode16  = (iowidth[1:0]==2'b01);\n   assign dmode32  = (iowidth[1:0]==2'b10);\n   assign dmode64  = (iowidth[1:0]==2'b11);\n\n   assign io_valid_next[7:0] = dmode8  ? {1'b0,io_valid_reg[7:1]} :\n\t\t\t       dmode16 ? {2'b0,io_valid_reg[7:2]} :\n\t\t\t       dmode32 ? {4'b0,io_valid_reg[7:4]} :\n\t\t\t                  8'b0;\n"], "Clone Blocks": [["oh/src/mio/hdl/mtx_io.v@36:46", "   //########################################\n   //# STATE MACHINE\n   //########################################   \n\n   assign dmode8   = (iowidth[1:0]==2'b00);\n   assign dmode16  = (iowidth[1:0]==2'b01);\n   assign dmode32  = (iowidth[1:0]==2'b10);\n   assign dmode64  = (iowidth[1:0]==2'b11);\n\n   assign io_valid_next[7:0] = dmode8  ? {1'b0,io_valid_reg[7:1]} :\n\t\t\t       dmode16 ? {2'b0,io_valid_reg[7:2]} :\n"], ["oh/src/mio/hdl/mrx_io.v@42:55", "   assign dmode8   = (iowidth[1:0]==2'b00);\n   assign dmode16  = (iowidth[1:0]==2'b01);\n   assign dmode32  = (iowidth[1:0]==2'b10);\n   assign dmode64  = (iowidth[1:0]==2'b11);\n\n   assign valid_input[7:0] = dmode8  ? 8'b00000001 :\n\t\t\t     dmode16 ? 8'b00000011 :\n\t\t\t     dmode32 ? 8'b00001111 :\n                                       8'b11111111;\n   \n   assign valid_next[7:0] = dmode8  ? {io_valid[6:0],1'b1}     :\n\t\t\t    dmode16 ? {io_valid[5:0],2'b11}    :\n                            dmode32 ? {io_valid[3:0],4'b1111} :\n\t\t\t               8'b11111111;\n"], ["oh/src/mio/hdl/mtx_io.v@35:45", "   \n   //########################################\n   //# STATE MACHINE\n   //########################################   \n\n   assign dmode8   = (iowidth[1:0]==2'b00);\n   assign dmode16  = (iowidth[1:0]==2'b01);\n   assign dmode32  = (iowidth[1:0]==2'b10);\n   assign dmode64  = (iowidth[1:0]==2'b11);\n\n   assign io_valid_next[7:0] = dmode8  ? {1'b0,io_valid_reg[7:1]} :\n"], ["oh/src/mio/hdl/mtx_io.v@37:47", "   //# STATE MACHINE\n   //########################################   \n\n   assign dmode8   = (iowidth[1:0]==2'b00);\n   assign dmode16  = (iowidth[1:0]==2'b01);\n   assign dmode32  = (iowidth[1:0]==2'b10);\n   assign dmode64  = (iowidth[1:0]==2'b11);\n\n   assign io_valid_next[7:0] = dmode8  ? {1'b0,io_valid_reg[7:1]} :\n\t\t\t       dmode16 ? {2'b0,io_valid_reg[7:2]} :\n\t\t\t       dmode32 ? {4'b0,io_valid_reg[7:4]} :\n"], ["oh/src/mio/hdl/mtx_io.v@40:53", "   assign dmode8   = (iowidth[1:0]==2'b00);\n   assign dmode16  = (iowidth[1:0]==2'b01);\n   assign dmode32  = (iowidth[1:0]==2'b10);\n   assign dmode64  = (iowidth[1:0]==2'b11);\n\n   assign io_valid_next[7:0] = dmode8  ? {1'b0,io_valid_reg[7:1]} :\n\t\t\t       dmode16 ? {2'b0,io_valid_reg[7:2]} :\n\t\t\t       dmode32 ? {4'b0,io_valid_reg[7:4]} :\n\t\t\t                  8'b0;\n   \n   assign reload = ~transfer_active | dmode64 | (io_valid_next[7:0]==8'b0);\n  \n   always @ (posedge io_clk or negedge io_nreset)\n     if(!io_nreset)\n"]], "Diff Content": {"Delete": [[43, "   assign dmode64  = (iowidth[1:0]==2'b11);\n"]], "Add": [[43, "   assign dmode8   = (iowidth[1:0]==2'b00) & ~ddr_mode;   \n"], [43, "   assign dmode16  = ((iowidth[1:0]==2'b01) & ~ddr_mode) |\n"], [43, "                     (iowidth[1:0]==2'b00) & ddr_mode;   \n"], [43, "   assign dmode32  = ((iowidth[1:0]==2'b10) & ~ddr_mode) |\n"], [43, "                     (iowidth[1:0]==2'b01) & ddr_mode;   \n"], [43, "   assign dmode64  = ((iowidth[1:0]==2'b11) & ~ddr_mode) |\n"], [43, "                     (iowidth[1:0]==2'b10) & ddr_mode;   \n"]]}}