{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1461262193610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1461262193611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 20:09:53 2016 " "Processing started: Thu Apr 21 20:09:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1461262193611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1461262193611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RadioBerry -c radioberry " "Command: quartus_map --read_settings_files=on --write_settings_files=off RadioBerry -c radioberry" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1461262193611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1461262194088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/dev/RadioBerry/Firmware/debounce.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegen.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulsegen " "Found entity 1: pulsegen" {  } { { "pulsegen.v" "" { Text "C:/dev/RadioBerry/Firmware/pulsegen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194203 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg\";  expecting \"end\" transmitter.v(46) " "Verilog HDL syntax error at transmitter.v(46) near text \"reg\";  expecting \"end\"" {  } { { "transmitter.v" "" { Text "C:/dev/RadioBerry/Firmware/transmitter.v" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1461262194205 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \"end\" transmitter.v(60) " "Verilog HDL syntax error at transmitter.v(60) near text \"wire\";  expecting \"end\"" {  } { { "transmitter.v" "" { Text "C:/dev/RadioBerry/Firmware/transmitter.v" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1461262194206 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"fi\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" transmitter.v(64) " "Verilog HDL syntax error at transmitter.v(64) near text \"fi\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\"" {  } { { "transmitter.v" "" { Text "C:/dev/RadioBerry/Firmware/transmitter.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1461262194217 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" transmitter.v(67) " "Verilog HDL syntax error at transmitter.v(67) near text \"#\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\"" {  } { { "transmitter.v" "" { Text "C:/dev/RadioBerry/Firmware/transmitter.v" 67 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1461262194217 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" transmitter.v(67) " "Verilog HDL syntax error at transmitter.v(67) near text \",\";  expecting \";\"" {  } { { "transmitter.v" "" { Text "C:/dev/RadioBerry/Firmware/transmitter.v" 67 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1461262194217 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"in2\";  expecting \";\" transmitter.v(67) " "Verilog HDL syntax error at transmitter.v(67) near text \"in2\";  expecting \";\"" {  } { { "transmitter.v" "" { Text "C:/dev/RadioBerry/Firmware/transmitter.v" 67 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1461262194217 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \"end\" transmitter.v(72) " "Verilog HDL syntax error at transmitter.v(72) near text \"wire\";  expecting \"end\"" {  } { { "transmitter.v" "" { Text "C:/dev/RadioBerry/Firmware/transmitter.v" 72 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1461262194217 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" transmitter.v(74) " "Verilog HDL syntax error at transmitter.v(74) near text \"#\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\"" {  } { { "transmitter.v" "" { Text "C:/dev/RadioBerry/Firmware/transmitter.v" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1461262194217 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" transmitter.v(74) " "Verilog HDL syntax error at transmitter.v(74) near text \")\";  expecting \";\"" {  } { { "transmitter.v" "" { Text "C:/dev/RadioBerry/Firmware/transmitter.v" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1461262194218 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \"end\" transmitter.v(80) " "Verilog HDL syntax error at transmitter.v(80) near text \"wire\";  expecting \"end\"" {  } { { "transmitter.v" "" { Text "C:/dev/RadioBerry/Firmware/transmitter.v" 80 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1461262194218 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"end\" transmitter.v(83) " "Verilog HDL syntax error at transmitter.v(83) near text \"always\";  expecting \"end\"" {  } { { "transmitter.v" "" { Text "C:/dev/RadioBerry/Firmware/transmitter.v" 83 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1461262194218 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg\";  expecting \"end\" transmitter.v(88) " "Verilog HDL syntax error at transmitter.v(88) near text \"reg\";  expecting \"end\"" {  } { { "transmitter.v" "" { Text "C:/dev/RadioBerry/Firmware/transmitter.v" 88 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1461262194218 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" transmitter.v(92) " "Verilog HDL syntax error at transmitter.v(92) near text \"endmodule\";  expecting \"end\"" {  } { { "transmitter.v" "" { Text "C:/dev/RadioBerry/Firmware/transmitter.v" 92 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1461262194219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 0 0 " "Found 0 design units, including 0 entities, in source file transmitter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpl_cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file cpl_cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpl_cordic " "Found entity 1: cpl_cordic" {  } { { "cpl_cordic.v" "" { Text "C:/dev/RadioBerry/Firmware/cpl_cordic.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicint.v 1 1 " "Found 1 design units, including 1 entities, in source file cicint.v" { { "Info" "ISGN_ENTITY_NAME" "1 cicint " "Found entity 1: cicint" {  } { { "cicint.v" "" { Text "C:/dev/RadioBerry/Firmware/cicint.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9866.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9866.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9866 " "Found entity 1: ad9866" {  } { { "ad9866.v" "" { Text "C:/dev/RadioBerry/Firmware/ad9866.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_comb.v 1 1 " "Found 1 design units, including 1 entities, in source file cic_comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic_comb " "Found entity 1: cic_comb" {  } { { "cic_comb.v" "" { Text "C:/dev/RadioBerry/Firmware/cic_comb.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_integrator.v 1 1 " "Found 1 design units, including 1 entities, in source file cic_integrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic_integrator " "Found entity 1: cic_integrator" {  } { { "cic_integrator.v" "" { Text "C:/dev/RadioBerry/Firmware/cic_integrator.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varcic.v 1 1 " "Found 1 design units, including 1 entities, in source file varcic.v" { { "Info" "ISGN_ENTITY_NAME" "1 varcic " "Found entity 1: varcic" {  } { { "varcic.v" "" { Text "C:/dev/RadioBerry/Firmware/varcic.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic.v 1 1 " "Found 1 design units, including 1 entities, in source file cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic " "Found entity 1: cic" {  } { { "cic.v" "" { Text "C:/dev/RadioBerry/Firmware/cic.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polyphase_fir/firromh.v 1 1 " "Found 1 design units, including 1 entities, in source file polyphase_fir/firromh.v" { { "Info" "ISGN_ENTITY_NAME" "1 firromH " "Found entity 1: firromH" {  } { { "Polyphase_FIR/firromH.v" "" { Text "C:/dev/RadioBerry/Firmware/Polyphase_FIR/firromH.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polyphase_fir/firram36.v 1 1 " "Found 1 design units, including 1 entities, in source file polyphase_fir/firram36.v" { { "Info" "ISGN_ENTITY_NAME" "1 firram36 " "Found entity 1: firram36" {  } { { "Polyphase_FIR/firram36.v" "" { Text "C:/dev/RadioBerry/Firmware/Polyphase_FIR/firram36.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rAddr raddr FirInterp8_1024.v(115) " "Verilog HDL Declaration information at FirInterp8_1024.v(115): object \"rAddr\" differs only in case from object \"raddr\" in the same scope" {  } { { "Polyphase_FIR/FirInterp8_1024.v" "" { Text "C:/dev/RadioBerry/Firmware/Polyphase_FIR/FirInterp8_1024.v" 115 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1461262194252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polyphase_fir/firinterp8_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file polyphase_fir/firinterp8_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 FirInterp8_1024 " "Found entity 1: FirInterp8_1024" {  } { { "Polyphase_FIR/FirInterp8_1024.v" "" { Text "C:/dev/RadioBerry/Firmware/Polyphase_FIR/FirInterp8_1024.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194252 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "firfilt.v(207) " "Verilog HDL information at firfilt.v(207): always construct contains both blocking and non-blocking assignments" {  } { { "Polyphase_FIR/firfilt.v" "" { Text "C:/dev/RadioBerry/Firmware/Polyphase_FIR/firfilt.v" 207 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1461262194255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polyphase_fir/firfilt.v 2 2 " "Found 2 design units, including 2 entities, in source file polyphase_fir/firfilt.v" { { "Info" "ISGN_ENTITY_NAME" "1 firX8R8 " "Found entity 1: firX8R8" {  } { { "Polyphase_FIR/firfilt.v" "" { Text "C:/dev/RadioBerry/Firmware/Polyphase_FIR/firfilt.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194256 ""} { "Info" "ISGN_ENTITY_NAME" "2 fir256 " "Found entity 2: fir256" {  } { { "Polyphase_FIR/firfilt.v" "" { Text "C:/dev/RadioBerry/Firmware/Polyphase_FIR/firfilt.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polyphase_fir/cicinterpm5.v 1 1 " "Found 1 design units, including 1 entities, in source file polyphase_fir/cicinterpm5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CicInterpM5 " "Found entity 1: CicInterpM5" {  } { { "Polyphase_FIR/CicInterpM5.v" "" { Text "C:/dev/RadioBerry/Firmware/Polyphase_FIR/CicInterpM5.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "C:/dev/RadioBerry/Firmware/receiver.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "cordic.v" "" { Text "C:/dev/RadioBerry/Firmware/cordic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_handler " "Found entity 1: reset_handler" {  } { { "reset_handler.v" "" { Text "C:/dev/RadioBerry/Firmware/reset_handler.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194272 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "radioberry.v(97) " "Verilog HDL information at radioberry.v(97): always construct contains both blocking and non-blocking assignments" {  } { { "radioberry.v" "" { Text "C:/dev/RadioBerry/Firmware/radioberry.v" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1461262194274 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "radioberry.v(131) " "Verilog HDL warning at radioberry.v(131): extended using \"x\" or \"z\"" {  } { { "radioberry.v" "" { Text "C:/dev/RadioBerry/Firmware/radioberry.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1461262194275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radioberry.v 1 1 " "Found 1 design units, including 1 entities, in source file radioberry.v" { { "Info" "ISGN_ENTITY_NAME" "1 radioberry " "Found entity 1: radioberry" {  } { { "radioberry.v" "" { Text "C:/dev/RadioBerry/Firmware/radioberry.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "C:/dev/RadioBerry/Firmware/spi_slave.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polyphase_fir/firram36i_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file polyphase_fir/firram36i_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 firram36I_1024 " "Found entity 1: firram36I_1024" {  } { { "Polyphase_FIR/firram36I_1024.v" "" { Text "C:/dev/RadioBerry/Firmware/Polyphase_FIR/firram36I_1024.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polyphase_fir/firromi_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file polyphase_fir/firromi_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 firromI_1024 " "Found entity 1: firromI_1024" {  } { { "Polyphase_FIR/firromI_1024.v" "" { Text "C:/dev/RadioBerry/Firmware/Polyphase_FIR/firromI_1024.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file txfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 txFIFO " "Found entity 1: txFIFO" {  } { { "txFIFO.v" "" { Text "C:/dev/RadioBerry/Firmware/txFIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rxfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxFIFO " "Found entity 1: rxFIFO" {  } { { "rxFIFO.v" "" { Text "C:/dev/RadioBerry/Firmware/rxFIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461262194293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461262194293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/dev/RadioBerry/Firmware/output_files/radioberry.map.smsg " "Generated suppressed messages file C:/dev/RadioBerry/Firmware/output_files/radioberry.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1461262194330 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 13 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1461262194413 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 21 20:09:54 2016 " "Processing ended: Thu Apr 21 20:09:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1461262194413 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1461262194413 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1461262194413 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1461262194413 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 0 s " "Quartus II Full Compilation was unsuccessful. 15 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1461262195012 ""}
