0.7
2020.2
May 22 2024
19:03:11
C:/Users/Atharva/Documents/RTL_coding/4 bit adder cum subtractor/4 bit adder cum subtractor.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/Atharva/Documents/RTL_coding/4 bit adder cum subtractor/4 bit adder cum subtractor.srcs/sim_1/new/tb_acs.v,1738253909,verilog,,,,tb_acs,,,,,,,,
C:/Users/Atharva/Documents/RTL_coding/4 bit adder cum subtractor/4 bit adder cum subtractor.srcs/sources_1/new/add_sub.v,1738253790,verilog,,C:/Users/Atharva/Documents/RTL_coding/4 bit adder cum subtractor/4 bit adder cum subtractor.srcs/sim_1/new/tb_acs.v,,add_sub;full_adder,,,,,,,,
