$date
	Sun Mar  9 16:29:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_cpu_pipeline $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module inst $end
$var wire 1 ! CLK $end
$var wire 4 # KEY [3:0] $end
$var wire 16 $ t3 [15:0] $end
$var wire 16 % t2 [15:0] $end
$var wire 16 & t1 [15:0] $end
$var wire 16 ' t0 [15:0] $end
$var wire 1 ( rst $end
$var wire 1 ) rFlag $end
$var wire 16 * memory_data [15:0] $end
$var wire 8 + imm_id [7:0] $end
$var wire 8 , imm_ex [7:0] $end
$var wire 8 - imm [7:0] $end
$var wire 16 . im_out_id [15:0] $end
$var wire 16 / im_out [15:0] $end
$var wire 16 0 i1 [15:0] $end
$var wire 16 1 i0 [15:0] $end
$var wire 3 2 data_SEL_ex [2:0] $end
$var wire 3 3 data_SEL [2:0] $end
$var wire 16 4 const [15:0] $end
$var wire 4 5 alu_control_ex [3:0] $end
$var wire 4 6 alu_control [3:0] $end
$var wire 16 7 address [15:0] $end
$var wire 16 8 Y2_sel [15:0] $end
$var wire 16 9 Y2_ex [15:0] $end
$var wire 16 : Y2 [15:0] $end
$var wire 16 ; Y1_sel [15:0] $end
$var wire 16 < Y1_ex [15:0] $end
$var wire 16 = Y1 [15:0] $end
$var wire 16 > Y0_sel [15:0] $end
$var wire 16 ? Y0_ex [15:0] $end
$var wire 16 @ Y0 [15:0] $end
$var wire 9 A SEL [8:0] $end
$var wire 16 B PC_im [15:0] $end
$var wire 16 C PC [15:0] $end
$var wire 4 D LD_registers_wb [3:0] $end
$var wire 4 E LD_registers_ex [3:0] $end
$var wire 4 F LD_registers [3:0] $end
$var wire 1 G LD_memory_ex $end
$var wire 1 H LD_memory $end
$var wire 1 I LD_address $end
$var wire 1 J LD_PC $end
$var wire 7 K LD [6:0] $end
$var wire 16 L F [15:0] $end
$var wire 16 M BUS_wb [15:0] $end
$var wire 16 N BUS [15:0] $end
$scope module address_reg $end
$var wire 1 I LD $end
$var wire 1 ! clk $end
$var wire 1 ( rst $end
$var wire 16 O imm [15:0] $end
$var reg 16 P address [15:0] $end
$upscope $end
$scope module alu $end
$var wire 4 Q alu_control [3:0] $end
$var wire 16 R Y2 [15:0] $end
$var wire 16 S Y1 [15:0] $end
$var wire 16 T Y0 [15:0] $end
$var wire 16 U F [15:0] $end
$scope function func_result $end
$var reg 16 V Y0 [15:0] $end
$var reg 16 W Y1 [15:0] $end
$var reg 16 X Y2 [15:0] $end
$var reg 4 Y alu_control [3:0] $end
$upscope $end
$upscope $end
$scope module comp $end
$var wire 1 ) rFlag $end
$var wire 4 Z alu_control [3:0] $end
$var wire 16 [ Y1 [15:0] $end
$var wire 16 \ Y0 [15:0] $end
$scope function func_rFlag $end
$var reg 16 ] Y0 [15:0] $end
$var reg 16 ^ Y1 [15:0] $end
$var reg 4 _ alu_control [3:0] $end
$upscope $end
$upscope $end
$scope module data_selector $end
$var wire 16 ` F [15:0] $end
$var wire 16 a memory_data [15:0] $end
$var wire 8 b imm [7:0] $end
$var wire 3 c data_SEL [2:0] $end
$var wire 16 d BUS [15:0] $end
$upscope $end
$scope module decoder $end
$var wire 4 e opcode [3:0] $end
$var wire 3 f mode [2:0] $end
$var wire 16 g ld_sel [15:0] $end
$var wire 16 h im_out [15:0] $end
$var wire 3 i data_SEL [2:0] $end
$var wire 4 j alu_control [3:0] $end
$var wire 9 k SEL [8:0] $end
$var wire 7 l LD [6:0] $end
$scope function func_LD $end
$var reg 3 m dr [2:0] $end
$upscope $end
$scope function func_LDSEL $end
$var reg 16 n inst [15:0] $end
$var reg 4 o opcode [3:0] $end
$upscope $end
$scope function func_SEL $end
$var reg 3 p sra [2:0] $end
$upscope $end
$scope function func_aluSEL $end
$var reg 3 q mode [2:0] $end
$var reg 4 r opcode [3:0] $end
$upscope $end
$scope function func_dataSEL $end
$var reg 4 s opcode [3:0] $end
$upscope $end
$upscope $end
$scope module im_test $end
$var wire 1 ! clock $end
$var wire 16 t address [15:0] $end
$var reg 16 u q [15:0] $end
$upscope $end
$scope module memory_test $end
$var wire 8 v address [7:0] $end
$var wire 1 ! clock $end
$var wire 1 H wren $end
$var wire 16 w data [15:0] $end
$var reg 16 x q [15:0] $end
$var integer 32 y i [31:0] $end
$upscope $end
$scope module pipeline_BUS $end
$var wire 1 ! clk $end
$var wire 16 z in [15:0] $end
$var wire 1 ( rst $end
$var parameter 32 { DATA_W $end
$var reg 16 | q [15:0] $end
$upscope $end
$scope module pipeline_LD_memory $end
$var wire 1 ! clk $end
$var wire 1 H in $end
$var wire 1 ( rst $end
$var parameter 32 } DATA_W $end
$var reg 1 G q $end
$upscope $end
$scope module pipeline_LD_reg_WB $end
$var wire 1 ! clk $end
$var wire 1 ( rst $end
$var wire 4 ~ in [3:0] $end
$var parameter 32 !" DATA_W $end
$var reg 4 "" q [3:0] $end
$upscope $end
$scope module pipeline_LD_registers $end
$var wire 1 ! clk $end
$var wire 4 #" in [3:0] $end
$var wire 1 ( rst $end
$var parameter 32 $" DATA_W $end
$var reg 4 %" q [3:0] $end
$upscope $end
$scope module pipeline_Y0 $end
$var wire 1 ! clk $end
$var wire 1 ( rst $end
$var wire 16 &" in [15:0] $end
$var parameter 32 '" DATA_W $end
$var reg 16 (" q [15:0] $end
$upscope $end
$scope module pipeline_Y1 $end
$var wire 1 ! clk $end
$var wire 1 ( rst $end
$var wire 16 )" in [15:0] $end
$var parameter 32 *" DATA_W $end
$var reg 16 +" q [15:0] $end
$upscope $end
$scope module pipeline_Y2 $end
$var wire 1 ! clk $end
$var wire 1 ( rst $end
$var wire 16 ," in [15:0] $end
$var parameter 32 -" DATA_W $end
$var reg 16 ." q [15:0] $end
$upscope $end
$scope module pipeline_alu_control $end
$var wire 1 ! clk $end
$var wire 4 /" in [3:0] $end
$var wire 1 ( rst $end
$var parameter 32 0" DATA_W $end
$var reg 4 1" q [3:0] $end
$upscope $end
$scope module pipeline_data_SEL $end
$var wire 1 ! clk $end
$var wire 3 2" in [2:0] $end
$var wire 1 ( rst $end
$var parameter 32 3" DATA_W $end
$var reg 3 4" q [2:0] $end
$upscope $end
$scope module pipeline_im $end
$var wire 1 ! clk $end
$var wire 16 5" in [15:0] $end
$var wire 1 6" rst $end
$var parameter 32 7" DATA_W $end
$var reg 16 8" q [15:0] $end
$upscope $end
$scope module pipeline_imm $end
$var wire 1 ! clk $end
$var wire 8 9" in [7:0] $end
$var wire 1 :" rst $end
$var parameter 32 ;" DATA_W $end
$var reg 8 <" q [7:0] $end
$upscope $end
$scope module pipeline_imm_ex $end
$var wire 1 ! clk $end
$var wire 8 =" in [7:0] $end
$var wire 1 ( rst $end
$var parameter 32 >" DATA_W $end
$var reg 8 ?" q [7:0] $end
$upscope $end
$scope module programcounter $end
$var wire 1 J LD $end
$var wire 1 ! clk $end
$var wire 1 ) rFlag $end
$var wire 1 ( rst $end
$var wire 16 @" Y2 [15:0] $end
$var reg 16 A" PC [15:0] $end
$upscope $end
$scope module registers $end
$var wire 16 B" BUS [15:0] $end
$var wire 4 C" LD [3:0] $end
$var wire 1 ! clk $end
$var wire 1 ( rst $end
$var wire 16 D" t3 [15:0] $end
$var wire 16 E" t2 [15:0] $end
$var wire 16 F" t1 [15:0] $end
$var wire 16 G" t0 [15:0] $end
$var wire 16 H" i1 [15:0] $end
$var wire 16 I" i0 [15:0] $end
$var wire 16 J" const [15:0] $end
$scope module regconst $end
$var wire 16 K" BUS [15:0] $end
$var wire 1 L" LD $end
$var wire 1 ! clk $end
$var wire 1 ( rst $end
$var reg 16 M" q [15:0] $end
$upscope $end
$scope module regi0 $end
$var wire 16 N" BUS [15:0] $end
$var wire 1 O" LD $end
$var wire 1 ! clk $end
$var wire 1 ( rst $end
$var reg 16 P" q [15:0] $end
$upscope $end
$scope module regi1 $end
$var wire 16 Q" BUS [15:0] $end
$var wire 1 R" LD $end
$var wire 1 ! clk $end
$var wire 1 ( rst $end
$var reg 16 S" q [15:0] $end
$upscope $end
$scope module regt0 $end
$var wire 16 T" BUS [15:0] $end
$var wire 1 U" LD $end
$var wire 1 ! clk $end
$var wire 1 ( rst $end
$var reg 16 V" q [15:0] $end
$upscope $end
$scope module regt1 $end
$var wire 16 W" BUS [15:0] $end
$var wire 1 X" LD $end
$var wire 1 ! clk $end
$var wire 1 ( rst $end
$var reg 16 Y" q [15:0] $end
$upscope $end
$scope module regt2 $end
$var wire 16 Z" BUS [15:0] $end
$var wire 1 [" LD $end
$var wire 1 ! clk $end
$var wire 1 ( rst $end
$var reg 16 \" q [15:0] $end
$upscope $end
$scope module regt3 $end
$var wire 16 ]" BUS [15:0] $end
$var wire 1 ^" LD $end
$var wire 1 ! clk $end
$var wire 1 ( rst $end
$var reg 16 _" q [15:0] $end
$upscope $end
$upscope $end
$scope module sel $end
$var wire 16 `" BUS [15:0] $end
$var wire 16 a" BUS_past [15:0] $end
$var wire 4 b" LD_reg [3:0] $end
$var wire 4 c" LD_reg_past [3:0] $end
$var wire 6 d" SEL [5:0] $end
$var wire 16 e" Y1_sel [15:0] $end
$var wire 16 f" Y1_ex [15:0] $end
$var wire 16 g" Y0_sel [15:0] $end
$var wire 16 h" Y0_ex [15:0] $end
$scope function func_Y $end
$var reg 16 i" BUS [15:0] $end
$var reg 16 j" BUS_past [15:0] $end
$var reg 4 k" LD [3:0] $end
$var reg 4 l" LD_past [3:0] $end
$var reg 3 m" SEL [2:0] $end
$var reg 16 n" Y [15:0] $end
$upscope $end
$upscope $end
$scope module sel_jmp $end
$var wire 16 o" BUS [15:0] $end
$var wire 16 p" BUS_past [15:0] $end
$var wire 4 q" LD_reg [3:0] $end
$var wire 4 r" LD_reg_past [3:0] $end
$var wire 3 s" SEL [2:0] $end
$var wire 16 t" Y2_sel [15:0] $end
$var wire 16 u" Y2 [15:0] $end
$scope function func_Y $end
$var reg 16 v" BUS [15:0] $end
$var reg 16 w" BUS_past [15:0] $end
$var reg 4 x" LD [3:0] $end
$var reg 4 y" LD_past [3:0] $end
$var reg 3 z" SEL [2:0] $end
$var reg 16 {" Y [15:0] $end
$upscope $end
$upscope $end
$scope module selecter_pc $end
$var wire 16 |" PC [15:0] $end
$var wire 16 }" Y2 [15:0] $end
$var wire 1 ) rFlag $end
$var wire 16 ~" PC_im [15:0] $end
$upscope $end
$scope module selectors $end
$var wire 9 !# SEL [8:0] $end
$var wire 16 "# const [15:0] $end
$var wire 16 ## i0 [15:0] $end
$var wire 16 $# i1 [15:0] $end
$var wire 16 %# t0 [15:0] $end
$var wire 16 &# t1 [15:0] $end
$var wire 16 '# t2 [15:0] $end
$var wire 16 (# t3 [15:0] $end
$var wire 16 )# Y2 [15:0] $end
$var wire 16 *# Y1 [15:0] $end
$var wire 16 +# Y0 [15:0] $end
$scope module selector1 $end
$var wire 3 ,# SEL [2:0] $end
$var wire 16 -# const [15:0] $end
$var wire 16 .# i0 [15:0] $end
$var wire 16 /# i1 [15:0] $end
$var wire 16 0# t0 [15:0] $end
$var wire 16 1# t1 [15:0] $end
$var wire 16 2# t2 [15:0] $end
$var wire 16 3# t3 [15:0] $end
$var wire 16 4# Y [15:0] $end
$upscope $end
$scope module selector2 $end
$var wire 3 5# SEL [2:0] $end
$var wire 16 6# const [15:0] $end
$var wire 16 7# i0 [15:0] $end
$var wire 16 8# i1 [15:0] $end
$var wire 16 9# t0 [15:0] $end
$var wire 16 :# t1 [15:0] $end
$var wire 16 ;# t2 [15:0] $end
$var wire 16 <# t3 [15:0] $end
$var wire 16 =# Y [15:0] $end
$upscope $end
$scope module selector3 $end
$var wire 3 ># SEL [2:0] $end
$var wire 16 ?# const [15:0] $end
$var wire 16 @# i0 [15:0] $end
$var wire 16 A# i1 [15:0] $end
$var wire 16 B# t0 [15:0] $end
$var wire 16 C# t1 [15:0] $end
$var wire 16 D# t2 [15:0] $end
$var wire 16 E# t3 [15:0] $end
$var wire 16 F# Y [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 >"
b1000 ;"
b10000 7"
b11 3"
b100 0"
b10000 -"
b10000 *"
b10000 '"
b100 $"
b100 !"
b1 }
b10000 {
$end
#0
$dumpvars
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
b0 >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
b0 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
b0 ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
b0 !#
bx ~"
bx }"
bx |"
bx {"
b0 z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
b0 s"
bx r"
bx q"
bx p"
bx o"
bx n"
b0 m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
b0 d"
bx c"
bx b"
bx a"
bx `"
bx _"
x^"
bx ]"
bx \"
x["
bx Z"
bx Y"
xX"
bx W"
bx V"
xU"
bx T"
bx S"
1R"
b1100100 Q"
bx P"
1O"
b1010 N"
bx M"
1L"
b0 K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx ="
bx <"
1:"
bx 9"
bx 8"
16"
bx 5"
bx 4"
b0 2"
bx 1"
b1100 /"
bx ."
bx ,"
bx +"
bx )"
bx ("
bx &"
bx %"
b0 #"
bx ""
bx ~
bx |
bx z
b100000000 y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
b0 l
b0 k
b1100 j
b0 i
bx h
b0 g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
b1100 _
bx ^
bx ]
bx \
bx [
b1100 Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
b0 K
0J
0I
0H
xG
b0 F
bx E
bx D
bx C
bx B
b0 A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
b1100 6
bx 5
bx 4
b0 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
0)
1(
bx '
bx &
bx %
bx $
b0 #
0"
0!
$end
#1
b110 m"
b0 i"
b0 v"
b110 z"
b110 ,#
b110 5#
b110 >#
b110 s"
b110110 d"
b0 ^
b0 ]
b0 N
b0 O
b0 d
b0 z
b0 `"
b0 o"
b110110110 A
b110110110 k
b110110110 !#
b0 s
b0 q
b0 r
b0 >
b0 \
b0 w
b0 &"
b0 g"
b0 ;
b0 [
b0 )"
b0 e"
b0 n"
b0 8
b0 ,"
b0 @"
b0 t"
b0 }"
b0 {"
b0 B
b0 t
b0 ~"
b110110110 g
b0 o
b0 n
b0 f
b0 e
b0 @
b0 h"
b0 +#
b0 4#
b0 =
b0 f"
b0 *#
b0 =#
b0 :
b0 u"
b0 )#
b0 F#
b0 v
b0 L
b0 U
b0 `
b0 X
b0 W
b0 V
b0 Y
0U"
0X"
0["
0^"
b0 j"
b0 l"
b0 k"
b0 w"
b0 y"
b0 x"
b0 C
b0 A"
b0 |"
b0 .
b0 h
b0 8"
b0 +
b0 <"
b0 ="
b0 '
b0 G"
b0 V"
b0 %#
b0 0#
b0 9#
b0 B#
b0 &
b0 F"
b0 Y"
b0 &#
b0 1#
b0 :#
b0 C#
b0 %
b0 E"
b0 \"
b0 '#
b0 2#
b0 ;#
b0 D#
b0 $
b0 D"
b0 _"
b0 (#
b0 3#
b0 <#
b0 E#
b0 1
b0 I"
b0 P"
b0 ##
b0 .#
b0 7#
b0 @#
b0 0
b0 H"
b0 S"
b0 $#
b0 /#
b0 8#
b0 A#
b0 4
b0 J"
b0 M"
b0 "#
b0 -#
b0 6#
b0 ?#
b0 7
b0 P
0G
b0 E
b0 ~
b0 %"
b0 b"
b0 q"
b0 2
b0 c
b0 4"
b0 5
b0 Q
b0 1"
b0 ?
b0 T
b0 ("
b0 <
b0 S
b0 +"
b0 9
b0 R
b0 ."
b0 ,
b0 b
b0 ?"
b0xxxxxxxx *
b0xxxxxxxx a
b0xxxxxxxx x
b0 D
b0 ""
b0 C"
b0 c"
b0 r"
b0 M
b0 |
b0 B"
b0 T"
b0 W"
b0 Z"
b0 ]"
b0 a"
b0 p"
1!
#2
0:"
06"
0(
0!
b1 #
1"
#3
b0 m"
b0 z"
b0 ,#
b0 5#
b0 >#
b0 s"
b0 d"
b0 A
b0 k
b0 !#
bx s
bx q
bx r
b1100 Y
b0 g
bx o
bx n
bx f
bx e
b100 -
b100 9"
b1 B
b1 t
b1 ~"
b0 *
b0 a
b0 x
b1100 5
b1100 Q
b1100 1"
b1100100 0
b1100100 H"
b1100100 S"
b1100100 $#
b1100100 /#
b1100100 8#
b1100100 A#
b1010 1
b1010 I"
b1010 P"
b1010 ##
b1010 .#
b1010 7#
b1010 @#
bx +
bx <"
bx ="
bx .
bx h
bx 8"
b100101000001000 /
b100101000001000 u
b100101000001000 5"
b1 C
b1 A"
b1 |"
1!
#4
0!
#5
b110 m"
b110 z"
b1 F
b1 #"
b110 ,#
b110 5#
b110 >#
b110 s"
b110110 d"
b10 _
b1000 K
b1000 l
b110110110 A
b110110110 k
b110110110 !#
b10 3
b10 i
b10 2"
b100 s
b10 6
b10 Z
b10 j
b10 /"
b0 q
b100 r
b10 B
b10 t
b10 ~"
b1 -
b1 9"
b1000110110110 g
b101 m
b100 o
b100101000001000 n
b0 f
b100 e
b10 C
b10 A"
b10 |"
b100011000000010 /
b100011000000010 u
b100011000000010 5"
b100101000001000 .
b100101000001000 h
b100101000001000 8"
b100 +
b100 <"
b100 ="
bx ,
bx b
bx ?"
1!
#6
0!
#7
b100 F
b100 #"
b100 i"
b100 v"
b100000 K
b100000 l
b10 q
b10 Y
b100 N
b100 O
b100 d
b100 z
b100 `"
b100 o"
b1 k"
b1 x"
b100000110110110 g
b11 m
b100011000000010 n
b10 f
b100 -
b100 9"
b11 B
b11 t
b11 ~"
b100 ,
b100 b
b100 ?"
b10 5
b10 Q
b10 1"
b10 2
b10 c
b10 4"
b1 E
b1 ~
b1 %"
b1 b"
b1 q"
b1 +
b1 <"
b1 ="
b100011000000010 .
b100011000000010 h
b100011000000010 8"
b100100000001000 /
b100100000001000 u
b100100000001000 5"
b11 C
b11 A"
b11 |"
1!
#8
0!
#9
b10 F
b10 #"
b10000 K
b10000 l
b0 q
b1 i"
b1 v"
b100 B
b100 t
b100 ~"
b0 -
b0 9"
b10000110110110 g
b100 m
b100100000001000 n
b0 f
b1 N
b1 O
b1 d
b1 z
b1 `"
b1 o"
1^"
b100 j"
b1 l"
b100 k"
b100 w"
b1 y"
b100 x"
b100 C
b100 A"
b100 |"
b100010000000000 /
b100010000000000 u
b100010000000000 5"
b100100000001000 .
b100100000001000 h
b100100000001000 8"
b100 +
b100 <"
b100 ="
b100 E
b100 ~
b100 %"
b100 b"
b100 q"
b1 ,
b1 b
b1 ?"
b1 D
b1 ""
b1 C"
b1 c"
b1 r"
b100 M
b100 |
b100 B"
b100 T"
b100 W"
b100 Z"
b100 ]"
b100 a"
b100 p"
1!
#10
0!
#11
b1000 F
b1000 #"
b100 i"
b100 v"
b1000000 K
b1000000 l
1X"
0^"
b100 N
b100 O
b100 d
b100 z
b100 `"
b100 o"
b1 j"
b100 l"
b10 k"
b1 w"
b100 y"
b10 x"
b1000000110110110 g
b10 m
b100010000000000 n
b1101000 -
b1101000 9"
b101 B
b101 t
b101 ~"
b1 M
b1 |
b1 B"
b1 T"
b1 W"
b1 Z"
b1 ]"
b1 a"
b1 p"
b100 D
b100 ""
b100 C"
b100 c"
b100 r"
b100 ,
b100 b
b100 ?"
b10 E
b10 ~
b10 %"
b10 b"
b10 q"
b100 $
b100 D"
b100 _"
b100 (#
b100 3#
b100 <#
b100 E#
b0 +
b0 <"
b0 ="
b100010000000000 .
b100010000000000 h
b100010000000000 8"
b1010011010000 /
b1010011010000 u
b1010011010000 5"
b101 C
b101 A"
b101 |"
1!
#12
0!
#13
b1 ^
b1 ;
b1 [
b1 )"
b1 e"
b1 n"
b1 =
b1 f"
b1 *#
b1 =#
b1 m"
b0 ,#
b1 5#
b1 d"
b0 _
b1110 A
b1110 k
b1110 !#
b0 3
b0 i
b0 2"
b1 s
b0 6
b0 Z
b0 j
b0 /"
b1 r
b0 i"
b0 v"
b110 B
b110 t
b110 ~"
b1010000 -
b1010000 9"
b1000000000001110 g
b11 p
b1 o
b1010011010000 n
b1 e
b0 N
b0 O
b0 d
b0 z
b0 `"
b0 o"
0X"
1["
b100 j"
b10 l"
b1000 k"
b100 w"
b10 y"
b1000 x"
b110 C
b110 A"
b110 |"
b110101010100001 /
b110101010100001 u
b110101010100001 5"
b1010011010000 .
b1010011010000 h
b1010011010000 8"
b1101000 +
b1101000 <"
b1101000 ="
b1 &
b1 F"
b1 Y"
b1 &#
b1 1#
b1 :#
b1 C#
b1000 E
b1000 ~
b1000 %"
b1000 b"
b1000 q"
b0 ,
b0 b
b0 ?"
b10 D
b10 ""
b10 C"
b10 c"
b10 r"
b100 M
b100 |
b100 B"
b100 T"
b100 W"
b100 Z"
b100 ]"
b100 a"
b100 p"
1!
#14
0!
#15
1:"
16"
1)
b100 ]
b100 >
b100 \
b100 w
b100 &"
b100 g"
b100 @
b100 h"
b100 +#
b100 4#
b100 8
b100 ,"
b100 @"
b100 t"
b100 }"
b100 {"
b100 :
b100 u"
b100 )#
b100 F#
b1 i"
b0 =
b0 f"
b0 *#
b0 =#
b1 v"
b10 z"
b1 N
b1 O
b1 d
b1 z
b1 `"
b1 o"
b0 F
b0 #"
1J
b11 ,#
b0 5#
b10 >#
b10 s"
b11000 d"
b111 _
b1 K
b1 l
b11000010 A
b11000010 k
b11000010 !#
b110 s
b111 6
b111 Z
b111 j
b111 /"
b1 q
b110 r
1U"
0["
b100 n"
b11 m"
b0 j"
b1000 l"
b0 w"
b1000 y"
b1 L
b1 U
b1 `
b1 W
b0 Y
b1011000010 g
b100 p
b110 o
b110101010100001 n
b1 f
b110 e
bx -
bx 9"
b100 B
b100 t
b100 ~"
b0 M
b0 |
b0 B"
b0 T"
b0 W"
b0 Z"
b0 ]"
b0 a"
b0 p"
b1000 D
b1000 ""
b1000 C"
b1000 c"
b1000 r"
b1101000 ,
b1101000 b
b1101000 ?"
b1 <
b1 S
b1 +"
b0 5
b0 Q
b0 1"
b0 2
b0 c
b0 4"
b100 %
b100 E"
b100 \"
b100 '#
b100 2#
b100 ;#
b100 D#
b1010000 +
b1010000 <"
b1010000 ="
b110101010100001 .
b110101010100001 h
b110101010100001 8"
bx /
bx u
bx 5"
b111 C
b111 A"
b111 |"
1!
#16
0!
#17
b0 ]
b0 >
b0 \
b0 w
b0 &"
b0 g"
b0 @
b0 h"
b0 +#
b0 4#
b0 8
b0 ,"
b0 @"
b0 t"
b0 }"
b0 {"
b0 :
b0 u"
b0 )#
b0 F#
b0 ^
b0 ;
b0 [
b0 )"
b0 e"
b101 B
b101 t
b101 ~"
0:"
06"
b100 i"
b100 v"
b110 z"
0J
b110 ,#
b110 5#
b110 >#
b110 s"
b110110 d"
0)
b1100 _
b100 N
b100 O
b100 d
b100 z
b100 `"
b100 o"
b0 K
b0 l
b110110110 A
b110110110 k
b110110110 !#
b0 s
b1100 6
b1100 Z
b1100 j
b1100 /"
b0 q
b0 r
b1101000 -
b1101000 9"
b110110110 g
b0 o
b0 n
b0 f
b0 e
b100 L
b100 U
b100 `
b100 X
b100 V
b111 Y
b1 j"
b0 n"
b110 m"
b0 k"
b1 w"
b0 x"
b101 C
b101 A"
b101 |"
b1010011010000 /
b1010011010000 u
b1010011010000 5"
b0 .
b0 h
b0 8"
b0 +
b0 <"
b0 ="
b0 E
b0 ~
b0 %"
b0 b"
b0 q"
b111 5
b111 Q
b111 1"
b100 ?
b100 T
b100 ("
b100 9
b100 R
b100 ."
b1010000 ,
b1010000 b
b1010000 ?"
b1 M
b1 |
b1 B"
b1 T"
b1 W"
b1 Z"
b1 ]"
b1 a"
b1 p"
1!
#18
0!
#19
b1 ^
b1 ;
b1 [
b1 )"
b1 e"
b1 ]
b1 =
b1 f"
b1 *#
b1 =#
b1 >
b1 \
b1 w
b1 &"
b1 g"
b1 n"
b0 i"
b1 m"
b0 v"
b1 @
b1 h"
b1 +#
b1 4#
b0 N
b0 O
b0 d
b0 z
b0 `"
b0 o"
b1000 F
b1000 #"
b0 ,#
b1 5#
b1 d"
b0 _
b1000000 K
b1000000 l
b1110 A
b1110 k
b1110 !#
b1 s
b0 6
b0 Z
b0 j
b0 /"
b1 r
0U"
b100 j"
b0 l"
b100 w"
b0 y"
b0 L
b0 U
b0 `
b0 X
b0 W
b0 V
b1100 Y
b1000000000001110 g
b11 p
b1 o
b1010011010000 n
b1 e
b1010000 -
b1010000 9"
b110 B
b110 t
b110 ~"
b100 M
b100 |
b100 B"
b100 T"
b100 W"
b100 Z"
b100 ]"
b100 a"
b100 p"
b0 D
b0 ""
b0 C"
b0 c"
b0 r"
b0 ,
b0 b
b0 ?"
b0 9
b0 R
b0 ."
b0 <
b0 S
b0 +"
b0 ?
b0 T
b0 ("
b1100 5
b1100 Q
b1100 1"
b1 '
b1 G"
b1 V"
b1 %#
b1 0#
b1 9#
b1 B#
b1101000 +
b1101000 <"
b1101000 ="
b1010011010000 .
b1010011010000 h
b1010011010000 8"
b110101010100001 /
b110101010100001 u
b110101010100001 5"
b110 C
b110 A"
b110 |"
1!
#20
0!
#21
b100 8
b100 ,"
b100 @"
b100 t"
b100 }"
b100 {"
b100 :
b100 u"
b100 )#
b100 F#
b10 ^
1:"
16"
b100 n"
b10 ;
b10 [
b10 )"
b10 e"
1)
b100 @
b100 h"
b100 +#
b100 4#
b10 i"
b10 v"
b10 z"
b0 F
b0 #"
1J
b11 ,#
b0 5#
b10 >#
b10 s"
b11000 d"
b111 _
b10 N
b10 O
b10 d
b10 z
b10 `"
b10 o"
b1 K
b1 l
b11000010 A
b11000010 k
b11000010 !#
b110 s
b111 6
b111 Z
b111 j
b111 /"
b1 q
b110 r
b100 ]
b100 B
b100 t
b100 ~"
bx -
bx 9"
b1011000010 g
b100 p
b110 o
b110101010100001 n
b1 f
b110 e
b10 L
b10 U
b10 `
b1 W
b1 V
b0 Y
b100 >
b100 \
b100 w
b100 &"
b100 g"
b11 m"
b0 j"
b1000 k"
b0 w"
b1000 x"
b111 C
b111 A"
b111 |"
bx /
bx u
bx 5"
b110101010100001 .
b110101010100001 h
b110101010100001 8"
b1010000 +
b1010000 <"
b1010000 ="
b1000 E
b1000 ~
b1000 %"
b1000 b"
b1000 q"
b0 5
b0 Q
b0 1"
b1 ?
b1 T
b1 ("
b1 <
b1 S
b1 +"
b1101000 ,
b1101000 b
b1101000 ?"
b0 M
b0 |
b0 B"
b0 T"
b0 W"
b0 Z"
b0 ]"
b0 a"
b0 p"
1!
#22
0!
#23
b0 ]
b0 >
b0 \
b0 w
b0 &"
b0 g"
b0 @
b0 h"
b0 +#
b0 4#
b0 8
b0 ,"
b0 @"
b0 t"
b0 }"
b0 {"
b0 :
b0 u"
b0 )#
b0 F#
b0 ^
b0 ;
b0 [
b0 )"
b0 e"
b100 i"
b0 =
b0 f"
b0 *#
b0 =#
b100 v"
b110 z"
b101 B
b101 t
b101 ~"
0:"
06"
b100 N
b100 O
b100 d
b100 z
b100 `"
b100 o"
0J
b110 ,#
b110 5#
b110 >#
b110 s"
b110110 d"
0)
b1100 _
b0 K
b0 l
b110110110 A
b110110110 k
b110110110 !#
b0 s
b1100 6
b1100 Z
b1100 j
b1100 /"
b0 q
b0 r
1U"
b100 L
b100 U
b100 `
b100 X
b10 W
b100 V
b111 Y
b10 j"
b0 n"
b110 m"
b1000 l"
b0 k"
b10 w"
b1000 y"
b0 x"
b110110110 g
b0 o
b0 n
b0 f
b0 e
b1101000 -
b1101000 9"
b10 M
b10 |
b10 B"
b10 T"
b10 W"
b10 Z"
b10 ]"
b10 a"
b10 p"
b1000 D
b1000 ""
b1000 C"
b1000 c"
b1000 r"
b1010000 ,
b1010000 b
b1010000 ?"
b100 9
b100 R
b100 ."
b10 <
b10 S
b10 +"
b100 ?
b100 T
b100 ("
b111 5
b111 Q
b111 1"
b0 E
b0 ~
b0 %"
b0 b"
b0 q"
b0 +
b0 <"
b0 ="
b0 .
b0 h
b0 8"
b1010011010000 /
b1010011010000 u
b1010011010000 5"
b101 C
b101 A"
b101 |"
1!
#24
0!
#25
b1 ^
b1 ;
b1 [
b1 )"
b1 e"
b10 ]
b1 =
b1 f"
b1 *#
b1 =#
b10 >
b10 \
b10 w
b10 &"
b10 g"
b1 n"
b1 m"
b10 @
b10 h"
b10 +#
b10 4#
b0 i"
b0 v"
b1000 F
b1000 #"
b0 ,#
b1 5#
b1 d"
b0 _
b0 N
b0 O
b0 d
b0 z
b0 `"
b0 o"
b1000000 K
b1000000 l
b1110 A
b1110 k
b1110 !#
b1 s
b0 6
b0 Z
b0 j
b0 /"
b1 r
b110 B
b110 t
b110 ~"
b1010000 -
b1010000 9"
b1000000000001110 g
b11 p
b1 o
b1010011010000 n
b1 e
b0 L
b0 U
b0 `
b0 X
b0 W
b0 V
b1100 Y
0U"
b100 j"
b0 l"
b100 w"
b0 y"
b110 C
b110 A"
b110 |"
b110101010100001 /
b110101010100001 u
b110101010100001 5"
b1010011010000 .
b1010011010000 h
b1010011010000 8"
b1101000 +
b1101000 <"
b1101000 ="
b10 '
b10 G"
b10 V"
b10 %#
b10 0#
b10 9#
b10 B#
b1100 5
b1100 Q
b1100 1"
b0 ?
b0 T
b0 ("
b0 <
b0 S
b0 +"
b0 9
b0 R
b0 ."
b0 ,
b0 b
b0 ?"
b0 D
b0 ""
b0 C"
b0 c"
b0 r"
b100 M
b100 |
b100 B"
b100 T"
b100 W"
b100 Z"
b100 ]"
b100 a"
b100 p"
1!
#26
0!
#27
1:"
16"
1)
b100 8
b100 ,"
b100 @"
b100 t"
b100 }"
b100 {"
b100 :
b100 u"
b100 )#
b100 F#
b11 ^
b11 ;
b11 [
b11 )"
b11 e"
b11 i"
b100 @
b100 h"
b100 +#
b100 4#
b10 =
b10 f"
b10 *#
b10 =#
b11 v"
b10 z"
b11 N
b11 O
b11 d
b11 z
b11 `"
b11 o"
b0 F
b0 #"
1J
b11 ,#
b0 5#
b10 >#
b10 s"
b11000 d"
b100 ]
b111 _
b1 K
b1 l
b11000010 A
b11000010 k
b11000010 !#
b110 s
b111 6
b111 Z
b111 j
b111 /"
b1 q
b110 r
b11 L
b11 U
b11 `
b1 W
b10 V
b0 Y
b100 >
b100 \
b100 w
b100 &"
b100 g"
b100 n"
b11 m"
b0 j"
b1000 k"
b0 w"
b1000 x"
b1011000010 g
b100 p
b110 o
b110101010100001 n
b1 f
b110 e
bx -
bx 9"
b100 B
b100 t
b100 ~"
b0 M
b0 |
b0 B"
b0 T"
b0 W"
b0 Z"
b0 ]"
b0 a"
b0 p"
b1101000 ,
b1101000 b
b1101000 ?"
b1 <
b1 S
b1 +"
b10 ?
b10 T
b10 ("
b0 5
b0 Q
b0 1"
b1000 E
b1000 ~
b1000 %"
b1000 b"
b1000 q"
b1010000 +
b1010000 <"
b1010000 ="
b110101010100001 .
b110101010100001 h
b110101010100001 8"
bx /
bx u
bx 5"
b111 C
b111 A"
b111 |"
1!
#28
0!
#29
b0 ]
b0 >
b0 \
b0 w
b0 &"
b0 g"
b0 @
b0 h"
b0 +#
b0 4#
b0 8
b0 ,"
b0 @"
b0 t"
b0 }"
b0 {"
b0 :
b0 u"
b0 )#
b0 F#
b0 ^
b0 ;
b0 [
b0 )"
b0 e"
b0 =
b0 f"
b0 *#
b0 =#
b101 B
b101 t
b101 ~"
0:"
06"
b100 i"
b100 v"
b110 z"
0J
b110 ,#
b110 5#
b110 >#
b110 s"
b110110 d"
0)
b1100 _
b100 N
b100 O
b100 d
b100 z
b100 `"
b100 o"
b0 K
b0 l
b110110110 A
b110110110 k
b110110110 !#
b0 s
b1100 6
b1100 Z
b1100 j
b1100 /"
b0 q
b0 r
b1101000 -
b1101000 9"
b110110110 g
b0 o
b0 n
b0 f
b0 e
b100 L
b100 U
b100 `
b100 X
b11 W
b100 V
b111 Y
1U"
b11 j"
b0 n"
b110 m"
b1000 l"
b0 k"
b11 w"
b1000 y"
b0 x"
b101 C
b101 A"
b101 |"
b1010011010000 /
b1010011010000 u
b1010011010000 5"
b0 .
b0 h
b0 8"
b0 +
b0 <"
b0 ="
b0 E
b0 ~
b0 %"
b0 b"
b0 q"
b111 5
b111 Q
b111 1"
b100 ?
b100 T
b100 ("
b11 <
b11 S
b11 +"
b100 9
b100 R
b100 ."
b1010000 ,
b1010000 b
b1010000 ?"
b1000 D
b1000 ""
b1000 C"
b1000 c"
b1000 r"
b11 M
b11 |
b11 B"
b11 T"
b11 W"
b11 Z"
b11 ]"
b11 a"
b11 p"
1!
#30
0!
#31
b1 ^
b1 ;
b1 [
b1 )"
b1 e"
b11 ]
b1 =
b1 f"
b1 *#
b1 =#
b11 >
b11 \
b11 w
b11 &"
b11 g"
b1 n"
b0 i"
b1 m"
b0 v"
b11 @
b11 h"
b11 +#
b11 4#
b0 N
b0 O
b0 d
b0 z
b0 `"
b0 o"
b1000 F
b1000 #"
b0 ,#
b1 5#
b1 d"
b0 _
b1000000 K
b1000000 l
b1110 A
b1110 k
b1110 !#
b1 s
b0 6
b0 Z
b0 j
b0 /"
b1 r
0U"
b100 j"
b0 l"
b100 w"
b0 y"
b0 L
b0 U
b0 `
b0 X
b0 W
b0 V
b1100 Y
b1000000000001110 g
b11 p
b1 o
b1010011010000 n
b1 e
b1010000 -
b1010000 9"
b110 B
b110 t
b110 ~"
b100 M
b100 |
b100 B"
b100 T"
b100 W"
b100 Z"
b100 ]"
b100 a"
b100 p"
b0 D
b0 ""
b0 C"
b0 c"
b0 r"
b0 ,
b0 b
b0 ?"
b0 9
b0 R
b0 ."
b0 <
b0 S
b0 +"
b0 ?
b0 T
b0 ("
b1100 5
b1100 Q
b1100 1"
b11 '
b11 G"
b11 V"
b11 %#
b11 0#
b11 9#
b11 B#
b1101000 +
b1101000 <"
b1101000 ="
b1010011010000 .
b1010011010000 h
b1010011010000 8"
b110101010100001 /
b110101010100001 u
b110101010100001 5"
b110 C
b110 A"
b110 |"
1!
#32
0!
#33
b100 8
b100 ,"
b100 @"
b100 t"
b100 }"
b100 {"
b100 :
b100 u"
b100 )#
b100 F#
b100 ^
0:"
06"
b100 ;
b100 [
b100 )"
b100 e"
0)
b100 @
b100 h"
b100 +#
b100 4#
b11 =
b11 f"
b11 *#
b11 =#
b100 i"
b100 v"
b10 z"
b0 F
b0 #"
1J
b11 ,#
b0 5#
b10 >#
b10 s"
b11000 d"
b111 _
b100 N
b100 O
b100 d
b100 z
b100 `"
b100 o"
b1 K
b1 l
b11000010 A
b11000010 k
b11000010 !#
b110 s
b111 6
b111 Z
b111 j
b111 /"
b1 q
b110 r
b100 ]
b111 B
b111 t
b111 ~"
bx -
bx 9"
b1011000010 g
b100 p
b110 o
b110101010100001 n
b1 f
b110 e
b100 L
b100 U
b100 `
b1 W
b11 V
b0 Y
b100 >
b100 \
b100 w
b100 &"
b100 g"
b100 n"
b11 m"
b0 j"
b1000 k"
b0 w"
b1000 x"
b111 C
b111 A"
b111 |"
bx /
bx u
bx 5"
b110101010100001 .
b110101010100001 h
b110101010100001 8"
b1010000 +
b1010000 <"
b1010000 ="
b1000 E
b1000 ~
b1000 %"
b1000 b"
b1000 q"
b0 5
b0 Q
b0 1"
b11 ?
b11 T
b11 ("
b1 <
b1 S
b1 +"
b1101000 ,
b1101000 b
b1101000 ?"
b0 M
b0 |
b0 B"
b0 T"
b0 W"
b0 Z"
b0 ]"
b0 a"
b0 p"
1!
#34
0!
#35
b11 {"
b11 @
b11 h"
b11 +#
b11 4#
b11 :
b11 u"
b11 )#
b11 F#
b0 z"
0J
b0 ,#
b0 >#
b0 s"
b0 d"
b1100 _
b0 K
b0 l
b0 A
b0 k
b0 !#
bx s
b1100 6
b1100 Z
b1100 j
b1100 /"
bx q
bx r
1U"
b100 X
b100 W
b100 V
b111 Y
b100 j"
b11 n"
b0 m"
b1000 l"
b0 k"
b100 w"
b1000 y"
b0 x"
b0 g
bx o
bx n
bx f
bx e
b1000 B
b1000 t
b1000 ~"
b100 M
b100 |
b100 B"
b100 T"
b100 W"
b100 Z"
b100 ]"
b100 a"
b100 p"
b1000 D
b1000 ""
b1000 C"
b1000 c"
b1000 r"
b1010000 ,
b1010000 b
b1010000 ?"
b100 9
b100 R
b100 ."
b100 <
b100 S
b100 +"
b100 ?
b100 T
b100 ("
b111 5
b111 Q
b111 1"
b0 E
b0 ~
b0 %"
b0 b"
b0 q"
bx +
bx <"
bx ="
bx .
bx h
bx 8"
b1000 C
b1000 A"
b1000 |"
1!
#36
0!
#37
b100 n"
b100 {"
b100 ^
b100 ]
b1001 B
b1001 t
b1001 ~"
b100 @
b100 h"
b100 +#
b100 4#
b100 =
b100 f"
b100 *#
b100 =#
b100 :
b100 u"
b100 )#
b100 F#
b1100 Y
0U"
b100 >
b100 \
b100 w
b100 &"
b100 g"
b100 ;
b100 [
b100 )"
b100 e"
b0 l"
b100 8
b100 ,"
b100 @"
b100 t"
b100 }"
b0 y"
b1001 C
b1001 A"
b1001 |"
b100 '
b100 G"
b100 V"
b100 %#
b100 0#
b100 9#
b100 B#
b1100 5
b1100 Q
b1100 1"
bx ,
bx b
bx ?"
b0 D
b0 ""
b0 C"
b0 c"
b0 r"
1!
#38
0!
#39
b1010 B
b1010 t
b1010 ~"
b1010 C
b1010 A"
b1010 |"
1!
#40
0!
#41
b1011 B
b1011 t
b1011 ~"
b1011 C
b1011 A"
b1011 |"
1!
#42
0!
#43
b1100 B
b1100 t
b1100 ~"
b1100 C
b1100 A"
b1100 |"
1!
#44
0!
#45
b1101 B
b1101 t
b1101 ~"
b1101 C
b1101 A"
b1101 |"
1!
#46
0!
#47
b1110 B
b1110 t
b1110 ~"
b1110 C
b1110 A"
b1110 |"
1!
#48
0!
#49
b1111 B
b1111 t
b1111 ~"
b1111 C
b1111 A"
b1111 |"
1!
#50
0!
#51
b10000 B
b10000 t
b10000 ~"
b10000 C
b10000 A"
b10000 |"
1!
#52
0!
#53
b10001 B
b10001 t
b10001 ~"
b10001 C
b10001 A"
b10001 |"
1!
#54
0!
#55
b10010 B
b10010 t
b10010 ~"
b10010 C
b10010 A"
b10010 |"
1!
#56
0!
#57
b10011 B
b10011 t
b10011 ~"
b10011 C
b10011 A"
b10011 |"
1!
#58
0!
#59
b10100 B
b10100 t
b10100 ~"
b10100 C
b10100 A"
b10100 |"
1!
#60
0!
#61
b10101 B
b10101 t
b10101 ~"
b10101 C
b10101 A"
b10101 |"
1!
#62
0!
#63
b10110 B
b10110 t
b10110 ~"
b10110 C
b10110 A"
b10110 |"
1!
#64
0!
#65
b10111 B
b10111 t
b10111 ~"
b10111 C
b10111 A"
b10111 |"
1!
#66
0!
#67
b11000 B
b11000 t
b11000 ~"
b11000 C
b11000 A"
b11000 |"
1!
#68
0!
#69
b11001 B
b11001 t
b11001 ~"
b11001 C
b11001 A"
b11001 |"
1!
#70
0!
#71
b11010 B
b11010 t
b11010 ~"
b11010 C
b11010 A"
b11010 |"
1!
#72
0!
#73
b11011 B
b11011 t
b11011 ~"
b11011 C
b11011 A"
b11011 |"
1!
#74
0!
#75
b11100 B
b11100 t
b11100 ~"
b11100 C
b11100 A"
b11100 |"
1!
#76
0!
#77
b11101 B
b11101 t
b11101 ~"
b11101 C
b11101 A"
b11101 |"
1!
#78
0!
#79
b11110 B
b11110 t
b11110 ~"
b11110 C
b11110 A"
b11110 |"
1!
#80
0!
#81
b11111 B
b11111 t
b11111 ~"
b11111 C
b11111 A"
b11111 |"
1!
#82
0!
#83
b100000 B
b100000 t
b100000 ~"
b100000 C
b100000 A"
b100000 |"
1!
#84
0!
#85
b100001 B
b100001 t
b100001 ~"
b100001 C
b100001 A"
b100001 |"
1!
#86
0!
#87
b100010 B
b100010 t
b100010 ~"
b100010 C
b100010 A"
b100010 |"
1!
#88
0!
#89
b100011 B
b100011 t
b100011 ~"
b100011 C
b100011 A"
b100011 |"
1!
#90
0!
#91
b100100 B
b100100 t
b100100 ~"
b100100 C
b100100 A"
b100100 |"
1!
#92
0!
#93
b100101 B
b100101 t
b100101 ~"
b100101 C
b100101 A"
b100101 |"
1!
#94
0!
#95
b100110 B
b100110 t
b100110 ~"
b100110 C
b100110 A"
b100110 |"
1!
#96
0!
#97
b100111 B
b100111 t
b100111 ~"
b100111 C
b100111 A"
b100111 |"
1!
#98
0!
#99
b101000 B
b101000 t
b101000 ~"
b101000 C
b101000 A"
b101000 |"
1!
#100
0!
#101
b101001 B
b101001 t
b101001 ~"
b101001 C
b101001 A"
b101001 |"
1!
#102
0!
#103
b101010 B
b101010 t
b101010 ~"
b101010 C
b101010 A"
b101010 |"
1!
#104
0!
#105
b101011 B
b101011 t
b101011 ~"
b101011 C
b101011 A"
b101011 |"
1!
#106
0!
#107
b101100 B
b101100 t
b101100 ~"
b101100 C
b101100 A"
b101100 |"
1!
#108
0!
#109
b101101 B
b101101 t
b101101 ~"
b101101 C
b101101 A"
b101101 |"
1!
#110
0!
#111
b101110 B
b101110 t
b101110 ~"
b101110 C
b101110 A"
b101110 |"
1!
#112
0!
#113
b101111 B
b101111 t
b101111 ~"
b101111 C
b101111 A"
b101111 |"
1!
#114
0!
#115
b110000 B
b110000 t
b110000 ~"
b110000 C
b110000 A"
b110000 |"
1!
#116
0!
#117
b110001 B
b110001 t
b110001 ~"
b110001 C
b110001 A"
b110001 |"
1!
#118
0!
#119
b110010 B
b110010 t
b110010 ~"
b110010 C
b110010 A"
b110010 |"
1!
#120
0!
#121
b110011 B
b110011 t
b110011 ~"
b110011 C
b110011 A"
b110011 |"
1!
#122
0!
#123
b110100 B
b110100 t
b110100 ~"
b110100 C
b110100 A"
b110100 |"
1!
#124
0!
#125
b110101 B
b110101 t
b110101 ~"
b110101 C
b110101 A"
b110101 |"
1!
#126
0!
#127
b110110 B
b110110 t
b110110 ~"
b110110 C
b110110 A"
b110110 |"
1!
#128
0!
#129
b110111 B
b110111 t
b110111 ~"
b110111 C
b110111 A"
b110111 |"
1!
#130
0!
#131
b111000 B
b111000 t
b111000 ~"
b111000 C
b111000 A"
b111000 |"
1!
#132
0!
#133
b111001 B
b111001 t
b111001 ~"
b111001 C
b111001 A"
b111001 |"
1!
#134
0!
#135
b111010 B
b111010 t
b111010 ~"
b111010 C
b111010 A"
b111010 |"
1!
#136
0!
#137
b111011 B
b111011 t
b111011 ~"
b111011 C
b111011 A"
b111011 |"
1!
#138
0!
#139
b111100 B
b111100 t
b111100 ~"
b111100 C
b111100 A"
b111100 |"
1!
#140
0!
#141
b111101 B
b111101 t
b111101 ~"
b111101 C
b111101 A"
b111101 |"
1!
#142
0!
#143
b111110 B
b111110 t
b111110 ~"
b111110 C
b111110 A"
b111110 |"
1!
#144
0!
#145
b111111 B
b111111 t
b111111 ~"
b111111 C
b111111 A"
b111111 |"
1!
#146
0!
#147
b1000000 B
b1000000 t
b1000000 ~"
b1000000 C
b1000000 A"
b1000000 |"
1!
#148
0!
#149
b1000001 B
b1000001 t
b1000001 ~"
b1000001 C
b1000001 A"
b1000001 |"
1!
#150
0!
#151
b1000010 B
b1000010 t
b1000010 ~"
b1000010 C
b1000010 A"
b1000010 |"
1!
#152
0!
#153
b1000011 B
b1000011 t
b1000011 ~"
b1000011 C
b1000011 A"
b1000011 |"
1!
#154
0!
#155
b1000100 B
b1000100 t
b1000100 ~"
b1000100 C
b1000100 A"
b1000100 |"
1!
#156
0!
#157
b1000101 B
b1000101 t
b1000101 ~"
b1000101 C
b1000101 A"
b1000101 |"
1!
#158
0!
#159
b1000110 B
b1000110 t
b1000110 ~"
b1000110 C
b1000110 A"
b1000110 |"
1!
#160
0!
#161
b1000111 B
b1000111 t
b1000111 ~"
b1000111 C
b1000111 A"
b1000111 |"
1!
#162
0!
#163
b1001000 B
b1001000 t
b1001000 ~"
b1001000 C
b1001000 A"
b1001000 |"
1!
#164
0!
#165
b1001001 B
b1001001 t
b1001001 ~"
b1001001 C
b1001001 A"
b1001001 |"
1!
#166
0!
#167
b1001010 B
b1001010 t
b1001010 ~"
b1001010 C
b1001010 A"
b1001010 |"
1!
#168
0!
#169
b1001011 B
b1001011 t
b1001011 ~"
b1001011 C
b1001011 A"
b1001011 |"
1!
#170
0!
#171
b1001100 B
b1001100 t
b1001100 ~"
b1001100 C
b1001100 A"
b1001100 |"
1!
#172
0!
#173
b1001101 B
b1001101 t
b1001101 ~"
b1001101 C
b1001101 A"
b1001101 |"
1!
#174
0!
#175
b1001110 B
b1001110 t
b1001110 ~"
b1001110 C
b1001110 A"
b1001110 |"
1!
#176
0!
#177
b1001111 B
b1001111 t
b1001111 ~"
b1001111 C
b1001111 A"
b1001111 |"
1!
#178
0!
#179
b1010000 B
b1010000 t
b1010000 ~"
b1010000 C
b1010000 A"
b1010000 |"
1!
#180
0!
#181
b1010001 B
b1010001 t
b1010001 ~"
b1010001 C
b1010001 A"
b1010001 |"
1!
#182
0!
#183
b1010010 B
b1010010 t
b1010010 ~"
b1010010 C
b1010010 A"
b1010010 |"
1!
#184
0!
#185
b1010011 B
b1010011 t
b1010011 ~"
b1010011 C
b1010011 A"
b1010011 |"
1!
#186
0!
#187
b1010100 B
b1010100 t
b1010100 ~"
b1010100 C
b1010100 A"
b1010100 |"
1!
#188
0!
#189
b1010101 B
b1010101 t
b1010101 ~"
b1010101 C
b1010101 A"
b1010101 |"
1!
#190
0!
#191
b1010110 B
b1010110 t
b1010110 ~"
b1010110 C
b1010110 A"
b1010110 |"
1!
#192
0!
#193
b1010111 B
b1010111 t
b1010111 ~"
b1010111 C
b1010111 A"
b1010111 |"
1!
#194
0!
#195
b1011000 B
b1011000 t
b1011000 ~"
b1011000 C
b1011000 A"
b1011000 |"
1!
#196
0!
#197
b1011001 B
b1011001 t
b1011001 ~"
b1011001 C
b1011001 A"
b1011001 |"
1!
#198
0!
#199
b1011010 B
b1011010 t
b1011010 ~"
b1011010 C
b1011010 A"
b1011010 |"
1!
#200
0!
