
Loading design for application trce from file uart_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Tue May 03 16:21:41 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o UART_impl1.twr -gui -msgset C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/promote.xml UART_impl1.ncd UART_impl1.prf 
Design file:     uart_impl1.ncd
Preference file: uart_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            1827 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.783ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]  (to ipClk_c +)
                   FF                        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]

   Delay:               8.991ns  (17.3% logic, 82.7% route), 6 logic levels.

 Constraint Details:

      8.991ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_240 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.783ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C18C.CLK to     R16C18C.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         5     1.498     R16C18C.Q0 to     R16C17C.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C17C.D0 to     R16C17C.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1     0.673     R16C17C.F0 to     R15C17B.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C17B.C0 to     R15C17B.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5     1.098     R15C17B.F0 to     R15C13C.B0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2     0.449     R15C13C.F0 to     R15C13B.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C13B.C1 to     R15C13B.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3     2.458     R15C13B.F1 to      R2C20A.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C20A.D0 to      R2C20A.F0 SLICE_451
ROUTE         8     1.262      R2C20A.F0 to      R9C19A.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.991   (17.3% logic, 82.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to    R16C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to     R9C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.783ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]  (to ipClk_c +)
                   FF                        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]

   Delay:               8.991ns  (17.3% logic, 82.7% route), 6 logic levels.

 Constraint Details:

      8.991ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_238 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.783ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C18C.CLK to     R16C18C.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         5     1.498     R16C18C.Q0 to     R16C17C.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C17C.D0 to     R16C17C.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1     0.673     R16C17C.F0 to     R15C17B.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C17B.C0 to     R15C17B.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5     1.098     R15C17B.F0 to     R15C13C.B0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2     0.449     R15C13C.F0 to     R15C13B.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C13B.C1 to     R15C13B.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3     2.458     R15C13B.F1 to      R2C20A.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C20A.D0 to      R2C20A.F0 SLICE_451
ROUTE         8     1.262      R2C20A.F0 to      R9C19C.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.991   (17.3% logic, 82.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to    R16C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to     R9C19C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.783ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]  (to ipClk_c +)
                   FF                        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]

   Delay:               8.991ns  (17.3% logic, 82.7% route), 6 logic levels.

 Constraint Details:

      8.991ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_244 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.783ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C18C.CLK to     R16C18C.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         5     1.498     R16C18C.Q0 to     R16C17C.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C17C.D0 to     R16C17C.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1     0.673     R16C17C.F0 to     R15C17B.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C17B.C0 to     R15C17B.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5     1.098     R15C17B.F0 to     R15C13C.B0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2     0.449     R15C13C.F0 to     R15C13B.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C13B.C1 to     R15C13B.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3     2.458     R15C13B.F1 to      R2C20A.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C20A.D0 to      R2C20A.F0 SLICE_451
ROUTE         8     1.262      R2C20A.F0 to      R9C19B.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.991   (17.3% logic, 82.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to    R16C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to     R9C19B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.792ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]  (to ipClk_c +)
                   FF                        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]

   Delay:               8.982ns  (17.3% logic, 82.7% route), 6 logic levels.

 Constraint Details:

      8.982ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_243 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.792ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C18C.CLK to     R16C18C.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         5     1.498     R16C18C.Q0 to     R16C17C.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C17C.D0 to     R16C17C.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1     0.673     R16C17C.F0 to     R15C17B.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C17B.C0 to     R15C17B.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5     1.098     R15C17B.F0 to     R15C13C.B0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2     0.449     R15C13C.F0 to     R15C13B.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C13B.C1 to     R15C13B.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3     2.458     R15C13B.F1 to      R2C20A.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C20A.D0 to      R2C20A.F0 SLICE_451
ROUTE         8     1.253      R2C20A.F0 to     R10C19C.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.982   (17.3% logic, 82.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to    R16C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to    R10C19C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.801ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]  (to ipClk_c +)
                   FF                        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]

   Delay:               8.973ns  (17.3% logic, 82.7% route), 6 logic levels.

 Constraint Details:

      8.973ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_239 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.801ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C18C.CLK to     R16C18C.Q0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         5     1.498     R16C18C.Q0 to     R16C17C.D0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C17C.D0 to     R16C17C.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1     0.673     R16C17C.F0 to     R15C17B.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C17B.C0 to     R15C17B.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5     1.098     R15C17B.F0 to     R15C13C.B0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2     0.449     R15C13C.F0 to     R15C13B.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C13B.C1 to     R15C13B.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3     2.458     R15C13B.F1 to      R2C20A.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C20A.D0 to      R2C20A.F0 SLICE_451
ROUTE         8     1.244      R2C20A.F0 to      R9C18C.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.973   (17.3% logic, 82.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to    R16C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to     R9C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.962ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]  (to ipClk_c +)
                   FF                        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]

   Delay:               8.812ns  (17.6% logic, 82.4% route), 6 logic levels.

 Constraint Details:

      8.812ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_244 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.962ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C18C.CLK to     R16C18C.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         4     1.319     R16C18C.Q1 to     R16C17C.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C17C.B0 to     R16C17C.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1     0.673     R16C17C.F0 to     R15C17B.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C17B.C0 to     R15C17B.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5     1.098     R15C17B.F0 to     R15C13C.B0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2     0.449     R15C13C.F0 to     R15C13B.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C13B.C1 to     R15C13B.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3     2.458     R15C13B.F1 to      R2C20A.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C20A.D0 to      R2C20A.F0 SLICE_451
ROUTE         8     1.262      R2C20A.F0 to      R9C19B.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.812   (17.6% logic, 82.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to    R16C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to     R9C19B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.962ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]  (to ipClk_c +)
                   FF                        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]

   Delay:               8.812ns  (17.6% logic, 82.4% route), 6 logic levels.

 Constraint Details:

      8.812ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_238 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.962ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C18C.CLK to     R16C18C.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         4     1.319     R16C18C.Q1 to     R16C17C.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C17C.B0 to     R16C17C.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1     0.673     R16C17C.F0 to     R15C17B.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C17B.C0 to     R15C17B.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5     1.098     R15C17B.F0 to     R15C13C.B0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2     0.449     R15C13C.F0 to     R15C13B.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C13B.C1 to     R15C13B.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3     2.458     R15C13B.F1 to      R2C20A.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C20A.D0 to      R2C20A.F0 SLICE_451
ROUTE         8     1.262      R2C20A.F0 to      R9C19C.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.812   (17.6% logic, 82.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to    R16C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to     R9C19C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.962ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]  (to ipClk_c +)
                   FF                        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]

   Delay:               8.812ns  (17.6% logic, 82.4% route), 6 logic levels.

 Constraint Details:

      8.812ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_240 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.962ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C18C.CLK to     R16C18C.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         4     1.319     R16C18C.Q1 to     R16C17C.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C17C.B0 to     R16C17C.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1     0.673     R16C17C.F0 to     R15C17B.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C17B.C0 to     R15C17B.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5     1.098     R15C17B.F0 to     R15C13C.B0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2     0.449     R15C13C.F0 to     R15C13B.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C13B.C1 to     R15C13B.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3     2.458     R15C13B.F1 to      R2C20A.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C20A.D0 to      R2C20A.F0 SLICE_451
ROUTE         8     1.262      R2C20A.F0 to      R9C19A.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.812   (17.6% logic, 82.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to    R16C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to     R9C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.971ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]  (to ipClk_c +)
                   FF                        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]

   Delay:               8.803ns  (17.6% logic, 82.4% route), 6 logic levels.

 Constraint Details:

      8.803ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_243 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.971ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C18C.CLK to     R16C18C.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         4     1.319     R16C18C.Q1 to     R16C17C.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C17C.B0 to     R16C17C.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1     0.673     R16C17C.F0 to     R15C17B.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C17B.C0 to     R15C17B.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5     1.098     R15C17B.F0 to     R15C13C.B0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2     0.449     R15C13C.F0 to     R15C13B.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C13B.C1 to     R15C13B.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3     2.458     R15C13B.F1 to      R2C20A.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C20A.D0 to      R2C20A.F0 SLICE_451
ROUTE         8     1.253      R2C20A.F0 to     R10C19C.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.803   (17.6% logic, 82.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to    R16C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to    R10C19C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.980ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]  (to ipClk_c +)
                   FF                        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]

   Delay:               8.794ns  (17.7% logic, 82.3% route), 6 logic levels.

 Constraint Details:

      8.794ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_239 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.980ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C18C.CLK to     R16C18C.Q1 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131 (from ipClk_c)
ROUTE         4     1.319     R16C18C.Q1 to     R16C17C.B0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C17C.B0 to     R16C17C.F0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1     0.673     R16C17C.F0 to     R15C17B.C0 top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R15C17B.C0 to     R15C17B.F0 top_reveal_coretop_instance/top_la0_inst_0/SLICE_284
ROUTE         5     1.098     R15C17B.F0 to     R15C13C.B0 top_reveal_coretop_instance/top_la0_inst_0/wen
CTOF_DEL    ---     0.238     R15C13C.B0 to     R15C13C.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/SLICE_293
ROUTE         2     0.449     R15C13C.F0 to     R15C13B.C1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R15C13B.C1 to     R15C13B.F1 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_303
ROUTE         3     2.458     R15C13B.F1 to      R2C20A.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C20A.D0 to      R2C20A.F0 SLICE_451
ROUTE         8     1.244      R2C20A.F0 to      R9C18C.CE top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.794   (17.7% logic, 82.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to    R16C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     1.059       21.PADDI to     R9C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  108.495MHz is the maximum frequency for this preference.


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_edgeDetectorio[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_edgeDetectorio[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[7]" TO PORT "opLed[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLed_0io[7]  (from ipClk_c +)
   Destination:    Port       Pad            opLed[7]

   Delay:               2.263ns  (100.0% logic, 0.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367    IOL_B8A.CLK to  IOL_B8A.IOLDO opLed[7]_MGIOL (from ipClk_c)
ROUTE         1     0.000  IOL_B8A.IOLDO to       37.IOLDO opLed_c[7]
DOPAD_DEL   ---     0.896       37.IOLDO to         37.PAD opLed[7]
                  --------
                    2.263   (100.0% logic, 0.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_opTxio" TO PORT "opUART_Tx" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst_opTxio  (from ipClk_c +)
   Destination:    Port       Pad            opUART_Tx

   Delay:               2.263ns  (100.0% logic, 0.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367   IOL_T28B.CLK to IOL_T28B.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1     0.000 IOL_T28B.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.896      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    2.263   (100.0% logic, 0.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_opTxio" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxSend" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxSend" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txState[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txState[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/reset" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/reset" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opTxBusy" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opTxBusy" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxValid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxValid" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/edgeDetector[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/edgeDetector[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/clockEnable" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/clockEnable" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst_edgeDetectorio[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        UART_Inst_edgeDetectorio[0]  (to ipClk_c +)

   Delay:               0.813ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipUART_Rx
ROUTE         2     0.000      110.PADDI to    IOL_T28A.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    0.813   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[9]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        UART_Inst/localRxData[9]  (to ipClk_c +)

   Delay:               2.910ns  (27.9% logic, 72.1% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipUART_Rx
ROUTE         2     2.097      110.PADDI to     R17C22B.M0 ipUART_Rx_c (to ipClk_c)
                  --------
                    2.910   (27.9% logic, 72.1% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst_edgeDetectorio[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/reset" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        UART_Inst/reset  (to ipClk_c +)

   Delay:               2.686ns  (39.1% logic, 60.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipnReset
ROUTE         1     1.635       19.PADDI to     R11C21C.C0 ipnReset_c
CTOF_DEL    ---     0.238     R11C21C.C0 to     R11C21C.F0 UART_Inst/SLICE_44
ROUTE         1     0.000     R11C21C.F0 to    R11C21C.DI0 UART_Inst/ipnReset_c_i (to ipClk_c)
                  --------
                    2.686   (39.1% logic, 60.9% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  108.495 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 123
   No transfer within this clock domain is found

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 139
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1832 paths, 1 nets, and 2891 connections (94.57% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Tue May 03 16:21:41 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o UART_impl1.twr -gui -msgset C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/promote.xml UART_impl1.ncd UART_impl1.prf 
Design file:     uart_impl1.ncd
Preference file: uart_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            1827 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/localRxData[6]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/opRxData[5]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Inst/SLICE_51 to UART_Inst/SLICE_75 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Inst/SLICE_51 to UART_Inst/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C19B.CLK to     R17C19B.Q0 UART_Inst/SLICE_51 (from ipClk_c)
ROUTE         2     0.041     R17C19B.Q0 to     R17C19A.M0 UART_Inst/localRxData[6] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to    R17C19B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to    R17C19A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]  (from ipClk_c +)
   Destination:    DP16KB     Port           top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.340ns  (35.3% logic, 64.7% route), 1 logic levels.

 Constraint Details:

      0.340ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_203 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.193ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_203 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C13A.CLK to     R19C13A.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_203 (from ipClk_c)
ROUTE         1     0.220     R19C13A.Q1 to *R_R13C11.DIA3 top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3] (to ipClk_c)
                  --------
                    0.340   (35.3% logic, 64.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to    R19C13A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.350       21.PADDI to *R_R13C11.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]  (from ipClk_c +)
   Destination:    DP16KB     Port           top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.340ns  (35.3% logic, 64.7% route), 1 logic levels.

 Constraint Details:

      0.340ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_205 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.193ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_205 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C13C.CLK to     R19C13C.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_205 (from ipClk_c)
ROUTE         1     0.220     R19C13C.Q0 to *R_R13C11.DIA6 top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6] (to ipClk_c)
                  --------
                    0.340   (35.3% logic, 64.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to    R19C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.350       21.PADDI to *R_R13C11.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]  (from ipClk_c +)
   Destination:    DP16KB     Port           top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.340ns  (35.3% logic, 64.7% route), 1 logic levels.

 Constraint Details:

      0.340ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_205 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.193ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_205 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C13C.CLK to     R19C13C.Q1 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_205 (from ipClk_c)
ROUTE         1     0.220     R19C13C.Q1 to *R_R13C11.DIA7 top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7] (to ipClk_c)
                  --------
                    0.340   (35.3% logic, 64.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to    R19C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.350       21.PADDI to *R_R13C11.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_TxSend  (from ipClk_c +)
   Destination:    FF         Data in        UART_TxSend  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_82 to SLICE_82 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_82 to SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C21B.CLK to     R19C21B.Q0 SLICE_82 (from ipClk_c)
ROUTE         7     0.057     R19C21B.Q0 to     R19C21B.D0 UART_TxSend
CTOF_DEL    ---     0.059     R19C21B.D0 to     R19C21B.F0 SLICE_82
ROUTE         1     0.000     R19C21B.F0 to    R19C21B.DI0 UART_TxSend_3 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to    R19C21B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to    R19C21B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/rxCounter[0]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/rxCounter[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Inst/SLICE_59 to UART_Inst/SLICE_59 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Inst/SLICE_59 to UART_Inst/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C22A.CLK to     R17C22A.Q0 UART_Inst/SLICE_59 (from ipClk_c)
ROUTE         3     0.057     R17C22A.Q0 to     R17C22A.D0 UART_Inst/rxCounter[0]
CTOF_DEL    ---     0.059     R17C22A.D0 to     R17C22A.F0 UART_Inst/SLICE_59
ROUTE         1     0.000     R17C22A.F0 to    R17C22A.DI0 UART_Inst/rxCounter_s_0[0] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to    R17C22A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to    R17C22A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch  (from ipClk_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_212 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_212 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_212 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C9A.CLK to      R12C9A.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_212 (from ipClk_c)
ROUTE         2     0.057      R12C9A.Q0 to      R12C9A.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch
CTOF_DEL    ---     0.059      R12C9A.D0 to      R12C9A.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_212
ROUTE         1     0.000      R12C9A.F0 to     R12C9A.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_137 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to     R12C9A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to     R12C9A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed  (from ipClk_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_177 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_177 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_177 to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R11C9C.CLK to      R11C9C.Q0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_177 (from ipClk_c)
ROUTE         9     0.057      R11C9C.Q0 to      R11C9C.D0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed
CTOF_DEL    ---     0.059      R11C9C.D0 to      R11C9C.F0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_177
ROUTE         1     0.000      R11C9C.F0 to     R11C9C.DI0 top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_325_i (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to     R11C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to     R11C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/txCounter[0]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/txCounter[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Inst/SLICE_67 to UART_Inst/SLICE_67 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Inst/SLICE_67 to UART_Inst/SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C22A.CLK to     R20C22A.Q0 UART_Inst/SLICE_67 (from ipClk_c)
ROUTE         3     0.057     R20C22A.Q0 to     R20C22A.D0 UART_Inst/txCounter[0]
CTOF_DEL    ---     0.059     R20C22A.D0 to     R20C22A.F0 UART_Inst/SLICE_67
ROUTE         1     0.000     R20C22A.F0 to    R20C22A.DI0 UART_Inst/txCounter_RNO[0] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to    R20C22A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to    R20C22A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]  (from ipClk_c +)
   Destination:    FF         Data in        top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_246 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_246 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_246 to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C10C.CLK to     R15C10C.Q0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_246 (from ipClk_c)
ROUTE         4     0.057     R15C10C.Q0 to     R15C10C.D0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]
CTOF_DEL    ---     0.059     R15C10C.D0 to     R15C10C.F0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_246
ROUTE         1     0.000     R15C10C.F0 to    R15C10C.DI0 top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/N_87_i (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to    R15C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       139     0.300       21.PADDI to    R15C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_edgeDetectorio[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_edgeDetectorio[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "opLed_0io[7]" TO PORT "opLed[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              opLed_0io[7]  (from ipClk_c +)
   Destination:    Port       Pad            opLed[7]

   Delay:               0.705ns  (100.0% logic, 0.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.199    IOL_B8A.CLK to  IOL_B8A.IOLDO opLed[7]_MGIOL (from ipClk_c)
ROUTE         1     0.000  IOL_B8A.IOLDO to       37.IOLDO opLed_c[7]
DOPAD_DEL   ---     0.506       37.IOLDO to         37.PAD opLed[7]
                  --------
                    0.705   (100.0% logic, 0.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_opTxio" TO PORT "opUART_Tx" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst_opTxio  (from ipClk_c +)
   Destination:    Port       Pad            opUART_Tx

   Delay:               0.705ns  (100.0% logic, 0.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.199   IOL_T28B.CLK to IOL_T28B.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1     0.000 IOL_T28B.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.506      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    0.705   (100.0% logic, 0.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst_opTxio" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxSend" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxSend" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_TxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txState[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txState[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txCounter[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/txBitCounter[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/rxCounter[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/reset" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/reset" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opTxBusy" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opTxBusy" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxValid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxValid" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/opRxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localTxData[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[0]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[2]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[3]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[4]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[5]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[6]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[7]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[8]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/localRxData[9]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/edgeDetector[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/edgeDetector[1]" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/clockEnable" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "UART_Inst/clockEnable" TO PORT "opLed[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst_edgeDetectorio[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        UART_Inst_edgeDetectorio[0]  (to ipClk_c +)

   Delay:               0.357ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        110.PAD to      110.PADDI ipUART_Rx
ROUTE         2     0.000      110.PADDI to    IOL_T28A.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    0.557   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "opLed_0io[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/localRxData[9]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        UART_Inst/localRxData[9]  (to ipClk_c +)

   Delay:               0.960ns  (37.2% logic, 62.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        110.PAD to      110.PADDI ipUART_Rx
ROUTE         2     0.762      110.PADDI to     R17C22B.M0 ipUART_Rx_c (to ipClk_c)
                  --------
                    1.319   (42.2% logic, 57.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "UART_Inst/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst_edgeDetectorio[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "opLed_0io[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/reset" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        UART_Inst/reset  (to ipClk_c +)

   Delay:               0.843ns  (49.3% logic, 50.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE         1     0.551       19.PADDI to     R11C21C.C0 ipnReset_c
CTOF_DEL    ---     0.085     R11C21C.C0 to     R11C21C.F0 UART_Inst/SLICE_44
ROUTE         1     0.000     R11C21C.F0 to    R11C21C.DI0 UART_Inst/ipnReset_c_i (to ipClk_c)
                  --------
                    1.193   (53.8% logic, 46.2% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/localRxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "UART_Inst/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 123
   No transfer within this clock domain is found

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 139
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1832 paths, 1 nets, and 2891 connections (94.57% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

