Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 06:57:22 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments_ram/post_route_timing.rpt
| Design       : td_fused_top_tdf10_adjustments_ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
addr1_t1_reg[8]/C              ram_reg/ADDRBWRADDR[14]        8.367         
addr1_t1_reg[6]/C              ram_reg/ADDRBWRADDR[12]        8.374         
we1_t1_reg/C                   ram_reg/ENBWREN                8.394         
addr0_t1_reg[3]/C              ram_reg/ADDRARDADDR[9]         8.513         
addr1_t1_reg[1]/C              ram_reg/ADDRBWRADDR[7]         8.582         
addr1_t1_reg[3]/C              ram_reg/ADDRBWRADDR[9]         8.583         
addr0_t1_reg[2]/C              ram_reg/ADDRARDADDR[8]         8.586         
addr0_t1_reg[5]/C              ram_reg/ADDRARDADDR[11]        8.592         
addr0_t1_reg[1]/C              ram_reg/ADDRARDADDR[7]         8.612         
addr1_t1_reg[4]/C              ram_reg/ADDRBWRADDR[10]        8.616         
addr0_t1_reg[8]/C              ram_reg/ADDRARDADDR[14]        8.616         
addr1_t1_reg[7]/C              ram_reg/ADDRBWRADDR[13]        8.617         
addr1_t1_reg[2]/C              ram_reg/ADDRBWRADDR[8]         8.617         
addr0_t1_reg[0]/C              ram_reg/ADDRARDADDR[6]         8.617         
addr1_t1_reg[5]/C              ram_reg/ADDRBWRADDR[11]        8.641         
addr0_t1_reg[6]/C              ram_reg/ADDRARDADDR[12]        8.683         
addr0_t1_reg[7]/C              ram_reg/ADDRARDADDR[13]        8.683         
addr1_t1_reg[0]/C              ram_reg/ADDRBWRADDR[6]         8.684         
addr0_t1_reg[4]/C              ram_reg/ADDRARDADDR[10]        8.715         
d1_t1_reg[10]/C                ram_reg/DIADI[10]              8.772         
d1_t1_reg[33]/C                ram_reg/DIBDI[1]               8.792         
d1_t1_reg[28]/C                ram_reg/DIADI[28]              8.834         
d1_t1_reg[37]/C                ram_reg/DIBDI[5]               8.872         
d1_t1_reg[8]/C                 ram_reg/DIADI[8]               8.877         
d1_t1_reg[11]/C                ram_reg/DIADI[11]              8.913         
d1_t1_reg[30]/C                ram_reg/DIADI[30]              8.941         
d1_t1_reg[38]/C                ram_reg/DIBDI[6]               8.946         
d1_t1_reg[41]/C                ram_reg/DIBDI[9]               8.948         
d1_t1_reg[2]/C                 ram_reg/DIADI[2]               8.964         
d1_t1_reg[0]/C                 ram_reg/DIADI[0]               8.992         
d1_t1_reg[4]/C                 ram_reg/DIADI[4]               8.995         
d1_t1_reg[42]/C                ram_reg/DIBDI[10]              8.995         
d1_t1_reg[6]/C                 ram_reg/DIADI[6]               8.999         
d1_t1_reg[3]/C                 ram_reg/DIADI[3]               9.021         
d1_t1_reg[1]/C                 ram_reg/DIADI[1]               9.029         
d1_t1_reg[13]/C                ram_reg/DIADI[13]              9.032         
d1_t1_reg[16]/C                ram_reg/DIADI[16]              9.039         
d1_t1_reg[25]/C                ram_reg/DIADI[25]              9.039         
d1_t1_reg[5]/C                 ram_reg/DIADI[5]               9.039         
d1_t1_reg[22]/C                ram_reg/DIADI[22]              9.062         
d1_t1_reg[31]/C                ram_reg/DIADI[31]              9.062         
d1_t1_reg[26]/C                ram_reg/DIADI[26]              9.066         
d1_t1_reg[20]/C                ram_reg/DIADI[20]              9.067         
d1_t1_reg[29]/C                ram_reg/DIADI[29]              9.067         
d1_t1_reg[12]/C                ram_reg/DIADI[12]              9.068         
d1_t1_reg[24]/C                ram_reg/DIADI[24]              9.068         
d1_t1_reg[18]/C                ram_reg/DIADI[18]              9.070         
d1_t1_reg[27]/C                ram_reg/DIADI[27]              9.070         
d1_t1_reg[17]/C                ram_reg/DIADI[17]              9.071         
d1_t1_reg[36]/C                ram_reg/DIBDI[4]               9.071         
d1_t1_reg[34]/C                ram_reg/DIBDI[2]               9.073         
d1_t1_reg[35]/C                ram_reg/DIBDI[3]               9.073         
d1_t1_reg[47]/C                ram_reg/DIBDI[15]              9.079         
d1_t1_reg[21]/C                ram_reg/DIADI[21]              9.084         
d1_t1_reg[14]/C                ram_reg/DIADI[14]              9.089         
d1_t1_reg[40]/C                ram_reg/DIBDI[8]               9.091         
d1_t1_reg[44]/C                ram_reg/DIBDI[12]              9.106         
d1_t1_reg[7]/C                 ram_reg/DIADI[7]               9.129         
d1_t1_reg[15]/C                ram_reg/DIADI[15]              9.139         
d1_t1_reg[39]/C                ram_reg/DIBDI[7]               9.139         
d1_t1_reg[46]/C                ram_reg/DIBDI[14]              9.141         
d1_t1_reg[32]/C                ram_reg/DIBDI[0]               9.162         
d1_t1_reg[9]/C                 ram_reg/DIADI[9]               9.183         
d1_t1_reg[19]/C                ram_reg/DIADI[19]              9.191         
d1_t1_reg[23]/C                ram_reg/DIADI[23]              9.191         
d1_t1_reg[43]/C                ram_reg/DIBDI[11]              9.191         
d1_t1_reg[45]/C                ram_reg/DIBDI[13]              9.191         



