/*
 * Copyright (c) 2011 ITE Technology Corp. All Rights Reserved.
 *
 * File : video_register.h
 * Author : Evan Chang
 */

#ifndef _VIDEO_REGISTER_H_
#define _VIDEO_REGISTER_H_

#ifdef __cplusplus
extern "C" {
#endif


/*
 * Constant Definition
 */

#define REG_VIDEO_BASE                          (0xD0F00E00)
#define REG_VIDEO_BASE_EXT                      (0xD0F00F00)

#define VIDEO_SHT_TO_HIGH_WORD					   16

/*
 * 01.  0x0E00 ~ 0x0E03
 * Base Address of Buffer 0 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_0_Y_ADDR_L_00H   (REG_VIDEO_BASE + 0x0000)
#define VIDEO_MSK_DECODE_FRAME_0_Y_ADDR_L_00H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_0_Y_ADDR_H_02H   (REG_VIDEO_BASE + 0x0000)  //0x0002
#define VIDEO_MSK_DECODE_FRAME_0_Y_ADDR_H_02H (0x03FF)


//#define VIDEO_MASK_DECODE_FRAME_ADDR            (0x0FFFFFFF)

/*
 * 02.  0x0E04 ~ 0x0E07
 * Base Address of Buffer 0 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_0_U_ADDR_L_04H   (REG_VIDEO_BASE + 0x0004)
#define VIDEO_MSK_DECODE_FRAME_0_U_ADDR_L_04H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_0_U_ADDR_H_06H   (REG_VIDEO_BASE + 0x0004) //0x0006
#define VIDEO_MSK_DECODE_FRAME_0_U_ADDR_H_06H (0x03FF)

/*
 * 03.  0x0E08 ~ 0x0E0b
 * Base Address of Buffer 0 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_0_V_ADDR_L_08H   (REG_VIDEO_BASE + 0x0008)
#define VIDEO_MSK_DECODE_FRAME_0_V_ADDR_L_08H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_0_V_ADDR_H_0AH   (REG_VIDEO_BASE + 0x0008) //0x000A
#define VIDEO_MSK_DECODE_FRAME_0_V_ADDR_H_0AH (0x03FF)

/*
 * 04.  0x0E0C ~ 0x0E0F
 * Base Address of Buffer 1 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_1_Y_ADDR_L_0CH   (REG_VIDEO_BASE + 0x000C)
#define VIDEO_MSK_DECODE_FRAME_1_Y_ADDR_L_0CH (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_1_Y_ADDR_H_0EH   (REG_VIDEO_BASE + 0x000C) //0x000E
#define VIDEO_MSK_DECODE_FRAME_1_Y_ADDR_H_0EH (0x03FF)

/*
 * 05.  0x0E10 ~ 0x0E13
 * Base Address of Buffer 1 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_1_U_ADDR_L_10H   (REG_VIDEO_BASE + 0x0010)
#define VIDEO_MSK_DECODE_FRAME_1_U_ADDR_L_10H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_1_U_ADDR_H_12H   (REG_VIDEO_BASE + 0x0010) //0x0012
#define VIDEO_MSK_DECODE_FRAME_1_U_ADDR_H_12H (0x03FF)

/*
 * 06.  0x0E14 ~ 0x0E17
 * Base Address of Buffer 1 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_1_V_ADDR_L_14H   (REG_VIDEO_BASE + 0x0014)
#define VIDEO_MSK_DECODE_FRAME_1_V_ADDR_L_14H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_1_V_ADDR_H_16H   (REG_VIDEO_BASE + 0x0014) //0x0016
#define VIDEO_MSK_DECODE_FRAME_1_V_ADDR_H_16H (0x03FF)

/*
 * 07.  0x0E18 ~ 0x0E1B
 * Base Address of Buffer 2 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_2_Y_ADDR_L_18H   (REG_VIDEO_BASE + 0x0018)
#define VIDEO_MSK_DECODE_FRAME_2_Y_ADDR_L_18H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_2_Y_ADDR_H_1AH   (REG_VIDEO_BASE + 0x0018) //0x001A
#define VIDEO_MSK_DECODE_FRAME_2_Y_ADDR_H_1AH (0x03FF)

/*
 * 08.  0x0E1C ~ 0x0E1F
 * Base Address of Buffer 2 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_2_U_ADDR_L_1CH   (REG_VIDEO_BASE + 0x001C)
#define VIDEO_MSK_DECODE_FRAME_2_U_ADDR_L_1CH (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_2_U_ADDR_H_1EH   (REG_VIDEO_BASE + 0x001C) //0x001E
#define VIDEO_MSK_DECODE_FRAME_2_U_ADDR_H_1EH (0x03FF)

/*
 * 09.  0x0E20 ~ 0x0E23
 * Base Address of Buffer 2 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_2_V_ADDR_L_20H   (REG_VIDEO_BASE + 0x0020)
#define VIDEO_MSK_DECODE_FRAME_2_V_ADDR_L_20H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_2_V_ADDR_H_22H   (REG_VIDEO_BASE + 0x0020) //0x22
#define VIDEO_MSK_DECODE_FRAME_2_V_ADDR_H_22H (0x03FF)

/*
 * 10.  0x0E24 ~ 0x0E27
 * Base Address of Buffer 3 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_3_Y_ADDR_L_24H   (REG_VIDEO_BASE + 0x0024)
#define VIDEO_MSK_DECODE_FRAME_3_Y_ADDR_L_24H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_3_Y_ADDR_H_26H   (REG_VIDEO_BASE + 0x0024) //0x24
#define VIDEO_MSK_DECODE_FRAME_3_Y_ADDR_H_26H (0x03FF)

/*
 * 11.  0x0E28 ~ 0x0E2B
 * Base Address of Buffer 3 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_3_U_ADDR_L_28H   (REG_VIDEO_BASE + 0x0028)
#define VIDEO_MSK_DECODE_FRAME_3_U_ADDR_L_28H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_3_U_ADDR_H_2AH   (REG_VIDEO_BASE + 0x0028) //0x2A
#define VIDEO_MSK_DECODE_FRAME_3_U_ADDR_H_2AH (0x03FF)



/*
 * 12.  0x0E2C ~ 0x0E2F
 * Base Address of Buffer 3 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_3_V_ADDR_L_2CH   (REG_VIDEO_BASE + 0x002C)
#define VIDEO_MSK_DECODE_FRAME_3_V_ADDR_L_2CH (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_3_V_ADDR_H_2EH   (REG_VIDEO_BASE + 0x002C) //0x2E
#define VIDEO_MSK_DECODE_FRAME_3_V_ADDR_H_2EH (0x03FF)

/*
 * 13.  0x0E30 ~ 0x0E33
 * Base Address of Buffer 4 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_4_Y_ADDR_L_30H   (REG_VIDEO_BASE + 0x0030)
#define VIDEO_MSK_DECODE_FRAME_4_Y_ADDR_L_30H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_4_Y_ADDR_H_32H   (REG_VIDEO_BASE + 0x0030) //0x32
#define VIDEO_MSK_DECODE_FRAME_4_Y_ADDR_H_32H (0x03FF)

/*
 * 14.  0x0E34 ~ 0x0E37
 * Base Address of Buffer 4 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_4_U_ADDR_L_34H   (REG_VIDEO_BASE + 0x0034)
#define VIDEO_MSK_DECODE_FRAME_4_U_ADDR_L_34H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_4_U_ADDR_H_36H   (REG_VIDEO_BASE + 0x0034) //0x36
#define VIDEO_MSK_DECODE_FRAME_4_U_ADDR_H_36H (0x03FF)

/*
 * 15.  0x0E38 ~ 0x0E3B
 * Base Address of Buffer 4 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_4_V_ADDR_L_38H   (REG_VIDEO_BASE + 0x0038)
#define VIDEO_MSK_DECODE_FRAME_4_V_ADDR_L_38H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_4_V_ADDR_H_3AH   (REG_VIDEO_BASE + 0x0038) //0x3A
#define VIDEO_MSK_DECODE_FRAME_4_V_ADDR_H_3AH (0x03FF)

/*
 * 16.  0x0E3C ~ 0x0E3F
 * Base Address of Buffer 5 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_5_Y_ADDR_L_3CH   (REG_VIDEO_BASE + 0x003C)
#define VIDEO_MSK_DECODE_FRAME_5_Y_ADDR_L_3CH (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_5_Y_ADDR_H_3EH   (REG_VIDEO_BASE + 0x003C) //0x3E
#define VIDEO_MSK_DECODE_FRAME_5_Y_ADDR_H_3EH (0x03FF)

/*
 * 17.  0x0E40 ~ 0x0E43
 * Base Address of Buffer 5 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_5_U_ADDR_L_40H   (REG_VIDEO_BASE + 0x0040)
#define VIDEO_MSK_DECODE_FRAME_5_U_ADDR_L_40H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_5_U_ADDR_H_42H   (REG_VIDEO_BASE + 0x0040) //0x42
#define VIDEO_MSK_DECODE_FRAME_5_U_ADDR_H_42H (0x03FF)

/*
 * 18.  0x0E44 ~ 0x0E47
 * Base Address of Buffer 5 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_5_V_ADDR_L_44H   (REG_VIDEO_BASE + 0x0044)
#define VIDEO_MSK_DECODE_FRAME_5_V_ADDR_L_44H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_5_V_ADDR_H_46H   (REG_VIDEO_BASE + 0x0044) //0x46
#define VIDEO_MSK_DECODE_FRAME_5_V_ADDR_H_46H (0x03FF)

/*
 * 19.  0x0E48 ~ 0x0E4B
 * Base Address of Buffer 6 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_6_Y_ADDR_L_48H   (REG_VIDEO_BASE + 0x0048)
#define VIDEO_MSK_DECODE_FRAME_6_Y_ADDR_L_48H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_6_Y_ADDR_H_4AH   (REG_VIDEO_BASE + 0x0048) //0x4A
#define VIDEO_MSK_DECODE_FRAME_6_Y_ADDR_H_4AH (0x03FF)

/*
 * 20.  0x0E4C ~ 0x0E4F
 * Base Address of Buffer 6 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_6_U_ADDR_L_4CH   (REG_VIDEO_BASE + 0x004C)
#define VIDEO_MSK_DECODE_FRAME_6_U_ADDR_L_4CH (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_6_U_ADDR_H_4EH   (REG_VIDEO_BASE + 0x004C) //0x4E
#define VIDEO_MSK_DECODE_FRAME_6_U_ADDR_H_4EH (0x03FF)

/*
 * 21.  0x0E50 ~ 0x0E53
 * Base Address of Buffer 6 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_6_V_ADDR_L_50H   (REG_VIDEO_BASE + 0x0050)
#define VIDEO_MSK_DECODE_FRAME_6_V_ADDR_L_50H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_6_V_ADDR_H_52H   (REG_VIDEO_BASE + 0x0050) //0x52
#define VIDEO_MSK_DECODE_FRAME_6_V_ADDR_H_52H (0x03FF)

/*
 * 22.  0x0E54 ~ 0x0E57
 * Base Address of Buffer 7 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_7_Y_ADDR_L_54H   (REG_VIDEO_BASE + 0x0054)
#define VIDEO_MSK_DECODE_FRAME_7_Y_ADDR_L_54H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_7_Y_ADDR_H_56H   (REG_VIDEO_BASE + 0x0054) //0x54
#define VIDEO_MSK_DECODE_FRAME_7_Y_ADDR_H_56H (0x03FF)

/*
 * 23.  0x0E58 ~ 0x0E5B
 * Base Address of Buffer 7 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_7_U_ADDR_L_58H   (REG_VIDEO_BASE + 0x0058)
#define VIDEO_MSK_DECODE_FRAME_7_U_ADDR_L_58H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_7_U_ADDR_H_5AH   (REG_VIDEO_BASE + 0x0058) //0x58
#define VIDEO_MSK_DECODE_FRAME_7_U_ADDR_H_5AH (0x03FF)

/*
 * 24.  0x0E5C ~ 0x0E5F
 * Base Address of Buffer 7 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_7_V_ADDR_L_5CH   (REG_VIDEO_BASE + 0x005C)
#define VIDEO_MSK_DECODE_FRAME_7_V_ADDR_L_5CH (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_7_V_ADDR_H_5EH   (REG_VIDEO_BASE + 0x005C) //0x5E
#define VIDEO_MSK_DECODE_FRAME_7_V_ADDR_H_5EH (0x03FF)

/*
 * 25.  0x0E60 ~ 0x0E63
 * MV List0 Buffer Base Address
 */
#define REG_VIDEO_MV_BUF_0_ADDR_L_60H           (REG_VIDEO_BASE + 0x0060)
#define VIDEO_MSK_MV_BUF_0_ADDR_L_60H 			(0xFFFF)

#define REG_VIDEO_MV_BUF_0_ADDR_H_62H           (REG_VIDEO_BASE + 0x0060) //0x62
#define VIDEO_MSK_MV_BUF_0_ADDR_H_62H 			(0x03FF)

/*
 * 26.  0x0E64~0x0E67
 * MV List1 Buffer Base Address
 */
#define REG_VIDEO_MV_BUF_1_ADDR_L_64H           (REG_VIDEO_BASE + 0x0064)
#define VIDEO_MSK_MV_BUF_1_ADDR_L_64H 			(0xFFFF)

#define REG_VIDEO_MV_BUF_1_ADDR_H_66H           (REG_VIDEO_BASE + 0x0064) //0x66
#define VIDEO_MSK_MV_BUF_1_ADDR_H_66H 			(0x03FF)


/*
 * 27.  0x0E68 ~ 0x0E6B
 * TC Buffer Base Address
 */
#define REG_VIDEO_TC_BUF_ADDR_L_68H             (REG_VIDEO_BASE + 0x0068)
#define VIDEO_MSK_TC_BUF_ADDR_L_68H 			(0xFFFF)

#define REG_VIDEO_TC_BUF_ADDR_H_6AH             (REG_VIDEO_BASE + 0x0068) //0x6A
#define VIDEO_MSK_TC_BUF_ADDR_H_6AH 			(0x03FF)

/*
 * 28.  0x0E6C ~ 0x0E6F
 * VLD Buffer Base Address
 */
#define REG_VIDEO_VLD_BUF_ADDR_L_6CH            (REG_VIDEO_BASE + 0x006C)
#define VIDEO_MSK_VLD_BUF_ADDR_L_6CH 			(0xFFFF)

#define REG_VIDEO_VLD_BUF_ADDR_H_6EH            (REG_VIDEO_BASE + 0x006C) //0x6E
#define VIDEO_MSK_VLD_BUF_ADDR_H_6EH 			(0x03FF)

/*
 * 29.  0x0E70 ~ 0x0E73
 * Base Address of Buffer 8 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_8_Y_ADDR_L_70H   (REG_VIDEO_BASE + 0x0070)
#define VIDEO_MSK_DECODE_FRAME_8_Y_ADDR_L_70H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_8_Y_ADDR_H_72H   (REG_VIDEO_BASE + 0x0070) //0x72
#define VIDEO_MSK_DECODE_FRAME_8_Y_ADDR_H_72H (0x03FF)

/*
 * 30.  0x0E74 ~ 0x0E77
 * Base Address of Buffer 8 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_8_U_ADDR_L_74H   (REG_VIDEO_BASE + 0x0074)
#define VIDEO_MSK_DECODE_FRAME_8_U_ADDR_L_74H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_8_U_ADDR_H_76H   (REG_VIDEO_BASE + 0x0074) //0x76
#define VIDEO_MSK_DECODE_FRAME_8_U_ADDR_H_76H    (0x03FF)

/*
 * 31.  0x0E78 ~ 0x0E7B
 * Base Address of Buffer 8 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_8_V_ADDR_L_78H   (REG_VIDEO_BASE + 0x0078)
#define VIDEO_MSK_DECODE_FRAME_8_V_ADDR_L_78H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_8_V_ADDR_H_7AH   (REG_VIDEO_BASE + 0x0078) //0x7A
#define VIDEO_MSK_DECODE_FRAME_8_V_ADDR_H_7AH    (0x03FF)

/*
 * 32.  0x0E7C ~ 0x0E7F
 * Base Address of Buffer 9 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_9_Y_ADDR_L_7CH   (REG_VIDEO_BASE + 0x007C)
#define VIDEO_MSK_DECODE_FRAME_9_Y_ADDR_L_7CH (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_9_Y_ADDR_H_7EH   (REG_VIDEO_BASE + 0x007C) //0x7E
#define VIDEO_MSK_DECODE_FRAME_9_Y_ADDR_H_7EH    (0x03FF)

/*
 * 33.  0x0E80 ~ 0x0E83
 * Base Address of Buffer 9 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_9_U_ADDR_L_80H   (REG_VIDEO_BASE + 0x0080)
#define VIDEO_MSK_DECODE_FRAME_9_U_ADDR_L_80H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_9_U_ADDR_H_83H   (REG_VIDEO_BASE + 0x0080) //0x82
#define VIDEO_MSK_DECODE_FRAME_9_U_ADDR_H_83H    (0x03FF)

/*
 * 34.  0x0E84 ~ 0x0E87
 * Base Address of Buffer 9 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_9_V_ADDR_L_84H   (REG_VIDEO_BASE + 0x0084)
#define VIDEO_MSK_DECODE_FRAME_9_V_ADDR_L_84H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_9_V_ADDR_H_86H   (REG_VIDEO_BASE + 0x0084) //0x86
#define VIDEO_MSK_DECODE_FRAME_9_V_ADDR_H_86H    (0x03FF)

/*
 * 35.  0x0E88 ~ 0x0E8B
 * Base Address of Buffer 10 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_10_Y_ADDR_L_88H  (REG_VIDEO_BASE + 0x0088)
#define VIDEO_MSK_DECODE_FRAME_10_Y_ADDR_L_88H (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_10_Y_ADDR_H_8AH  (REG_VIDEO_BASE + 0x0088) //0x8A
#define VIDEO_MSK_DECODE_FRAME_10_Y_ADDR_H_8AH    (0x03FF)

/*
 * 36.  0x0E8C ~ 0x0E8F
 * Base Address of Buffer 10 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_10_U_ADDR_L_8CH  (REG_VIDEO_BASE + 0x008C)
#define VIDEO_MSK_DECODE_FRAME_10_U_ADDR_L_8CH   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_10_U_ADDR_H_8EH  (REG_VIDEO_BASE + 0x008C) //0x8E
#define VIDEO_MSK_DECODE_FRAME_10_U_ADDR_H_8EH    (0x03FF)

/*
 * 37.  0x0E90 ~ 0x0E93
 * Base Address of Buffer 10 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_10_V_ADDR_L_90H  (REG_VIDEO_BASE + 0x0090)
#define VIDEO_MSK_DECODE_FRAME_10_V_ADDR_L_90H   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_10_V_ADDR_H_92H  (REG_VIDEO_BASE + 0x0090) //0x92
#define VIDEO_MSK_DECODE_FRAME_10_V_ADDR_H_92H    (0x03FF)

/*
 * 38.  0x0E94 ~ 0x0E97
 * Base Address of Buffer 11 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_11_Y_ADDR_L_94H  (REG_VIDEO_BASE + 0x0094)
#define VIDEO_MSK_DECODE_FRAME_11_Y_ADDR_L_94H   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_11_Y_ADDR_H_96H  (REG_VIDEO_BASE + 0x0094) //0x96
#define VIDEO_MSK_DECODE_FRAME_10_Y_ADDR_H_96H (0x03FF)

/*
 * 39.  0x0E98 ~ 0x0E9B
 * Base Address of Buffer 11 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_11_U_ADDR_L_98H  (REG_VIDEO_BASE + 0x0098)
#define VIDEO_MSK_DECODE_FRAME_11_U_ADDR_L_98H   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_11_U_ADDR_H_9AH  (REG_VIDEO_BASE + 0x0098) //0x9A
#define VIDEO_MSK_DECODE_FRAME_11_U_ADDR_H_9AH (0x03FF)

/*
 * 40. 0x0E9C ~ 0x0E9F
 * Base Address of Buffer 11 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_11_V_ADDR_L_9CH  (REG_VIDEO_BASE + 0x009C)
#define VIDEO_MSK_DECODE_FRAME_11_V_ADDR_L_9CH  (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_11_V_ADDR_H_9EH  (REG_VIDEO_BASE + 0x009C) //0x9E
#define VIDEO_MSK_DECODE_FRAME_11_V_ADDR_H_9EH   (0x03FF)

/*
 * 41.  0x0EA0 ~ 0x0EA3
 * Base Address of Buffer 12 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_12_Y_ADDR_L_A0H  (REG_VIDEO_BASE + 0x00A0)
#define VIDEO_MSK_DECODE_FRAME_12_Y_ADDR_L_A0H  (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_12_Y_ADDR_H_A2H  (REG_VIDEO_BASE + 0x00A0) //0xA2
#define VIDEO_MSK_DECODE_FRAME_12_Y_ADDR_H_A2H   (0x03FF)

/*
 * 42.  0x0EA4 ~ 0x0EA7
 * Base Address of Buffer 12 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_12_U_ADDR_L_A4H  (REG_VIDEO_BASE + 0x00A4)
#define VIDEO_MSK_DECODE_FRAME_12_U_ADDR_L_A4H  (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_12_U_ADDR_H_A6H  (REG_VIDEO_BASE + 0x00A4) //0xA6
#define VIDEO_MSK_DECODE_FRAME_12_U_ADDR_H_A6H   (0x03FF)

/*
 * 43.  0x0EA8 ~ 0x0EAB
 * Base Address of Buffer 12 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_12_V_ADDR_L_A8H  (REG_VIDEO_BASE + 0x00A8)
#define VIDEO_MSK_DECODE_FRAME_12_V_ADDR_L_A8H  (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_12_V_ADDR_H_AAH  (REG_VIDEO_BASE + 0x00A8) //0xAA
#define VIDEO_MSK_DECODE_FRAME_12_V_ADDR_H_AAH   (0x03FF)

/*
 * 44.  0x0EAC ~ 0x0EAF
 * Base Address of Buffer 13 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_13_Y_ADDR_L_ACH  (REG_VIDEO_BASE + 0x00AC)
#define VIDEO_MSK_DECODE_FRAME_13_Y_ADDR_L_ACH  (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_13_Y_ADDR_H_AEH  (REG_VIDEO_BASE + 0x00AC) //0xAE
#define VIDEO_MSK_DECODE_FRAME_13_Y_ADDR_H_AEH   (0x03FF)

/*
 * 45.  0x0EB0 ~ 0x0EB3
 * Base Address of Buffer 13 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_13_U_ADDR_L_B0H  (REG_VIDEO_BASE + 0x00B0)
#define VIDEO_MSK_DECODE_FRAME_13_U_ADDR_L_B0H  (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_13_U_ADDR_H_B2H  (REG_VIDEO_BASE + 0x00B0) //0xB2
#define VIDEO_MSK_DECODE_FRAME_13_U_ADDR_H_B2H   (0x03FF)

/*
 * 46.  0x0EB4 ~ 0x0EB7
 * Base Address of Buffer 13 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_13_V_ADDR_L_B4H  (REG_VIDEO_BASE + 0x00B4)
#define VIDEO_MSK_DECODE_FRAME_13_V_ADDR_L_B4H   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_13_V_ADDR_H_B6H  (REG_VIDEO_BASE + 0x00B4) //0xB6
#define VIDEO_MSK_DECODE_FRAME_13_V_ADDR_H_B6H   (0x03FF)

/*
 * 47.  0x0EB8 ~ 0x0EBB
 * Base Address of Buffer 14 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_14_Y_ADDR_L_B8H  (REG_VIDEO_BASE + 0x00B8)
#define VIDEO_MSK_DECODE_FRAME_14_Y_ADDR_L_B8H   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_14_Y_ADDR_H_BAH  (REG_VIDEO_BASE + 0x00B8) //0xBA
#define VIDEO_MSK_DECODE_FRAME_14_Y_ADDR_H_BAH   (0x03FF)

/*
 * 48.  0x0EBC ~ 0x0EBF
 * Base Address of Buffer 14 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_14_U_ADDR_L_BCH  (REG_VIDEO_BASE + 0x00BC)
#define VIDEO_MSK_DECODE_FRAME_14_U_ADDR_L_BCH   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_14_U_ADDR_H_BEH  (REG_VIDEO_BASE + 0x00BC) //0xBE
#define VIDEO_MSK_DECODE_FRAME_14_U_ADDR_H_BEH   (0x03FF)

/*
 * 49.  0x0EC0 ~ 0x0EC3
 * Base Address of Buffer 14 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_14_V_ADDR_L_C0H  (REG_VIDEO_BASE + 0x00C0)
#define VIDEO_MSK_DECODE_FRAME_14_V_ADDR_L_C0H   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_14_V_ADDR_H_C2H  (REG_VIDEO_BASE + 0x00C0) //0xC2
#define VIDEO_MSK_DECODE_FRAME_14_V_ADDR_H_C2H   (0x03FF)

/*
 * 50.  0x0EC4 ~ 0x0EC7
 * Base Address of Buffer 15 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_15_Y_ADDR_L_C4H  (REG_VIDEO_BASE + 0x00C4)
#define VIDEO_MSK_DECODE_FRAME_15_Y_ADDR_L_C4H   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_15_Y_ADDR_H_C6H  (REG_VIDEO_BASE + 0x00C4) //0xC6
#define VIDEO_MSK_DECODE_FRAME_15_Y_ADDR_H_C6H   (0x03FF)

/*
 * 51.  0x0EC8 ~ 0x0ECB
 * Base Address of Buffer 15 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_15_U_ADDR_L_C8H  (REG_VIDEO_BASE + 0x00C8)
#define VIDEO_MSK_DECODE_FRAME_15_U_ADDR_L_C8H   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_15_U_ADDR_H_CAH  (REG_VIDEO_BASE + 0x00C8) //0xCA
#define VIDEO_MSK_DECODE_FRAME_15_U_ADDR_H_CAH   (0x03FF)

/*
 * 52.  0x0ECC ~ 0x0ECF
 * Base Address of Buffer 15 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_15_V_ADDR_L_CCH  (REG_VIDEO_BASE + 0x00CC)
#define VIDEO_MSK_DECODE_FRAME_15_V_ADDR_L_CCH   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_15_V_ADDR_H_CEH  (REG_VIDEO_BASE + 0x00CC) //0xCE
#define VIDEO_MSK_DECODE_FRAME_15_V_ADDR_H_CEH   (0x03FF)

/*
 * 53.  0x0ED0 ~ 0x0ED3
 * Base Address of Buffer 16 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_16_Y_ADDR_L_D0H  (REG_VIDEO_BASE + 0x00D0)
#define VIDEO_MSK_DECODE_FRAME_16_Y_ADDR_L_D0H   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_16_Y_ADDR_H_D2H  (REG_VIDEO_BASE + 0x00D0) //0xD2
#define VIDEO_MSK_DECODE_FRAME_16_Y_ADDR_H_D2H   (0x03FF)

/*
 * 54.  0x0ED4 ~ 0x0ED7
 * Base Address of Buffer 16 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_16_U_ADDR_L_D4H  (REG_VIDEO_BASE + 0x00D4)
#define VIDEO_MSK_DECODE_FRAME_16_U_ADDR_L_D4H   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_16_U_ADDR_H_D6H  (REG_VIDEO_BASE + 0x00D4) //0xD6
#define VIDEO_MSK_DECODE_FRAME_16_U_ADDR_H_D6H   (0x03FF)

/*
 * 55.  0x0ED8 ~ 0x0EDB
 * Base Address of Buffer 16 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_16_V_ADDR_L_D8H  (REG_VIDEO_BASE + 0x00D8)
#define VIDEO_MSK_DECODE_FRAME_16_V_ADDR_L_D8H   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_16_V_ADDR_H_DAH  (REG_VIDEO_BASE + 0x00D8) //0xDA
#define VIDEO_MSK_DECODE_FRAME_16_V_ADDR_H_DAH   (0x03FF)

/*
 * 56.  0x0EDC ~ 0x0EDF
 * Base Address of Buffer 17 for Y Frame
 */
#define REG_VIDEO_DECODE_FRAME_17_Y_ADDR_L_DCH  (REG_VIDEO_BASE + 0x00DC)
#define VIDEO_MSK_DECODE_FRAME_17_Y_ADDR_L_DCH   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_17_Y_ADDR_H_DEH  (REG_VIDEO_BASE + 0x00DC) //0xDE
#define VIDEO_MSK_DECODE_FRAME_17_Y_ADDR_H_DEH   (0x03FF)

/*
 * 57.  0x0EE0 ~ 0x0EE3
 * Base Address of Buffer 17 for U Frame
 */
#define REG_VIDEO_DECODE_FRAME_17_U_ADDR_L_E0H  (REG_VIDEO_BASE + 0x00E0)
#define VIDEO_MSK_DECODE_FRAME_17_U_ADDR_L_E0H   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_17_U_ADDR_H_E2H  (REG_VIDEO_BASE + 0x00E0) //0xE2
#define VIDEO_MSK_DECODE_FRAME_17_U_ADDR_H_E2H   (0x03FF)

/*
 * 58.  0x0EE4 ~ 0x0EE7
 * Base Address of Buffer 17 for V Frame
 */
#define REG_VIDEO_DECODE_FRAME_17_V_ADDR_L_E4H  (REG_VIDEO_BASE + 0x00E4)
#define VIDEO_MSK_DECODE_FRAME_17_V_ADDR_L_E4H   (0xFFFF)

#define REG_VIDEO_DECODE_FRAME_17_V_ADDR_H_E6H  (REG_VIDEO_BASE + 0x00E4) //0xE6
#define VIDEO_MSK_DECODE_FRAME_17_V_ADDR_H_E6H (0x03FF)


/*
 * 59.  0x0EE8
 * Engine Parameter Reserve Register 0
 */
#define REG_VIDEO_DB_BUF_ADDR_L_E8H             (REG_VIDEO_BASE + 0x00E8)
#define VIDEO_MSK_DB_BUF_ADDR_L_E8H   			(0xFFFF)

#define REG_VIDEO_DB_BUF_ADDR_H_EAH             (REG_VIDEO_BASE + 0x00E8) //0xEA
#define VIDEO_MSK_DB_BUF_ADDR_H_EAH				(0x03FF)

/*
 * 61.  0x0EEC
 * Col Data Bottom field offset Register
 */
#define REG_VIDEO_COL_BOT_OFFSET_ECH            (REG_VIDEO_BASE + 0x00EC)
#define VIDEO_MSK_COL_BOT_OFFSET_ECH   			(0xFFFF)

/*
 * 62.  0x0EEE
 * H264 interrupt Setting Register
 */
#define REG_VIDEO_INTERRUPT_SETTING_3_EEH       (REG_VIDEO_BASE + 0x00EC) //0xEE
#define VIDEO_MSK_INTERRUPT_SETTING_3_EEH		(0x03FF)

/*
 * 63.  0x0EF0
 * Special Function Setting Register
 */
#define REG_VIDEO_SPECIAL_FUNC_SETTING_F0H      (REG_VIDEO_BASE + 0x00F0)
#define VIDEO_MSK_SPECIAL_FUNC_SETTING_F0H   	(0xFFFF)

/*
 * 64.  0x0EF2
 * Reserve Register 0
 */
#define REG_VIDEO_RESERVE_0_F2H                 (REG_VIDEO_BASE + 0x00F0) //0xF2

/*
 * 65.  0x0EF4 ~ 0x0EF7
 * Command and Data Buffer Starting Address Register
 */
#define REG_VIDEO_CMD_DATA_BUF_ADDR_L_F4H       (REG_VIDEO_BASE + 0x00F4)
#define VIDEO_MSK_CMD_DATA_BUF_ADDR_L_F4H   	(0xFFFF)

#define REG_VIDEO_CMD_DATA_BUF_ADDR_H_F6H       (REG_VIDEO_BASE + 0x00F4) //0xF6
#define VIDEO_MSK_CMD_DATA_BUF_ADDR_H_F6H		(0x03FF)

//#define VIDEO_MASK_CMD_DATA_BUF_ADDR            (0x03FFFFFF)

/*
 * 66.  0x0EF8
 * Decoder Engine Status Register 0
 */
#define REG_VIDEO_DECODE_STATUS_0_F8H           (REG_VIDEO_BASE + 0x00F8)
#define VIDEO_MSK_DECODE_STATUS_0_F8H   		(0xFFFF)

/*
 * 67.  0x0EFA
 * Decoder Engine Status Register 1
 */
#define REG_VIDEO_DECODE_STATUS_1_FAH           (REG_VIDEO_BASE + 0x00F8) //0xFA
#define VIDEO_MSK_DECODE_STATUS_1_FAH   		(0xFFFF)

/*
 * 68.  0x0EFC
 * Decoder Engine Status Register 2
 */
#define REG_VIDEO_DECODE_STATUS_2_FCH           (REG_VIDEO_BASE + 0x00FC)
#define VIDEO_MSK_DECODE_STATUS_2_FCH   		(0xFFFF)

#define VIDEO_MASK_QUEUE_STATUS                 (0x0100)        /* ---- ---1 ---- ---- */
#define VIDEO_MASK_DECODE_STATUS                (0x0200)        /* ---- --1- ---- ---- */

#define VIDEO_DECODE_STATUS_IDLE                (0x0000)        /* ---- --00 ---- ---- */

// 0x0F00 ~ 0x0F03
#define REG_VIDEO_WRITABLE_MEMORY_RANGE_END_ADDR_L_00H      (REG_VIDEO_BASE_EXT + 0x0000)
#define REG_VIDEO_WRITABLE_MEMORY_RANGE_END_ADDR_H_02H      (REG_VIDEO_BASE_EXT + 0x0000) //REG_VIDEO_BASE_EXT + 0x0002

// 0x0F04 ~ 0x0F07
#define REG_VIDEO_WRITABLE_MEMORY_RANGE_START_ADDR_L_04H    (REG_VIDEO_BASE_EXT + 0x0004)
#define REG_VIDEO_WRITABLE_MEMORY_RANGE_START_ADDR_H_06H    (REG_VIDEO_BASE_EXT + 0x0004) //REG_VIDEO_BASE_EXT + 0x0006

/*
 * 69.  0x0F60
 * Decoder Engine Status Register 3
 */
#define REG_VIDEO_DECODE_STATUS_3_60H           (REG_VIDEO_BASE_EXT + 0x0060)
#define VIDEO_MSK_DECODE_STATUS_3_60H   		(0xFFFF)

/*
 * 70.  0x0F62
 * Decoder Engine Status Register 4
 */
#define REG_VIDEO_DECODE_STATUS_4_62H           (REG_VIDEO_BASE_EXT + 0x0060) //REG_VIDEO_BASE_EXT + 0x0062
#define VIDEO_MSK_DECODE_STATUS_4_62H   		(0xFFFF)

/*
 * 71.  0x0F64
 * Decoder Engine Status Register 5
 */
#define REG_VIDEO_DECODE_STATUS_5_64H           (REG_VIDEO_BASE_EXT + 0x0064)
#define VIDEO_MSK_DECODE_STATUS_5_64H   		(0x000F)

/*
 * 72.  0x0F66
 * Decoder Engine Status Register 6
 */
#define REG_VIDEO_DECODE_STATUS_6_66H           (REG_VIDEO_BASE_EXT + 0x0064) //REG_VIDEO_BASE_EXT + 0x0066
#define VIDEO_MSK_DECODE_STATUS_6_66H   		(0xFFFF)

/*
 * 73.  0x0F68
 * VLD Debug Info 0
 */
#define REG_VIDEO_VLD_DEBUG_INFO_0_68H          (REG_VIDEO_BASE_EXT + 0x0068)
#define VIDEO_MSK_VLD_DEBUG_INFO_0_68H   		(0xFFFF)

#define VIDEO_MASK_MACROBLOCK_X_COORDINATE      (0x3F80)        /* --11 1111 1000 0000 */
#define VIDEO_MASK_MACROBLOCK_Y_COORDINATE      (0x007F)        /* 0000 0000 0111 1111 */

/*
 * 74.  0x0F6A
 * VLD Debug Info 1
 */
#define REG_VIDEO_VLD_DEBUG_INFO_1_6AH          (REG_VIDEO_BASE_EXT + 0x0068) //REG_VIDEO_BASE_EXT + 0x006A
#define VIDEO_MSK_VLD_DEBUG_INFO_1_6AH   		(0xFFFF)

/*
 * 75.  0x0F6C
 * VLD Debug Info 2
 */
#define REG_VIDEO_VLD_DEBUG_INFO_2_6CH          (REG_VIDEO_BASE_EXT + 0x006C)
#define VIDEO_MSK_VLD_DEBUG_INFO_2_6CH   		(0xFFFF)

/*
 * 76.  0x0F6E
 * VLD Debug Info 3
 */
#define REG_VIDEO_VLD_DEBUG_INFO_3_6EH          (REG_VIDEO_BASE_EXT + 0x006C) //REG_VIDEO_BASE_EXT + 0x006E
#define VIDEO_MSK_VLD_DEBUG_INFO_3_6EH   		(0xFFFF)

#define VIDEO_MASK_VLD_ERROR                    (0x0010)        /* ---- ---- ---1 ---- */
/*
 * 77.  0x0F70
 * TC Debug Info 0
 */
#define REG_VIDEO_TC_DEBUG_INFO_0_70H           (REG_VIDEO_BASE_EXT + 0x0070)
#define VIDEO_MSK_TC_DEBUG_INFO_0_70H   		(0xFFFF)

/*
 * 78.  0x0F72
 * TC Debug Info 1
 */
#define REG_VIDEO_TC_DEBUG_INFO_1_72H           (REG_VIDEO_BASE_EXT + 0x0070) //REG_VIDEO_BASE_EXT + 0x0072
#define VIDEO_MSK_TC_DEBUG_INFO_1_72H   		(0xFFFF)

/*
 * 79.  0x0F74
 * MC Debug Info
 */
#define REG_VIDEO_MC_DEBUG_INFO_74H             (REG_VIDEO_BASE_EXT + 0x0074)
#define VIDEO_MSK_MC_DEBUG_INFO_74H   			(0xFFFF)

/*
 * 80.  0x0F76
 * DB Debug Info
 */
#define REG_VIDEO_DB_DEBUG_INFO_76H             (REG_VIDEO_BASE_EXT + 0x0074) //REG_VIDEO_BASE_EXT + 0x0076
#define VIDEO_MSK_DB_DEBUG_INFO_76H   			(0xFFFF)

/*
 * 81.  0x0F78
 * MVP Debug Info
 */
#define REG_VIDEO_MVP_DEBUG_INFO_78H            (REG_VIDEO_BASE_EXT + 0x0078)
#define VIDEO_MSK_MVP_DEBUG_INFO_78H   			(0xFFFF)

/*
 * 82.  0x0F7A
 * Arbiter and Engine Status Debug Info
 */
#define REG_VIDEO_ARBITER_DEBUG_INFO_7AH        (REG_VIDEO_BASE_EXT + 0x0078) //REG_VIDEO_BASE_EXT + 0x007A
#define VIDEO_MSK_ARBITER_DEBUG_INFO_7AH   		(0xFFFF)

/*
 * 83.  0x0F7C
 * Setup Debug Info
 */
#define REG_VIDEO_SETUP_DEBUG_INFO_7CH          (REG_VIDEO_BASE_EXT + 0x007C)
#define VIDEO_MSK_SETUP_DEBUG_INFO_7CH   		(0xFFFF)

#define VIDEO_MASK_MACROBLOCK_Y_COORDINATE_S    (0x00FF)        /* 0000 0000 1111 1111 */
#define VIDEO_MASK_MACROBLOCK_X_COORDINATE_S    (0xFF00)        /* 1111 1111 0000 0000 */

/*
 * 84.  0x0F7E
 * TC Debug Info 3
 */
#define REG_VIDEO_TC_DEBUG_INFO_3_7EH           (REG_VIDEO_BASE_EXT + 0x007C) //REG_VIDEO_BASE_EXT + 0x007E
#define VIDEO_MSK_TC_DEBUG_INFO_3_7EH   		(0xFFFF)

/*
 * 85.  0x0F80
 * TC Debug Info 4
 */
#define REG_VIDEO_TC_DEBUG_INFO_4_80H           (REG_VIDEO_BASE_EXT + 0x0080)
#define VIDEO_MSK_TC_DEBUG_INFO_4_80H   		(0xFFFF)

#define VIDEO_MASK_MACROBLOCK_X_COORDINATE_T    (0x7F00)        /* 0111 1111 0000 0000 */
#define VIDEO_MASK_MACROBLOCK_Y_COORDINATE_T    (0x007F)        /* 0000 0000 0111 1111 */

/*
 * 86.  0x0F82
 * REC Debug Info
 */
#define REG_VIDEO_REC_DEBUG_INFO_82H            (REG_VIDEO_BASE_EXT + 0x0080) //REG_VIDEO_BASE_EXT + 0x0082
#define VIDEO_MSK_REC_DEBUG_INFO_82H   			(0x0FFF)

/*
 * 87.  0x0F84
 * BIST Debug Info 0
 */
#define REG_VIDEO_BIST_DEBUG_INFO_0_84H         (REG_VIDEO_BASE_EXT + 0x0084)
#define VIDEO_MSK_BIST_DEBUG_INFO_0_84H   		(0xFFFF)

/*
 * 88.  0x0F86
 * BIST Debug Info 1
 */
#define REG_VIDEO_BIST_DEBUG_INFO_1_86H         (REG_VIDEO_BASE_EXT + 0x0084) //REG_VIDEO_BASE_EXT + 0x0086
#define VIDEO_MSK_BIST_DEBUG_INFO_1_86H   		(0x0003)

/*
 * 89.  0x0F88
 * CABAC Debug Info 0
 */
#define REG_VIDEO_CABAC_DEBUG_INFO_0_88H        (REG_VIDEO_BASE_EXT + 0x0088)
#define VIDEO_MSK_CABAC_DEBUG_INFO_0_88H   		(0xFFFF)

/*
 * 90.  0x0F8A
 * CABAC Debug Info 1
 */
#define REG_VIDEO_CABAC_DEBUG_INFO_1_8AH        (REG_VIDEO_BASE_EXT + 0x0088) //REG_VIDEO_BASE_EXT + 0x008A
#define VIDEO_MSK_CABAC_DEBUG_INFO_1_8AH   		(0xFFFF)

/*
 * 91.  0x0F8C
 * CABAC Debug Info 2
 */
#define REG_VIDEO_CABAC_DEBUG_INFO_2_8CH        (REG_VIDEO_BASE_EXT + 0x008C)
#define VIDEO_MSK_CABAC_DEBUG_INFO_2_8CH   		(0xFFFF)

/*
 * 92.  0x0F8E
 * CABAC Debug Info 3
 */
#define REG_VIDEO_CABAC_DEBUG_INFO_3_8EH        (REG_VIDEO_BASE_EXT + 0x008C) //REG_VIDEO_BASE_EXT + 0x008E
#define VIDEO_MSK_CABAC_DEBUG_INFO_3_8EH   		(0xFFFF)

/*
 * 0x0F08~0F42
 * Remap Address Table
 */
#define REG_VIDEO_REMAP_ADR_LUM_3_08H           (REG_VIDEO_BASE_EXT + 0x0008)
#define REG_VIDEO_REMAP_ADR_LUM_5_0AH           (REG_VIDEO_BASE_EXT + 0x0008) //REG_VIDEO_BASE_EXT + 0x000A
#define REG_VIDEO_REMAP_ADR_LUM_7_0CH           (REG_VIDEO_BASE_EXT + 0x000C)
#define REG_VIDEO_REMAP_ADR_LUM_9_0EH           (REG_VIDEO_BASE_EXT + 0x000C) //REG_VIDEO_BASE_EXT + 0x000E
#define REG_VIDEO_REMAP_ADR_LUM_11_10H          (REG_VIDEO_BASE_EXT + 0x0010)
#define REG_VIDEO_REMAP_ADR_LUM_13_12H          (REG_VIDEO_BASE_EXT + 0x0010) //REG_VIDEO_BASE_EXT + 0x0012
#define REG_VIDEO_REMAP_ADR_LUM_15_14H          (REG_VIDEO_BASE_EXT + 0x0014)
#define REG_VIDEO_REMAP_ADR_LUM_17_16H          (REG_VIDEO_BASE_EXT + 0x0014) //REG_VIDEO_BASE_EXT + 0x0016
#define REG_VIDEO_REMAP_ADR_LUM_19_18H          (REG_VIDEO_BASE_EXT + 0x0018)
#define REG_VIDEO_REMAP_ADR_LUM_21_1AH          (REG_VIDEO_BASE_EXT + 0x0018) //REG_VIDEO_BASE_EXT + 0x001A
#define REG_VIDEO_REMAP_ADR_LUM_23_1CH          (REG_VIDEO_BASE_EXT + 0x001C)
#define REG_VIDEO_REMAP_ADR_LUM_25_1EH          (REG_VIDEO_BASE_EXT + 0x001C) //REG_VIDEO_BASE_EXT + 0x001E
#define REG_VIDEO_REMAP_ADR_LUM_27_20H          (REG_VIDEO_BASE_EXT + 0x0020)
#define REG_VIDEO_REMAP_ADR_LUM_29_22H          (REG_VIDEO_BASE_EXT + 0x0020) //REG_VIDEO_BASE_EXT + 0x0022
#define REG_VIDEO_REMAP_ADR_LUM_31_24H          (REG_VIDEO_BASE_EXT + 0x0024)
#define REG_VIDEO_REMAP_ADR_CHR_3_26H           (REG_VIDEO_BASE_EXT + 0x0024) //REG_VIDEO_BASE_EXT + 0x0026
#define REG_VIDEO_REMAP_ADR_CHR_5_28H           (REG_VIDEO_BASE_EXT + 0x0028)
#define REG_VIDEO_REMAP_ADR_CHR_7_2AH           (REG_VIDEO_BASE_EXT + 0x0028) //REG_VIDEO_BASE_EXT + 0x002A
#define REG_VIDEO_REMAP_ADR_CHR_9_2CH           (REG_VIDEO_BASE_EXT + 0x002C)
#define REG_VIDEO_REMAP_ADR_CHR_11_2EH          (REG_VIDEO_BASE_EXT + 0x002C) //REG_VIDEO_BASE_EXT + 0x002E
#define REG_VIDEO_REMAP_ADR_CHR_13_30H          (REG_VIDEO_BASE_EXT + 0x0030)
#define REG_VIDEO_REMAP_ADR_CHR_15_32H          (REG_VIDEO_BASE_EXT + 0x0030) //REG_VIDEO_BASE_EXT + 0x0032
#define REG_VIDEO_REMAP_ADR_CHR_17_34H          (REG_VIDEO_BASE_EXT + 0x0034)
#define REG_VIDEO_REMAP_ADR_CHR_19_36H          (REG_VIDEO_BASE_EXT + 0x0034) //REG_VIDEO_BASE_EXT + 0x0036
#define REG_VIDEO_REMAP_ADR_CHR_21_38H          (REG_VIDEO_BASE_EXT + 0x0038)
#define REG_VIDEO_REMAP_ADR_CHR_23_3AH          (REG_VIDEO_BASE_EXT + 0x0038) //REG_VIDEO_BASE_EXT + 0x003A
#define REG_VIDEO_REMAP_ADR_CHR_25_3CH          (REG_VIDEO_BASE_EXT + 0x003C)
#define REG_VIDEO_REMAP_ADR_CHR_27_3EH          (REG_VIDEO_BASE_EXT + 0x003C) //REG_VIDEO_BASE_EXT + 0x003E
#define REG_VIDEO_REMAP_ADR_CHR_29_40H          (REG_VIDEO_BASE_EXT + 0x0040)
#define REG_VIDEO_REMAP_ADR_CHR_31_42H          (REG_VIDEO_BASE_EXT + 0x0040) //REG_VIDEO_BASE_EXT + 0x0042     

#define REG_VIDEO_REMAP_ADR_ENABLE_44H          (REG_VIDEO_BASE_EXT + 0x0044)

#ifdef __cplusplus
}
#endif

#endif //_VIDEO_REGISTER_H_
