{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554262734902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554262734902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 12:38:54 2019 " "Processing started: Wed Apr 03 12:38:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554262734902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554262734902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4bit_half_adder -c 4bit_half_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4bit_half_adder -c 4bit_half_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554262734902 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554262735379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-Dataflow " "Found design unit 1: half_adder-Dataflow" {  } { { "half_adder.vhd" "" { Text "D:/VHDL/4_02_ex013_4bit_half_adder/4bit_half_adder/half_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554262735823 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "D:/VHDL/4_02_ex013_4bit_half_adder/4bit_half_adder/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554262735823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554262735823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_v.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_v.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_v " "Found entity 1: full_adder_v" {  } { { "full_adder_v.bdf" "" { Schematic "D:/VHDL/4_02_ex013_4bit_half_adder/4bit_half_adder/full_adder_v.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554262735823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554262735823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_adder " "Found entity 1: 4bit_adder" {  } { { "4bit_adder.bdf" "" { Schematic "D:/VHDL/4_02_ex013_4bit_half_adder/4bit_half_adder/4bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554262735823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554262735823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fourbit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/fourbit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbit_adder-sample " "Found design unit 1: fourbit_adder-sample" {  } { { "output_files/fourbit_adder.vhd" "" { Text "D:/VHDL/4_02_ex013_4bit_half_adder/4bit_half_adder/output_files/fourbit_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554262735829 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbit_adder " "Found entity 1: fourbit_adder" {  } { { "output_files/fourbit_adder.vhd" "" { Text "D:/VHDL/4_02_ex013_4bit_half_adder/4bit_half_adder/output_files/fourbit_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554262735829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554262735829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fourbit_adder " "Elaborating entity \"fourbit_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554262735863 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "add_sum\[2\] fourbit_adder.vhd(11) " "Using initial value X (don't care) for net \"add_sum\[2\]\" at fourbit_adder.vhd(11)" {  } { { "output_files/fourbit_adder.vhd" "" { Text "D:/VHDL/4_02_ex013_4bit_half_adder/4bit_half_adder/output_files/fourbit_adder.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554262735879 "|fourbit_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder half_adder:u0 " "Elaborating entity \"half_adder\" for hierarchy \"half_adder:u0\"" {  } { { "output_files/fourbit_adder.vhd" "u0" { Text "D:/VHDL/4_02_ex013_4bit_half_adder/4bit_half_adder/output_files/fourbit_adder.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554262735912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.vhd 2 1 " "Using design file full_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Structural " "Found design unit 1: full_adder-Structural" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/4_02_ex013_4bit_half_adder/4bit_half_adder/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554262735929 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/4_02_ex013_4bit_half_adder/4bit_half_adder/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554262735929 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1554262735929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:u1 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:u1\"" {  } { { "output_files/fourbit_adder.vhd" "u1" { Text "D:/VHDL/4_02_ex013_4bit_half_adder/4bit_half_adder/output_files/fourbit_adder.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554262735929 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "org OR_Gate " "Node instance \"org\" instantiates undefined entity \"OR_Gate\"" {  } { { "full_adder.vhd" "org" { Text "D:/VHDL/4_02_ex013_4bit_half_adder/4bit_half_adder/full_adder.vhd" 30 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554262736004 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "org OR_Gate " "Node instance \"org\" instantiates undefined entity \"OR_Gate\"" {  } { { "full_adder.vhd" "org" { Text "D:/VHDL/4_02_ex013_4bit_half_adder/4bit_half_adder/full_adder.vhd" 30 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554262736004 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "org OR_Gate " "Node instance \"org\" instantiates undefined entity \"OR_Gate\"" {  } { { "full_adder.vhd" "org" { Text "D:/VHDL/4_02_ex013_4bit_half_adder/4bit_half_adder/full_adder.vhd" 30 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554262736004 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554262736153 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 03 12:38:56 2019 " "Processing ended: Wed Apr 03 12:38:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554262736153 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554262736153 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554262736153 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554262736153 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554262736769 ""}
