// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2020 Rockchip Electronics Co. Ltd.
 *
 * Author: Dingxian Wen <shawn.wen@rock-chips.com>
 */

#ifndef __RK628_CSI_H
#define __RK628_CSI_H

/* --------- EDID and HDCP KEY ------- */
#define EDID_BASE			0x000a0000
#define HDCP_KEY_BASE			0x000a8000
#define KEY_MAX_REGISTER		0x000a8490

/* --------- GPIO0 REG --------------- */
#define GPIO0_SWPORT_DDR_L		0xd0008

/* --------- HDMI RX REG ------------- */
#define HDMI_RX_BASE			0x00030000
#define HDMI_RX_HDMI_SETUP_CTRL     	(HDMI_RX_BASE + 0x0000)
#define HOT_PLUG_DETECT_INPUT_A_MASK    BIT(24)
#define HOT_PLUG_DETECT_INPUT_A(x)	UPDATE(x, 24, 24)
#define HOT_PLUG_DETECT_MASK       	BIT(0)
#define HOT_PLUG_DETECT(x)		UPDATE(x, 0, 0)
#define HDMI_RX_HDMI_TIMER_CTRL     	(HDMI_RX_BASE + 0x0008)
#define HDMI_RX_HDMI_RES_OVR     	(HDMI_RX_BASE + 0x0010)
#define HDMI_RX_HDMI_PLL_FRQSET2    	(HDMI_RX_BASE + 0x0020)
#define HDMI_RX_HDMI_PCB_CTRL       	(HDMI_RX_BASE + 0x0038)
#define SEL_PIXCLKSRC(x)		UPDATE(x, 19, 18)
#define INPUT_SELECT_MASK		BIT(16)
#define INPUT_SELECT(x)			UPDATE(x, 16, 16)
#define HDMI_RX_HDMI_PHS_CTR       	(HDMI_RX_BASE + 0x0040)
#define HDMI_RX_HDMI_EQ_MEAS_CTRL       (HDMI_RX_BASE + 0x005c)
#define HDMI_RX_HDMI_CTRL       	(HDMI_RX_BASE + 0x0064)
#define HDMI_RX_HDMI_MODE_RECOVER   	(HDMI_RX_BASE + 0x0080)
#define SPIKE_FILTER_EN_MASK       	BIT(18)
#define SPIKE_FILTER_EN(x)		UPDATE(x, 18, 18)
#define DVI_MODE_HYST_MASK       	GENMASK(17, 13)
#define DVI_MODE_HYST(x)		UPDATE(x, 17, 13)
#define HDMI_MODE_HYST_MASK       	GENMASK(12, 8)
#define HDMI_MODE_HYST(x)		UPDATE(x, 12, 8)
#define HDMI_MODE_MASK       		GENMASK(7, 6)
#define HDMI_MODE(x)			UPDATE(x, 7, 6)
#define GB_DET_MASK       		GENMASK(5, 4)
#define GB_DET(x)			UPDATE(x, 5, 4)
#define EESS_OESS_MASK       		GENMASK(3, 2)
#define EESS_OESS(x)			UPDATE(x, 3, 2)
#define SEL_CTL01_MASK       		GENMASK(1, 0)
#define SEL_CTL01(x)			UPDATE(x, 1, 0)
#define HDMI_RX_HDMI_ERROR_PROTECT  	(HDMI_RX_BASE + 0x0084)
#define RG_BLOCK_OFF(x)			UPDATE(x, 20, 20)
#define BLOCK_OFF(x)       		UPDATE(x, 19, 19)
#define VALID_MODE(x)      		UPDATE(x, 18, 16)
#define CTRL_FILT_SENS(x)  		UPDATE(x, 13, 12)
#define VS_FILT_SENS(x)    		UPDATE(x, 11, 10)
#define HS_FILT_SENS(x)    		UPDATE(x, 9, 8)
#define DE_MEASURE_MODE(x) 		UPDATE(x, 7, 6)
#define DE_REGEN(x)        		UPDATE(x, 5, 5)
#define DE_FILTER_SENS(x) 		UPDATE(x, 4, 3)
#define HDMI_RX_HDMI_ERD_STS      	(HDMI_RX_BASE + 0x0088)
#define HDMI_RX_HDMI_SYNC_CTRL      	(HDMI_RX_BASE + 0x0090)
#define VS_POL_ADJ_MODE_MASK       	GENMASK(4, 3)
#define VS_POL_ADJ_MODE(x)		UPDATE(x, 4, 3)
#define HS_POL_ADJ_MODE_MASK       	GENMASK(2, 1)
#define HS_POL_ADJ_MODE(x)		UPDATE(x, 2, 1)
#define HDMI_RX_HDMI_CKM_EVLTM		(HDMI_RX_BASE + 0x0094)
#define HDMI_RX_HDMI_CKM_F		(HDMI_RX_BASE + 0x0098)
#define HDMI_RX_HDMI_CKM_RESULT		(HDMI_RX_BASE + 0x009c)
#define HDMI_RX_HDMI_RESMPL_CTRL    	(HDMI_RX_BASE + 0x00a4)
#define HDMI_RX_HDMI_DCM_CTRL       	(HDMI_RX_BASE + 0x00a8)
#define DCM_DEFAULT_PHASE(x)		UPDATE(x, 18, 18)
#define DCM_COLOUR_DEPTH_SEL(x)		UPDATE(x, 12, 12)
#define DCM_COLOUR_DEPTH(x)		UPDATE(x, 11, 8)
#define DCM_GCP_ZERO_FIELDS(x)		UPDATE(x, 5, 2)
#define HDMI_RX_HDCP_CTRL		(HDMI_RX_BASE + 0x00c0)
#define HDCP_ENABLE_MASK     		BIT(24)
#define HDCP_ENABLE(x)			UPDATE(x, 24, 24)
#define FREEZE_HDCP_FSM_MASK     	BIT(21)
#define FREEZE_HDCP_FSM(x)		UPDATE(x, 21, 21)
#define FREEZE_HDCP_STATE_MASK       	GENMASK(20, 15)
#define FREEZE_HDCP_STATE(x)		UPDATE(x, 20, 15)
#define HDCP_CTL_MASK       		GENMASK(9, 8)
#define HDCP_CTL(x)			UPDATE(x, 9, 8)
#define HDCP_RI_RATE_MASK       	GENMASK(7, 6)
#define HDCP_RI_RATE(x)			UPDATE(x, 7, 6)
#define HDMI_MODE_ENABLE_MASK     	BIT(2)
#define HDMI_MODE_ENABLE(x)		UPDATE(x, 2, 2)
#define KEY_DECRIPT_ENABLE_MASK     	BIT(1)
#define KEY_DECRIPT_ENABLE(x)		UPDATE(x, 1, 1)
#define HDCP_ENC_EN_MASK		BIT(0)
#define HDCP_ENC_EN(x)			UPDATE(x, 0, 0)
#define HDMI_RX_HDCP_SETTINGS		(HDMI_RX_BASE + 0x00c4)
#define HDMI_RX_HDCP_KIDX		(HDMI_RX_BASE + 0x00d4)
#define HDMI_RX_HDCP_DBG		(HDMI_RX_BASE + 0x00e0)
#define HDMI_RX_HDCP_AN0		(HDMI_RX_BASE + 0x00f0)
#define HDMI_RX_HDCP_STS		(HDMI_RX_BASE + 0x00fc)
#define HDMI_RX_MD_HCTRL1           	(HDMI_RX_BASE + 0x0140)
#define HACT_PIX_ITH(x)			UPDATE(x, 10, 8)
#define HACT_PIX_SRC(x)			UPDATE(x, 5, 5)
#define HTOT_PIX_SRC(x)			UPDATE(x, 4, 4)
#define HDMI_RX_MD_HCTRL2           	(HDMI_RX_BASE + 0x0144)
#define HS_CLK_ITH(x)			UPDATE(x, 14, 12)
#define HTOT32_CLK_ITH(x)		UPDATE(x, 9, 8)
#define VS_ACT_TIME(x)			UPDATE(x, 5, 5)
#define HS_ACT_TIME(x)			UPDATE(x, 4, 3)
#define H_START_POS(x)			UPDATE(x, 1, 0)
#define HDMI_RX_MD_HT1			(HDMI_RX_BASE + 0x014c)
#define HDMI_RX_MD_HACT_PX		(HDMI_RX_BASE + 0x0150)
#define HDMI_RX_MD_VCTRL            	(HDMI_RX_BASE + 0x0158)
#define V_OFFS_LIN_MODE(x)		UPDATE(x, 4, 4)
#define V_EDGE(x)			UPDATE(x, 1, 1)
#define V_MODE(x)			UPDATE(x, 0, 0)
#define HDMI_RX_MD_VSC            	(HDMI_RX_BASE + 0x015c)
#define HDMI_RX_MD_VOL			(HDMI_RX_BASE + 0x0164)
#define HDMI_RX_MD_VAL			(HDMI_RX_BASE + 0x0168)
#define HDMI_RX_MD_VTH              	(HDMI_RX_BASE + 0x016c)
#define VOFS_LIN_ITH(x)			UPDATE(x, 11, 10)
#define VACT_LIN_ITH(x)			UPDATE(x, 9, 8)
#define VTOT_LIN_ITH(x)			UPDATE(x, 7, 6)
#define VS_CLK_ITH(x)			UPDATE(x, 5, 3)
#define VTOT_CLK_ITH(x)			UPDATE(x, 2, 0)
#define HDMI_RX_MD_VTL			(HDMI_RX_BASE + 0x0170)
#define HDMI_RX_MD_IL_POL           	(HDMI_RX_BASE + 0x017c)
#define FAFIELDDET_EN(x)		UPDATE(x, 2, 2)
#define FIELD_POL_MODE(x) 		UPDATE(x, 1, 0)
#define HDMI_RX_MD_STS			(HDMI_RX_BASE + 0x0180)
#define ILACE_STS			BIT(3)
#define HDMI_RX_AUD_CTRL		(HDMI_RX_BASE + 0x0200)
#define HDMI_RX_AUD_PLL_CTRL		(HDMI_RX_BASE + 0x0208)
#define PLL_LOCK_TOGGLE_DIV_MASK	GENMASK(27, 24)
#define PLL_LOCK_TOGGLE_DIV(x)		UPDATE(x, 27, 24)
#define HDMI_RX_AUD_CLK_CTRL		(HDMI_RX_BASE + 0x0214)
#define CTS_N_REF_MASK			BIT(4)
#define CTS_N_REF(x)			UPDATE(x, 4, 4)
#define HDMI_RX_AUD_FIFO_CTRL       	(HDMI_RX_BASE + 0x0240)
#define AFIF_SUBPACKET_DESEL_MASK	GENMASK(27, 24)
#define AFIF_SUBPACKET_DESEL(x)		UPDATE(x, 27, 24)
#define AFIF_SUBPACKETS_MASK		BIT(16)
#define AFIF_SUBPACKETS(x)		UPDATE(x, 16, 16)
#define HDMI_RX_AUD_FIFO_TH         	(HDMI_RX_BASE + 0x0244)
#define AFIF_TH_START_MASK		GENMASK(26, 18)
#define AFIF_TH_START(x)		UPDATE(x, 26, 18)
#define AFIF_TH_MAX_MASK		GENMASK(17, 9)
#define AFIF_TH_MAX(x)			UPDATE(x, 17, 9)
#define AFIF_TH_MIN_MASK		GENMASK(8, 0)
#define AFIF_TH_MIN(x)			UPDATE(x, 8, 0)
#define HDMI_RX_AUD_CHEXTR_CTRL     	(HDMI_RX_BASE + 0x0254)
#define AUD_LAYOUT_CTRL(x)		UPDATE(x, 1, 0)
#define HDMI_RX_AUD_MUTE_CTRL       	(HDMI_RX_BASE + 0x0258)
#define APPLY_INT_MUTE(x) 		UPDATE(x, 31, 31)
#define APORT_SHDW_CTRL(x)		UPDATE(x, 22, 21)
#define AUTO_ACLK_MUTE(x) 		UPDATE(x, 20, 19)
#define AUD_MUTE_SPEED(x) 		UPDATE(x, 16, 10)
#define AUD_AVMUTE_EN(x)  		UPDATE(x, 7, 7)
#define AUD_MUTE_SEL(x)   		UPDATE(x, 6, 5)
#define AUD_MUTE_MODE(x)  		UPDATE(x, 4, 3)
#define HDMI_RX_AUD_FIFO_FILLSTS1	(HDMI_RX_BASE + 0x025c)
#define HDMI_RX_AUD_SAO_CTRL		(HDMI_RX_BASE + 0x0260)
#define I2S_LPCM_BPCUV_MASK		BIT(11)
#define I2S_LPCM_BPCUV(x)		UPDATE(x, 11, 11)
#define I2S_32_16_MASK			BIT(0)
#define I2S_32_16(x)			UPDATE(x, 0, 0)
#define HDMI_RX_AUD_PAO_CTRL        	(HDMI_RX_BASE + 0x0264)
#define PAO_RATE(x)			UPDATE(x, 17, 16)
#define HDMI_RX_AUD_FIFO_STS		(HDMI_RX_BASE + 0x027c)
#define HDMI_RX_AUDPLL_GEN_CTS		(HDMI_RX_BASE + 0x0280)
#define HDMI_RX_AUDPLL_GEN_N 		(HDMI_RX_BASE + 0x0284)
#define HDMI_RX_SNPS_PHYG3_CTRL     	(HDMI_RX_BASE + 0x02c0)
#define PORTSELECT(x)			UPDATE(x, 3, 2)
#define HDMI_RX_PDEC_CTRL           	(HDMI_RX_BASE + 0x0300)
#define PFIFO_STORE_FILTER_EN_MASK	BIT(31)
#define PFIFO_STORE_FILTER_EN(x)	UPDATE(x, 31, 31)
#define PFIFO_STORE_DRM_IF_MASK    	BIT(29)
#define PFIFO_STORE_DRM_IF(x)       	UPDATE(x, 29, 29)
#define PFIFO_STORE_AMP_MASK	      	BIT(28)
#define PFIFO_STORE_AMP(x)       	UPDATE(x, 28, 28)
#define PFIFO_STORE_NTSCVBI_IF_MASK	BIT(27)
#define PFIFO_STORE_NTSCVBI_IF(x)	UPDATE(x, 27, 27)
#define PFIFO_STORE_MPEGS_IF_MASK  	BIT(26)
#define PFIFO_STORE_MPEGS_IF(x)       	UPDATE(x, 26, 26)
#define PFIFO_STORE_AUD_IF_MASK    	BIT(25)
#define PFIFO_STORE_AUD_IF(x)       	UPDATE(x, 25, 25)
#define PFIFO_STORE_SPD_IF_MASK    	BIT(24)
#define PFIFO_STORE_SPD_IF(x)       	UPDATE(x, 24, 24)
#define PFIFO_STORE_AVI_IF_MASK    	BIT(23)
#define PFIFO_STORE_AVI_IF(x)       	UPDATE(x, 23, 23)
#define PFIFO_STORE_VS_IF_MASK     	BIT(22)
#define PFIFO_STORE_VS_IF(x)       	UPDATE(x, 22, 22)
#define PFIFO_STORE_GMTP_MASK      	BIT(21)
#define PFIFO_STORE_GMTP(x)       	UPDATE(x, 21, 21)
#define PFIFO_STORE_ISRC2_MASK     	BIT(20)
#define PFIFO_STORE_ISRC2(x)       	UPDATE(x, 20, 20)
#define PFIFO_STORE_ISRC1_MASK     	BIT(19)
#define PFIFO_STORE_ISRC1(x)       	UPDATE(x, 19, 19)
#define PFIFO_STORE_ACP_MASK       	BIT(18)
#define PFIFO_STORE_ACP(x)       	UPDATE(x, 18, 18)
#define PFIFO_STORE_GCP_MASK    	BIT(17)
#define PFIFO_STORE_GCP(x)       	UPDATE(x, 17, 17)
#define PFIFO_STORE_ACR_MASK       	BIT(16)
#define PFIFO_STORE_ACR(x)		UPDATE(x, 16, 16)
#define PDEC_BCH_EN_MASK		BIT(0)
#define PDEC_BCH_EN(x)			UPDATE(x, 0, 0)
#define HDMI_RX_PDEC_FIFO_CFG       	(HDMI_RX_BASE + 0x0304)
#define HDMI_RX_PDEC_AUDIODET_CTRL  	(HDMI_RX_BASE + 0x0310)
#define AUDIODET_THRESHOLD(x)		UPDATE(x, 13, 9)
#define HDMI_RX_PDEC_ACRM_CTRL      	(HDMI_RX_BASE + 0x0330)
#define DELTACTS_IRQTRIG(x)		UPDATE(x, 4, 2)
#define HDMI_RX_PDEC_ERR_FILTER     	(HDMI_RX_BASE + 0x033c)
#define HDMI_RX_PDEC_ASP_CTRL       	(HDMI_RX_BASE + 0x0340)
#define HDMI_RX_PDEC_GCP_AVMUTE       	(HDMI_RX_BASE + 0x0380)
#define HDMI_RX_PDEC_AVI_PB		(HDMI_RX_BASE + 0x03a4)
#define VIDEO_FORMAT_MASK		GENMASK(6, 5)
#define VIDEO_FORMAT(x)			UPDATE(x, 6, 5)
#define ACT_INFO_PRESENT_MASK		BIT(4)
#define HDMI_RX_PDEC_ACR_CTS		(HDMI_RX_BASE + 0x0390)
#define HDMI_RX_PDEC_ACR_N		(HDMI_RX_BASE + 0x0394)
#define HDMI_RX_PDEC_AIF_CTRL		(HDMI_RX_BASE + 0x03c0)
#define FC_LFE_EXCHG(x)			UPDATE(x, 18, 18)
#define HDMI_RX_PDEC_AIF_PB0		(HDMI_RX_BASE + 0x03c8)

#define HDMI_RX_HDMI20_CONTROL		(HDMI_RX_BASE + 0x0800)
#define PVO1UNMUTE(x)			UPDATE(x, 29, 29)
#define PIXELMODE(x)			UPDATE(x, 28, 28)
#define CTRLCHECKEN(x)			UPDATE(x, 8, 8)
#define SCDC_ENABLE(x)			UPDATE(x, 4, 4)
#define SCRAMBEN_SEL(x)			UPDATE(x, 1, 0)
#define HDMI_RX_SCDC_I2CCONFIG	    	(HDMI_RX_BASE + 0x0804)
#define I2CSPIKESUPPR(x)		UPDATE(x, 25, 24)
#define HDMI_RX_SCDC_CONFIG         	(HDMI_RX_BASE + 0x0808)
#define POWERPROVIDED_MASK		BIT(0)
#define HDMI_RX_CHLOCK_CONFIG       	(HDMI_RX_BASE + 0x080c)
#define CHLOCKMAXER(x)			UPDATE(x, 29, 20)
#define MILISECTIMERLIMIT(x)		UPDATE(x, 15, 0)
#define HDMI_RX_HDCP22_CONTROL		(HDMI_RX_BASE + 0x081c)
#define HDMI_RX_SCDC_REGS0		(HDMI_RX_BASE + 0x0820)
#define HDMI_RX_SCDC_REGS1		(HDMI_RX_BASE + 0x0824)
#define HDMI_RX_SCDC_REGS2		(HDMI_RX_BASE + 0x0828)
#define HDMI_RX_SCDC_REGS3		(HDMI_RX_BASE + 0x082c)
#define HDMI_RX_SCDC_WRDATA0        	(HDMI_RX_BASE + 0x0860)
#define MANUFACTUREROUI(x)		UPDATE(x, 31, 8)
#define SINKVERSION(x)			UPDATE(x, 7, 0)

#define HDMI_RX_HDMI2_IEN_CLR		(HDMI_RX_BASE + 0x0f60)
#define HDMI_RX_HDMI2_ISTS		(HDMI_RX_BASE + 0x0f68)
#define HDMI_RX_PDEC_IEN_CLR		(HDMI_RX_BASE + 0x0f78)
#define AVI_RCV_ENCLR			BIT(18)
#define HDMI_RX_PDEC_IEN_SET		(HDMI_RX_BASE + 0x0f7c)
#define AVI_RCV_ENSET			BIT(18)
#define HDMI_RX_PDEC_ISTS		(HDMI_RX_BASE + 0x0f80)
#define AVI_RCV_ISTS			BIT(18)
#define HDMI_RX_PDEC_IEN		(HDMI_RX_BASE + 0x0f84)
#define HDMI_RX_PDEC_ICLR		(HDMI_RX_BASE + 0x0f88)
#define HDMI_RX_PDEC_ISET		(HDMI_RX_BASE + 0x0f8c)
#define HDMI_RX_AUD_CEC_IEN_CLR		(HDMI_RX_BASE + 0x0f90)
#define HDMI_RX_AUD_CEC_IEN		(HDMI_RX_BASE + 0x0f9c)
#define HDMI_RX_AUD_FIFO_IEN_CLR	(HDMI_RX_BASE + 0x0fa8)
#define HDMI_RX_AUD_FIFO_IEN_SET	(HDMI_RX_BASE + 0x0fac)
#define HDMI_RX_AUD_FIFO_ISTS		(HDMI_RX_BASE + 0x0fb0)
#define HDMI_RX_AUD_FIFO_IEN		(HDMI_RX_BASE + 0x0fb4)
#define HDMI_RX_AUD_FIFO_ICLR		(HDMI_RX_BASE + 0x0fb8)
#define HDMI_RX_MD_IEN_CLR		(HDMI_RX_BASE + 0x0fc0)
#define HDMI_RX_MD_IEN_SET		(HDMI_RX_BASE + 0x0fc4)
#define VACT_LIN_ENSET			BIT(9)
#define HACT_PIX_ENSET			BIT(6)
#define HDMI_RX_MD_ISTS			(HDMI_RX_BASE + 0x0fc8)
#define VACT_LIN_ISTS			BIT(9)
#define HACT_PIX_ISTS			BIT(6)
#define DE_ACTIVITY_ISTS		BIT(2)
#define VS_ACT_ISTS			BIT(1)
#define HS_ACT_ISTS			BIT(0)
#define HDMI_RX_MD_IEN			(HDMI_RX_BASE + 0x0fcc)
#define HDMI_RX_MD_ICLR			(HDMI_RX_BASE + 0x0fd0)
#define HDMI_RX_MD_ISET			(HDMI_RX_BASE + 0x0fd4)
#define HDMI_RX_HDMI_IEN_CLR        	(HDMI_RX_BASE + 0x0fd8)
#define HDMI_RX_HDMI_IEN_SET		(HDMI_RX_BASE + 0x0fdc)
#define HDMI_RX_HDMI_ISTS		(HDMI_RX_BASE + 0x0fe0)
#define HDMI_RX_HDMI_IEN		(HDMI_RX_BASE + 0x0fe4)
#define HDMI_RX_HDMI_ICLR		(HDMI_RX_BASE + 0x0fe8)
#define HDCP_DKSET_DONE_ISTS_MASK	BIT(31)
#define HDMI_RX_DMI_SW_RST		(HDMI_RX_BASE + 0x0ff0)
#define HDMI_RX_DMI_DISABLE_IF		(HDMI_RX_BASE + 0x0ff4)
#define VID_ENABLE(x)			UPDATE(x, 7, 7)
#define VID_ENABLE_MASK			BIT(7)

#define HDMI_RX_IVECTOR_INDEX_CB	(HDMI_RX_BASE + 0x32e4)
#define HDMIRX_MAX_REGISTER		HDMI_RX_IVECTOR_INDEX_CB

/* --------- MIPI CSI REG ------------ */
#define CSITX_BASE			0x00040000
#define CSITX_CONFIG_DONE		(CSITX_BASE + 0x0000)
#define CONFIG_DONE_IMD			BIT(4)
#define CONFIG_DONE			BIT(0)
#define CSITX_CSITX_EN			(CSITX_BASE + 0x0004)
#define VOP_YU_SWAP_MASK		BIT(14)
#define VOP_YU_SWAP(x)			UPDATE(x, 14, 14)
#define VOP_UV_SWAP_MASK		BIT(13)
#define VOP_UV_SWAP(x)			UPDATE(x, 13, 13)
#define VOP_YUV422_EN_MASK		BIT(12)
#define VOP_YUV422_EN(x)		UPDATE(x, 12, 12)
#define VOP_P2_EN_MASK			BIT(8)
#define VOP_P2_EN(x)			UPDATE(x, 8, 8)
#define LANE_NUM_MASK			GENMASK(5, 4)
#define LANE_NUM(x)			UPDATE(x, 5, 4)
#define DPHY_EN_MASK			BIT(2)
#define DPHY_EN(x)			UPDATE(x, 2, 2)
#define CSITX_EN_MASK			BIT(0)
#define CSITX_EN(x)			UPDATE(x, 0, 0)
#define CSITX_CSITX_VERSION		(CSITX_BASE + 0x0008)
#define CSITX_SYS_CTRL0_IMD		(CSITX_BASE + 0x0010)
#define CSITX_SYS_CTRL1			(CSITX_BASE + 0x0014)
#define BYPASS_SELECT_MASK		BIT(0)
#define BYPASS_SELECT(x)		UPDATE(x, 0, 0)
#define CSITX_SYS_CTRL2			(CSITX_BASE + 0x0018)
#define VOP_WHOLE_FRM_EN		BIT(5)
#define VSYNC_ENABLE			BIT(0)
#define CSITX_SYS_CTRL3_IMD		(CSITX_BASE + 0x001c)
#define CONT_MODE_CLK_CLR_MASK		BIT(8)
#define CONT_MODE_CLK_CLR(x)		UPDATE(x, 8, 8)
#define CONT_MODE_CLK_SET_MASK		BIT(4)
#define CONT_MODE_CLK_SET(x)		UPDATE(x, 4, 4)
#define NON_CONTINOUS_MODE_MASK		BIT(0)
#define NON_CONTINOUS_MODE(x)		UPDATE(x, 0, 0)
#define CSITX_TIMING_HPW_PADDING_NUM	(CSITX_BASE + 0x0030)
#define CSITX_VOP_PATH_CTRL		(CSITX_BASE + 0x0040)
#define VOP_WC_USERDEFINE_MASK		GENMASK(31, 16)
#define VOP_WC_USERDEFINE(x)		UPDATE(x, 31, 16)
#define VOP_DT_USERDEFINE_MASK		GENMASK(13, 8)
#define VOP_DT_USERDEFINE(x)		UPDATE(x, 13, 8)
#define VOP_PIXEL_FORMAT_MASK		GENMASK(7, 4)
#define VOP_PIXEL_FORMAT(x)		UPDATE(x, 7, 4)
#define VOP_WC_USERDEFINE_EN_MASK	BIT(3)
#define VOP_WC_USERDEFINE_EN(x)		UPDATE(x, 3, 3)
#define VOP_DT_USERDEFINE_EN_MASK	BIT(1)
#define VOP_DT_USERDEFINE_EN(x)		UPDATE(x, 1, 1)
#define VOP_PATH_EN_MASK		BIT(0)
#define VOP_PATH_EN(x)			UPDATE(x, 0, 0)
#define CSITX_VOP_PATH_PKT_CTRL		(CSITX_BASE + 0x0050)
#define CSITX_CSITX_STATUS0		(CSITX_BASE + 0x0070)
#define CSITX_CSITX_STATUS1		(CSITX_BASE + 0x0074)
#define STOPSTATE_LANE3			BIT(7)
#define STOPSTATE_LANE2			BIT(6)
#define STOPSTATE_LANE1			BIT(5)
#define STOPSTATE_LANE0			BIT(4)
#define STOPSTATE_CLK			BIT(1)
#define DPHY_PLL_LOCK			BIT(0)
#define CSITX_ERR_INTR_EN_IMD		(CSITX_BASE + 0x0090)
#define CSITX_ERR_INTR_CLR_IMD		(CSITX_BASE + 0x0094)
#define CSITX_ERR_INTR_STATUS_IMD	(CSITX_BASE + 0x0098)
#define CSITX_ERR_INTR_RAW_STATUS_IMD	(CSITX_BASE + 0x009c)
#define CSITX_LPDT_DATA_IMD		(CSITX_BASE + 0x00a8)
#define CSITX_DPHY_CTRL			(CSITX_BASE + 0x00b0)
#define CSI_DPHY_EN_MASK		GENMASK(7, 3)
#define CSI_DPHY_EN(x)			UPDATE(x, 7, 3)
#define DPHY_ENABLECLK			BIT(3)
#define CSI_MAX_REGISTER		CSITX_DPHY_CTRL

#endif
