VCode_ShowWithRRU {{
  Entry block: 0
Block 0:
  (original IR block: block0)
  (successor: Block 1)
  (instruction range: 0 .. 6)
  Inst 0:   pushq   %rbp
  Inst 1:   unwind PushFrameRegs { offset_upward_to_caller_sp: 16 }
  Inst 2:   movq    %rsp, %rbp
  Inst 3:   unwind DefineNewFrame { offset_upward_to_caller_sp: 16, offset_downward_to_clobbers: 0 }
  Inst 4:   sarl    $1, %esi
  Inst 5:   jmp     label1
Block 1:
  (original IR block: block6)
  (successor: Block 2)
  (successor: Block 3)
  (successor: Block 5)
  (successor: Block 7)
  (instruction range: 6 .. 8)
  Inst 6:   cmpl    $3, %esi
  Inst 7:   br_table %rsi
Block 2:
  (original IR block: block5)
  (instruction range: 8 .. 9)
      (safepoint: slots [] with EmitState EmitState { virtual_sp_offset: 0, nominal_sp_to_fp: 0, stack_map: None, cur_srcloc: SourceLoc(4294967295) })
  Inst 8:   ud2 unreachable
Block 3:
  (original IR block: block3)
  (successor: Block 4)
  (instruction range: 9 .. 11)
  Inst 9:   movl    $1, %esi
  Inst 10:   jmp     label4
Block 4:
  (successor: Block 9)
  (instruction range: 11 .. 12)
  Inst 11:   jmp     label9
Block 5:
  (original IR block: block2)
  (successor: Block 6)
  (instruction range: 12 .. 14)
  Inst 12:   movl    $3, %esi
  Inst 13:   jmp     label6
Block 6:
  (successor: Block 9)
  (instruction range: 14 .. 15)
  Inst 14:   jmp     label9
Block 7:
  (original IR block: block1)
  (successor: Block 8)
  (instruction range: 15 .. 17)
  Inst 15:   movl    $5, %esi
  Inst 16:   jmp     label8
Block 8:
  (successor: Block 9)
  (instruction range: 17 .. 18)
  Inst 17:   jmp     label9
Block 9:
  (original IR block: block4)
  (instruction range: 18 .. 23)
  Inst 18:   xorq    %rdx, %rdx
  Inst 19:   movq    %rsi, %rax
  Inst 20:   movq    %rbp, %rsp
  Inst 21:   popq    %rbp
  Inst 22:   ret
}}
