#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000b52980 .scope module, "tb1" "tb1" 2 21;
 .timescale 0 0;
v0000000000b50c30_0 .var "in", 7 0;
v0000000000b50f50_0 .net "out", 2 0, v0000000000b516d0_0;  1 drivers
S_0000000000b2b1e0 .scope module, "enc" "encoder" 2 25, 2 1 0, S_0000000000b52980;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp"
    .port_info 1 /OUTPUT 3 "out"
v0000000000b50e10_0 .net "inp", 7 0, v0000000000b50c30_0;  1 drivers
v0000000000b516d0_0 .var "out", 2 0;
E_0000000000b4bc00 .event edge, v0000000000b50e10_0;
S_0000000000b373a0 .scope module, "tb2" "tb2" 3 31;
 .timescale 0 0;
v0000000000b514f0_0 .var "A", 3 0;
v0000000000b50b90_0 .var "B", 3 0;
v0000000000b51810_0 .net "X", 3 0, v0000000000b51630_0;  1 drivers
v0000000000b509b0_0 .net "cout", 0 0, v0000000000b51770_0;  1 drivers
v0000000000b51590_0 .var "ctrl", 2 0;
S_0000000000b2b360 .scope module, "al" "alu" 3 37, 3 1 0, S_0000000000b373a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ctrl"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /OUTPUT 4 "X"
    .port_info 4 /OUTPUT 1 "cout"
v0000000000b51270_0 .net "A", 3 0, v0000000000b514f0_0;  1 drivers
v0000000000b50cd0_0 .net "B", 3 0, v0000000000b50b90_0;  1 drivers
v0000000000b51630_0 .var "X", 3 0;
v0000000000b51770_0 .var "cout", 0 0;
v0000000000b51090_0 .net "ctrl", 2 0, v0000000000b51590_0;  1 drivers
E_0000000000b4c000 .event edge, v0000000000b51090_0, v0000000000b51270_0, v0000000000b50cd0_0;
S_0000000000b37520 .scope module, "testbench" "testbench" 4 50;
 .timescale 0 0;
v0000000000bb0f90_0 .var "A", 3 0;
v0000000000baf910_0 .var "B", 3 0;
v0000000000bb01d0_0 .var "FuncCode", 7 0;
v0000000000bb0310_0 .var "clock", 0 0;
v0000000000bafc30_0 .net "result", 0 0, L_0000000000b39a60;  1 drivers
S_0000000000b32460 .scope module, "mod" "datapath" 4 55, 4 32 0, S_0000000000b37520;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "func"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /OUTPUT 1 "result"
v0000000000bb1210_0 .net "A", 3 0, v0000000000bb0f90_0;  1 drivers
v0000000000bb0b30_0 .net "AOut", 3 0, v0000000000baf730_0;  1 drivers
v0000000000bb0770_0 .net "B", 3 0, v0000000000baf910_0;  1 drivers
v0000000000bb0d10_0 .net "BOut", 3 0, v0000000000baf9b0_0;  1 drivers
v0000000000baf7d0_0 .net "X", 3 0, v0000000000b518b0_0;  1 drivers
v0000000000bafeb0_0 .net "XOut", 3 0, v0000000000bafcd0_0;  1 drivers
v0000000000bafa50_0 .net "clk", 0 0, v0000000000bb0310_0;  1 drivers
v0000000000bafff0_0 .net "cout", 0 0, v0000000000b50d70_0;  1 drivers
v0000000000bafb90_0 .net "func", 7 0, v0000000000bb01d0_0;  1 drivers
v0000000000bb0130_0 .net "opcode", 2 0, v0000000000b50eb0_0;  1 drivers
v0000000000bb0630_0 .net "opout", 2 0, v0000000000bb1170_0;  1 drivers
v0000000000bb0810_0 .net "result", 0 0, L_0000000000b39a60;  alias, 1 drivers
S_0000000000b325e0 .scope module, "al" "alu" 4 44, 3 1 0, S_0000000000b32460;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ctrl"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /OUTPUT 4 "X"
    .port_info 4 /OUTPUT 1 "cout"
v0000000000b51310_0 .net "A", 3 0, v0000000000baf730_0;  alias, 1 drivers
v0000000000b513b0_0 .net "B", 3 0, v0000000000baf9b0_0;  alias, 1 drivers
v0000000000b518b0_0 .var "X", 3 0;
v0000000000b50d70_0 .var "cout", 0 0;
v0000000000b51450_0 .net "ctrl", 2 0, v0000000000bb1170_0;  alias, 1 drivers
E_0000000000b4c100 .event edge, v0000000000b51450_0, v0000000000b51310_0, v0000000000b513b0_0;
S_0000000000b2ed10 .scope module, "enc" "encoder" 4 42, 2 1 0, S_0000000000b32460;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp"
    .port_info 1 /OUTPUT 3 "out"
v0000000000b50a50_0 .net "inp", 7 0, v0000000000bb01d0_0;  alias, 1 drivers
v0000000000b50eb0_0 .var "out", 2 0;
E_0000000000b4c900 .event edge, v0000000000b50a50_0;
S_0000000000b2ee90 .scope module, "pg" "paritygenerator" 4 46, 5 1 0, S_0000000000b32460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp"
    .port_info 1 /OUTPUT 1 "out"
L_0000000000b39fa0 .functor XOR 1, L_0000000000bb0450, L_0000000000bb12b0, C4<0>, C4<0>;
L_0000000000b39d00 .functor XOR 1, L_0000000000b39fa0, L_0000000000bb0270, C4<0>, C4<0>;
L_0000000000b39a60 .functor XOR 1, L_0000000000b39d00, L_0000000000bb1350, C4<0>, C4<0>;
v0000000000b50af0_0 .net *"_s1", 0 0, L_0000000000bb0450;  1 drivers
v0000000000b50ff0_0 .net *"_s11", 0 0, L_0000000000bb1350;  1 drivers
v0000000000b51130_0 .net *"_s3", 0 0, L_0000000000bb12b0;  1 drivers
v0000000000b511d0_0 .net *"_s4", 0 0, L_0000000000b39fa0;  1 drivers
v0000000000baf870_0 .net *"_s7", 0 0, L_0000000000bb0270;  1 drivers
v0000000000baf5f0_0 .net *"_s8", 0 0, L_0000000000b39d00;  1 drivers
v0000000000bafaf0_0 .net "inp", 3 0, v0000000000bafcd0_0;  alias, 1 drivers
v0000000000baf550_0 .net "out", 0 0, L_0000000000b39a60;  alias, 1 drivers
L_0000000000bb0450 .part v0000000000bafcd0_0, 0, 1;
L_0000000000bb12b0 .part v0000000000bafcd0_0, 1, 1;
L_0000000000bb0270 .part v0000000000bafcd0_0, 2, 1;
L_0000000000bb1350 .part v0000000000bafcd0_0, 3, 1;
S_0000000000b2e6d0 .scope module, "pp1" "pipelinereg1" 4 43, 4 6 0, S_0000000000b32460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 3 "opcode"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /OUTPUT 3 "opout"
    .port_info 5 /OUTPUT 4 "AOut"
    .port_info 6 /OUTPUT 4 "BOut"
v0000000000baf690_0 .net "A", 3 0, v0000000000bb0f90_0;  alias, 1 drivers
v0000000000baf730_0 .var "AOut", 3 0;
v0000000000bb10d0_0 .net "B", 3 0, v0000000000baf910_0;  alias, 1 drivers
v0000000000baf9b0_0 .var "BOut", 3 0;
v0000000000bb0090_0 .net "clk", 0 0, v0000000000bb0310_0;  alias, 1 drivers
v0000000000bafe10_0 .net "opcode", 2 0, v0000000000b50eb0_0;  alias, 1 drivers
v0000000000bb1170_0 .var "opout", 2 0;
E_0000000000b4c1c0 .event posedge, v0000000000bb0090_0;
S_0000000000b2e850 .scope module, "pp2" "pipelinereg2" 4 45, 4 21 0, S_0000000000b32460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 4 "X"
    .port_info 2 /OUTPUT 4 "XOut"
v0000000000bb03b0_0 .net "X", 3 0, v0000000000b518b0_0;  alias, 1 drivers
v0000000000bafcd0_0 .var "XOut", 3 0;
v0000000000bb0ef0_0 .net "clk", 0 0, v0000000000bb0310_0;  alias, 1 drivers
    .scope S_0000000000b2b1e0;
T_0 ;
    %wait E_0000000000b4bc00;
    %load/vec4 v0000000000b50e10_0;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v0000000000b516d0_0, 0, 3;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000b516d0_0, 0, 3;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000000b516d0_0, 0, 3;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000000b516d0_0, 0, 3;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000000b516d0_0, 0, 3;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000000b516d0_0, 0, 3;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000000b516d0_0, 0, 3;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000000b516d0_0, 0, 3;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000000b516d0_0, 0, 3;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000b52980;
T_1 ;
    %vpi_call 2 28 "$monitor", " ", $time, "inp=%b out=%b", v0000000000b50c30_0, v0000000000b50f50_0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000000000b50c30_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000000000b50c30_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0000000000b2b360;
T_2 ;
    %wait E_0000000000b4c000;
    %load/vec4 v0000000000b51090_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000000000b51270_0;
    %pad/u 5;
    %load/vec4 v0000000000b50cd0_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0000000000b51630_0, 0, 4;
    %store/vec4 v0000000000b51770_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000b51090_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000000000b51270_0;
    %pad/u 5;
    %load/vec4 v0000000000b50cd0_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %store/vec4 v0000000000b51630_0, 0, 4;
    %store/vec4 v0000000000b51770_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000000b51090_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0000000000b51270_0;
    %load/vec4 v0000000000b50cd0_0;
    %xor;
    %store/vec4 v0000000000b51630_0, 0, 4;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000000000b51090_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0000000000b51270_0;
    %load/vec4 v0000000000b50cd0_0;
    %or;
    %store/vec4 v0000000000b51630_0, 0, 4;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000000000b51090_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0000000000b51270_0;
    %load/vec4 v0000000000b50cd0_0;
    %and;
    %store/vec4 v0000000000b51630_0, 0, 4;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000000000b51090_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0000000000b51270_0;
    %load/vec4 v0000000000b50cd0_0;
    %nor;
    %store/vec4 v0000000000b51630_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000000000b51090_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000000000b51270_0;
    %load/vec4 v0000000000b50cd0_0;
    %nand;
    %store/vec4 v0000000000b51630_0, 0, 4;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000000000b51090_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0000000000b51270_0;
    %load/vec4 v0000000000b50cd0_0;
    %xnor;
    %store/vec4 v0000000000b51630_0, 0, 4;
T_2.14 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000b373a0;
T_3 ;
    %vpi_call 3 40 "$monitor", " ", $time, "A=%b B=%b ctrl=%b X=%b", v0000000000b514f0_0, v0000000000b50b90_0, v0000000000b51590_0, v0000000000b51810_0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000000b514f0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000b50b90_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000b51590_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000b514f0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000000b50b90_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000000b51590_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000b514f0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000000b50b90_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000000b51590_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_0000000000b2ed10;
T_4 ;
    %wait E_0000000000b4c900;
    %load/vec4 v0000000000b50a50_0;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v0000000000b50eb0_0, 0, 3;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000b50eb0_0, 0, 3;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000000b50eb0_0, 0, 3;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000000b50eb0_0, 0, 3;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000000b50eb0_0, 0, 3;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000000b50eb0_0, 0, 3;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000000b50eb0_0, 0, 3;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000000b50eb0_0, 0, 3;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000000b50eb0_0, 0, 3;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000b2e6d0;
T_5 ;
    %wait E_0000000000b4c1c0;
    %load/vec4 v0000000000bafe10_0;
    %assign/vec4 v0000000000bb1170_0, 0;
    %load/vec4 v0000000000baf690_0;
    %assign/vec4 v0000000000baf730_0, 0;
    %load/vec4 v0000000000bb10d0_0;
    %assign/vec4 v0000000000baf9b0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000b325e0;
T_6 ;
    %wait E_0000000000b4c100;
    %load/vec4 v0000000000b51450_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000000000b51310_0;
    %pad/u 5;
    %load/vec4 v0000000000b513b0_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0000000000b518b0_0, 0, 4;
    %store/vec4 v0000000000b50d70_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000b51450_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0000000000b51310_0;
    %pad/u 5;
    %load/vec4 v0000000000b513b0_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %store/vec4 v0000000000b518b0_0, 0, 4;
    %store/vec4 v0000000000b50d70_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000000000b51450_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0000000000b51310_0;
    %load/vec4 v0000000000b513b0_0;
    %xor;
    %store/vec4 v0000000000b518b0_0, 0, 4;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000000000b51450_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0000000000b51310_0;
    %load/vec4 v0000000000b513b0_0;
    %or;
    %store/vec4 v0000000000b518b0_0, 0, 4;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000000000b51450_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0000000000b51310_0;
    %load/vec4 v0000000000b513b0_0;
    %and;
    %store/vec4 v0000000000b518b0_0, 0, 4;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0000000000b51450_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0000000000b51310_0;
    %load/vec4 v0000000000b513b0_0;
    %nor;
    %store/vec4 v0000000000b518b0_0, 0, 4;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0000000000b51450_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v0000000000b51310_0;
    %load/vec4 v0000000000b513b0_0;
    %nand;
    %store/vec4 v0000000000b518b0_0, 0, 4;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0000000000b51450_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_6.14, 4;
    %load/vec4 v0000000000b51310_0;
    %load/vec4 v0000000000b513b0_0;
    %xnor;
    %store/vec4 v0000000000b518b0_0, 0, 4;
T_6.14 ;
T_6.13 ;
T_6.11 ;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000b2e850;
T_7 ;
    %wait E_0000000000b4c1c0;
    %load/vec4 v0000000000bb03b0_0;
    %assign/vec4 v0000000000bafcd0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000b37520;
T_8 ;
    %vpi_call 4 57 "$monitor", $time, " A = %b, B = %b, Function Code = %b, OpCode = %b, AOut = %b, BOut = %b, OpOut = %b, X = %b, Carry = %b, XOut = %b, Output = %b.", v0000000000bb0f90_0, v0000000000baf910_0, v0000000000bb01d0_0, v0000000000bb0130_0, v0000000000bb0b30_0, v0000000000bb0d10_0, v0000000000bb0630_0, v0000000000baf7d0_0, v0000000000bafff0_0, v0000000000bafeb0_0, v0000000000bafc30_0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb0310_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000000bb0f90_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000000000baf910_0, 0, 4;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0000000000bb01d0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0000000000bb01d0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0000000000bb01d0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000000000bb01d0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000000000bb01d0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000000000bb01d0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000000000bb01d0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000000000bb01d0_0, 0, 8;
    %delay 50, 0;
    %vpi_call 4 67 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000000000b37520;
T_9 ;
    %delay 2, 0;
    %load/vec4 v0000000000bb0310_0;
    %inv;
    %store/vec4 v0000000000bb0310_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./encoder.v";
    "./alu.v";
    "pipelineDesign.v";
    "./parityGenerator.v";
