module wideexpr_00926(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s0;
  assign y1 = |((s3)&((s3)<<((ctrl[2]?s4:(-(s1))>>((ctrl[2]?4'sb0011:s3))))));
  assign y2 = ((ctrl[6]?(ctrl[2]?((s1)^~(3'sb011))>=(+(((+(s3))>>(1'sb0))<<<(($signed(3'b101))+($signed(s7))))):((ctrl[1]?(ctrl[7]?($signed($signed(s2)))<<<(~((5'sb01100)-(4'sb0001))):{1{$signed((s1)|(u0))}}):((1'b0)^(((1'sb1)<(u5))>((u4)<<(2'b11))))^((ctrl[6]?6'b011000:{3'sb011,s1,-(u5)}))))>=(({(~&((u4)^(s0)))>>>((1'sb1)|((ctrl[2]?s2:s3))),s0})!=(6'b100000))):$signed(!(+((ctrl[3]?+(1'sb0):1'sb0))))))|((ctrl[3]?(s3)>((ctrl[0]?+((ctrl[2]?(s0)^~((s6)&((5'sb10110)^(5'sb11000))):(2'sb10)>>>(s4))):(($signed($signed({4{u0}})))^((5'sb01111)-(3'sb011)))>>>(({3{(6'sb010000)<<((s2)>>(2'b00))}})<<((ctrl[0]?{1{$signed(s0)}}:s7))))):(((ctrl[0]?$signed((ctrl[6]?((u2)<<(1'sb1))|({3{4'sb0010}}):((s1)>>(s2))>=((ctrl[1]?5'sb00001:3'sb100)))):^($signed(s7))))>>>(~&(({(~|(s6))<<<(u4),$signed($signed(1'sb1)),2'b01})^(~|(-($unsigned(3'b010)))))))==($signed($signed(5'sb10110)))));
  assign y3 = s6;
  assign y4 = 3'sb000;
  assign y5 = ^($signed($unsigned({2{({1{{s0,-(2'sb00),-(s7)}}})<<<((ctrl[2]?((2'sb11)<<<(2'sb10))>>((s3)>=(1'sb1)):-(^(s1))))}})));
  assign y6 = (ctrl[0]?!($signed(6'sb010110)):{4{(ctrl[7]?6'sb100011:6'sb010101)}});
  assign y7 = +(-(({3{u0}})>>>(($signed(($unsigned($signed(2'sb10)))<<($signed(u1))))>>>(s4))));
endmodule
