Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Mon Jan  3 14:32:25 2022
| Host             : birlutiuclaudiu-HP-Pavilion-Laptop-15-cs3xxx running 64-bit Ubuntu 21.04
| Command          : report_power -file BlackBox_power_routed.rpt -pb BlackBox_power_summary_routed.pb -rpx BlackBox_power_routed.rpx
| Design           : BlackBox
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 57.137 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 56.340                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    17.574 |    30280 |       --- |             --- |
|   LUT as Logic           |    16.928 |     9949 |     63400 |           15.69 |
|   CARRY4                 |     0.531 |      221 |     15850 |            1.39 |
|   Register               |     0.086 |     2775 |    126800 |            2.19 |
|   BUFG                   |     0.029 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |       39 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      584 |     63400 |            0.92 |
|   LUT as Distributed RAM |     0.000 |     9634 |     19000 |           50.71 |
|   LUT as Shift Register  |     0.000 |      514 |     19000 |            2.71 |
| Signals                  |    34.433 |    20314 |       --- |             --- |
| I/O                      |     4.333 |       66 |       210 |           31.43 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    57.137 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    52.658 |      52.095 |      0.563 |
| Vccaux    |       1.800 |     0.248 |       0.156 |      0.093 |
| Vcco33    |       3.300 |     1.206 |       1.202 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| BlackBox             |    56.340 |
|   UC                 |     0.141 |
|     debounce_btn     |     0.115 |
|   UE                 |    49.771 |
|     ControllerVGA    |     2.508 |
|     DebouncerDown    |     0.002 |
|     DebouncerLeft    |     0.089 |
|     DebouncerRight   |     0.010 |
|     DivizorFrecventa |     0.035 |
|     MemoryAddress    |     4.355 |
|     MicroSDModul     |    40.322 |
|       Image_counter  |     0.135 |
|       VRAM_MEMORY    |    27.693 |
|       init_SD_modul  |     0.713 |
|       read_SD_modul  |     2.652 |
|     OffsetCounter    |     0.163 |
|     SyncGenerator    |     2.288 |
|       fsm_horizontal |     0.065 |
|       fsm_vertical   |     1.950 |
+----------------------+-----------+


