ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Oct 25, 2021 at 00:29:18 CST
ncverilog
	-sv
	-f /home/fred2/RISCV/./sim/designlist.f
		../sim/test.sv
		../src/cpu/cpu_wrap.sv
		../src/cpu/marb.sv
		../src/cpu/cpu_top.sv
		../src/cpu/clkmnt.sv
		../src/cpu/hzu.sv
		../src/cpu/ifu.sv
		../src/cpu/idu.sv
		../src/cpu/dec.sv
		../src/cpu/rfu.sv
		../src/cpu/csr.sv
		../src/cpu/sru.sv
		../src/cpu/alu.sv
		../src/cpu/dpu.sv
		../src/cpu/pmu.sv
		../src/cpu/util.sv
		../src/bus/axi2mem_bridge.sv
		../src/bus/mem2axi_bridge.sv
		../src/bus/axi_2to2_biu.sv
		../src/bus/axi_2to1_mux.sv
		../src/bus/axi_1to2_dec.sv
		../mdl/sram.sv
		../mdl/cpu_tracer.sv
		+incdir+../include
		+nc64bit
		+access+r
		+define+FSDB
	+prog=/home/fred2/RISCV/./sim/prog2
Recompiling... reason: file '../src/cpu/cpu_top.sv' is newer than expected.
	expected: Sun Oct 24 23:56:21 2021
	actual:   Mon Oct 25 00:28:55 2021
file: ../sim/test.sv
    $value$plusargs("prog=%s", prog_path);
                  |
ncvlog: *W,NOSYST (../sim/test.sv,61|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
file: ../src/cpu/cpu_wrap.sv
	module worklib.cpu_wrap:sv
		errors: 0, warnings: 0
file: ../src/cpu/cpu_top.sv
	module worklib.cpu_top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .
assign exe_pc_imm   = {{(`XLEN - `IM_ADDR_LEN){id2exe_pc[`IM_ADDR_LEN - 1]}}, id2exe_pc} + id2exe_imm;
                               |
ncelab: *W,ZROMCW (../src/cpu/cpu_top.sv,552|31): Zero multiple concatenation multiplier, treated as zero width by enclosing concatenation.
assign exe_pc_add_4 = {{(`XLEN - `IM_ADDR_LEN){id2exe_pc[`IM_ADDR_LEN - 1]}}, id2exe_pc} + `XLEN'h4;
                               |
ncelab: *W,ZROMCW (../src/cpu/cpu_top.sv,553|31): Zero multiple concatenation multiplier, treated as zero width by enclosing concatenation.
................... Done
	Generating native compiled code:
		worklib.cpu_top:sv <0x50dad257>
			streams: 197, words: 76793
		worklib.cpu_wrap:sv <0x0bf7f706>
			streams:  36, words: 18087
		worklib.test:sv <0x1b1a0f20>
			streams:  13, words: 19449
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 34      27
		Registers:             1018     950
		Scalar wires:           647       -
		Vectored wires:         700       -
		Always blocks:          117      90
		Initial blocks:           6       6
		Cont. assignments:      256     298
		Pseudo assignments:     584     584
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.test:sv
Loading snapshot worklib.test:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scope (test), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
TEST_END flag detected
Simulation end!
END CODE: dead002a
mcycle:   14546
minstret: 9730
Simulation complete via $finish(1) at time 1455750 NS + 6
../sim/test.sv:45     $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Oct 25, 2021 at 00:29:23 CST  (total: 00:00:05)
