#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Sep  4 15:15:38 2025
# Process ID: 54764
# Current directory: D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42260 D:\Vivado_project\ICAPE2\write_reg_5\vivado_pj\write_reg\write_reg.xpr
# Log file: D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/vivado.log
# Journal file: D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg\vivado.jou
# Running On: LAPTOP-LPVALG78, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 16, Host memory: 34124 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vitis/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1809.840 ; gain = 356.637
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-07:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1947.590 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/A30526CB6693
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3986.371 ; gain = 2038.781
set_property PROGRAM.FILE {D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'write_reg_top_inst/write_reg/ila_0_inst' at location 'uuid_290EC3136EAB5FEAB21E655FA9FA5B67' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/top.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-04 15:18:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-04 15:18:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-04 15:18:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-04 15:18:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Sep-04 15:19:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Sep-04 15:19:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  4 15:19:38 2025...
