Analysis & Synthesis report for pratica_2
Mon Sep 18 21:10:19 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated
 13. Source assignments for rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated
 14. Parameter Settings for User Entity Instance: processador:proc|regn:reg_0
 15. Parameter Settings for User Entity Instance: processador:proc|regn:reg_1
 16. Parameter Settings for User Entity Instance: processador:proc|regn:reg_2
 17. Parameter Settings for User Entity Instance: processador:proc|regn:reg_3
 18. Parameter Settings for User Entity Instance: processador:proc|regn:reg_4
 19. Parameter Settings for User Entity Instance: processador:proc|regn:reg_5
 20. Parameter Settings for User Entity Instance: processador:proc|regn:reg_6
 21. Parameter Settings for User Entity Instance: processador:proc|regn_pc:reg_7
 22. Parameter Settings for User Entity Instance: processador:proc|regn:reg_A
 23. Parameter Settings for User Entity Instance: processador:proc|regn:reg_G
 24. Parameter Settings for User Entity Instance: processador:proc|regn:reg_IR
 25. Parameter Settings for User Entity Instance: processador:proc|regn:reg_addr
 26. Parameter Settings for User Entity Instance: processador:proc|regn:reg_dout
 27. Parameter Settings for User Entity Instance: processador:proc|regn:reg_W
 28. Parameter Settings for User Entity Instance: processador:proc|ALUn:alun
 29. Parameter Settings for User Entity Instance: ram_lpm:RAM|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: rom_lpm:ROM|altsyncram:altsyncram_component
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "rom_lpm:ROM"
 33. Port Connectivity Checks: "ram_lpm:RAM"
 34. Port Connectivity Checks: "processador:proc|regn:reg_W"
 35. Port Connectivity Checks: "processador:proc|regn:reg_IR"
 36. Port Connectivity Checks: "processador:proc|dec3to8:decY"
 37. Port Connectivity Checks: "processador:proc|dec3to8:decX"
 38. Port Connectivity Checks: "processador:proc|upcount:Tstep"
 39. Port Connectivity Checks: "processador:proc"
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep 18 21:10:19 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; pratica_2                                       ;
; Top-level Entity Name              ; pratica_2                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 3                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; pratica_2          ; pratica_2          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; processador.v                    ; yes             ; User Verilog HDL File            ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/processador.v          ;         ;
; regn_pc.v                        ; yes             ; User Verilog HDL File            ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/regn_pc.v              ;         ;
; regn.v                           ; yes             ; User Verilog HDL File            ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/regn.v                 ;         ;
; dec3to8.v                        ; yes             ; User Verilog HDL File            ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/dec3to8.v              ;         ;
; ALUn.v                           ; yes             ; User Verilog HDL File            ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/ALUn.v                 ;         ;
; upcount.v                        ; yes             ; User Verilog HDL File            ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/upcount.v              ;         ;
; ram_lpm.mif                      ; yes             ; User Memory Initialization File  ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/ram_lpm.mif            ;         ;
; ram_lpm.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/ram_lpm.v              ;         ;
; rom_lpm.mif                      ; yes             ; User Memory Initialization File  ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/rom_lpm.mif            ;         ;
; rom_lpm.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/rom_lpm.v              ;         ;
; pratica_2.v                      ; yes             ; User Verilog HDL File            ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/pratica_2.v            ;         ;
; MuxReg.v                         ; yes             ; User Verilog HDL File            ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/MuxReg.v               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                     ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;         ;
; db/altsyncram_qte1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/db/altsyncram_qte1.tdf ;         ;
; db/altsyncram_5r91.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/db/altsyncram_5r91.tdf ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 3     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |pratica_2                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 3    ; 0            ; |pratica_2          ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File                                                                                                     ;
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pratica_2|ram_lpm:RAM ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/ram_lpm.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pratica_2|rom_lpm:ROM ; C:/Users/pedro/OneDrive/Documentos/CEFETMG/2023.2/Laboratório AOC II/Práticas/Prática 2/Prática 2 - Pedro/rom_lpm.v ;
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+-----------------------------------------+--------------------------------------+
; Register name                           ; Reason for Removal                   ;
+-----------------------------------------+--------------------------------------+
; processador:proc|regn:reg_W|Q[0]        ; Stuck at GND due to stuck port clock ;
; processador:proc|regn:reg_addr|Q[0..6]  ; Stuck at GND due to stuck port clock ;
; processador:proc|regn:reg_IR|Q[6..15]   ; Stuck at GND due to stuck port clock ;
; processador:proc|regn:reg_G|Q[0..15]    ; Stuck at GND due to stuck port clock ;
; processador:proc|regn:reg_A|Q[0..15]    ; Stuck at GND due to stuck port clock ;
; processador:proc|regn_pc:reg_7|Q[0..6]  ; Stuck at GND due to stuck port clock ;
; processador:proc|regn_pc:reg_7|Q[7]     ; Stuck at VCC due to stuck port clock ;
; processador:proc|regn_pc:reg_7|Q[8..15] ; Stuck at GND due to stuck port clock ;
; processador:proc|regn:reg_6|Q[0..15]    ; Stuck at GND due to stuck port clock ;
; processador:proc|regn:reg_5|Q[0..15]    ; Stuck at GND due to stuck port clock ;
; processador:proc|regn:reg_4|Q[0..15]    ; Stuck at GND due to stuck port clock ;
; processador:proc|regn:reg_3|Q[0..15]    ; Stuck at GND due to stuck port clock ;
; processador:proc|regn:reg_2|Q[0..15]    ; Stuck at GND due to stuck port clock ;
; processador:proc|regn:reg_1|Q[0..15]    ; Stuck at GND due to stuck port clock ;
; processador:proc|regn:reg_0|Q[0..15]    ; Stuck at GND due to stuck port clock ;
; processador:proc|upcount:Tstep|Q[0,1]   ; Stuck at GND due to stuck port clock ;
; Total Number of Removed Registers = 180 ;                                      ;
+-----------------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+----------------------------------+-------------------------+-----------------------------------------------------------------------------+
; Register name                    ; Reason for Removal      ; Registers Removed due to This Register                                      ;
+----------------------------------+-------------------------+-----------------------------------------------------------------------------+
; processador:proc|regn:reg_W|Q[0] ; Stuck at GND            ; processador:proc|regn:reg_addr|Q[0], processador:proc|regn:reg_addr|Q[6],   ;
;                                  ; due to stuck port clock ; processador:proc|regn:reg_IR|Q[6], processador:proc|regn:reg_IR|Q[7],       ;
;                                  ;                         ; processador:proc|regn:reg_IR|Q[8], processador:proc|regn:reg_IR|Q[9],       ;
;                                  ;                         ; processador:proc|regn:reg_IR|Q[10], processador:proc|regn:reg_IR|Q[11],     ;
;                                  ;                         ; processador:proc|regn:reg_IR|Q[12], processador:proc|regn:reg_IR|Q[13],     ;
;                                  ;                         ; processador:proc|regn:reg_IR|Q[14], processador:proc|regn:reg_IR|Q[15],     ;
;                                  ;                         ; processador:proc|regn:reg_G|Q[9], processador:proc|regn:reg_G|Q[10],        ;
;                                  ;                         ; processador:proc|regn:reg_G|Q[11], processador:proc|regn:reg_G|Q[12],       ;
;                                  ;                         ; processador:proc|regn:reg_G|Q[13], processador:proc|regn:reg_G|Q[14],       ;
;                                  ;                         ; processador:proc|regn:reg_G|Q[15], processador:proc|regn:reg_A|Q[0],        ;
;                                  ;                         ; processador:proc|regn:reg_A|Q[1], processador:proc|regn:reg_A|Q[2],         ;
;                                  ;                         ; processador:proc|regn:reg_A|Q[3], processador:proc|regn:reg_A|Q[4],         ;
;                                  ;                         ; processador:proc|regn:reg_A|Q[5], processador:proc|regn:reg_A|Q[6],         ;
;                                  ;                         ; processador:proc|regn:reg_A|Q[7], processador:proc|regn:reg_A|Q[8],         ;
;                                  ;                         ; processador:proc|regn:reg_A|Q[9], processador:proc|regn:reg_A|Q[10],        ;
;                                  ;                         ; processador:proc|regn:reg_A|Q[11], processador:proc|regn:reg_A|Q[12],       ;
;                                  ;                         ; processador:proc|regn:reg_A|Q[13], processador:proc|regn:reg_A|Q[14],       ;
;                                  ;                         ; processador:proc|regn:reg_A|Q[15], processador:proc|regn_pc:reg_7|Q[0],     ;
;                                  ;                         ; processador:proc|regn_pc:reg_7|Q[1], processador:proc|regn_pc:reg_7|Q[2],   ;
;                                  ;                         ; processador:proc|regn_pc:reg_7|Q[3], processador:proc|regn_pc:reg_7|Q[4],   ;
;                                  ;                         ; processador:proc|regn_pc:reg_7|Q[5], processador:proc|regn_pc:reg_7|Q[6],   ;
;                                  ;                         ; processador:proc|regn_pc:reg_7|Q[7], processador:proc|regn_pc:reg_7|Q[8],   ;
;                                  ;                         ; processador:proc|regn_pc:reg_7|Q[9], processador:proc|regn_pc:reg_7|Q[10],  ;
;                                  ;                         ; processador:proc|regn_pc:reg_7|Q[11], processador:proc|regn_pc:reg_7|Q[12], ;
;                                  ;                         ; processador:proc|regn_pc:reg_7|Q[13], processador:proc|regn_pc:reg_7|Q[14], ;
;                                  ;                         ; processador:proc|regn_pc:reg_7|Q[15], processador:proc|regn:reg_6|Q[0],     ;
;                                  ;                         ; processador:proc|regn:reg_6|Q[1], processador:proc|regn:reg_6|Q[2],         ;
;                                  ;                         ; processador:proc|regn:reg_6|Q[3], processador:proc|regn:reg_6|Q[4],         ;
;                                  ;                         ; processador:proc|regn:reg_6|Q[5], processador:proc|regn:reg_6|Q[6],         ;
;                                  ;                         ; processador:proc|regn:reg_6|Q[7], processador:proc|regn:reg_6|Q[8],         ;
;                                  ;                         ; processador:proc|regn:reg_6|Q[9], processador:proc|regn:reg_6|Q[10],        ;
;                                  ;                         ; processador:proc|regn:reg_6|Q[11], processador:proc|regn:reg_6|Q[12],       ;
;                                  ;                         ; processador:proc|regn:reg_6|Q[13], processador:proc|regn:reg_6|Q[14],       ;
;                                  ;                         ; processador:proc|regn:reg_6|Q[15], processador:proc|regn:reg_5|Q[0],        ;
;                                  ;                         ; processador:proc|regn:reg_5|Q[1], processador:proc|regn:reg_5|Q[2],         ;
;                                  ;                         ; processador:proc|regn:reg_5|Q[3], processador:proc|regn:reg_5|Q[4],         ;
;                                  ;                         ; processador:proc|regn:reg_5|Q[5], processador:proc|regn:reg_5|Q[6],         ;
;                                  ;                         ; processador:proc|regn:reg_5|Q[7], processador:proc|regn:reg_5|Q[8],         ;
;                                  ;                         ; processador:proc|regn:reg_5|Q[9], processador:proc|regn:reg_5|Q[10],        ;
;                                  ;                         ; processador:proc|regn:reg_5|Q[11], processador:proc|regn:reg_5|Q[12],       ;
;                                  ;                         ; processador:proc|regn:reg_5|Q[13], processador:proc|regn:reg_5|Q[14],       ;
;                                  ;                         ; processador:proc|regn:reg_5|Q[15], processador:proc|regn:reg_4|Q[0],        ;
;                                  ;                         ; processador:proc|regn:reg_4|Q[1], processador:proc|regn:reg_4|Q[2],         ;
;                                  ;                         ; processador:proc|regn:reg_4|Q[3], processador:proc|regn:reg_4|Q[4],         ;
;                                  ;                         ; processador:proc|regn:reg_4|Q[5], processador:proc|regn:reg_4|Q[6],         ;
;                                  ;                         ; processador:proc|regn:reg_4|Q[7], processador:proc|regn:reg_4|Q[8],         ;
;                                  ;                         ; processador:proc|regn:reg_4|Q[9], processador:proc|regn:reg_4|Q[10],        ;
;                                  ;                         ; processador:proc|regn:reg_4|Q[11], processador:proc|regn:reg_4|Q[12],       ;
;                                  ;                         ; processador:proc|regn:reg_4|Q[13], processador:proc|regn:reg_4|Q[14],       ;
;                                  ;                         ; processador:proc|regn:reg_4|Q[15], processador:proc|regn:reg_3|Q[0],        ;
;                                  ;                         ; processador:proc|regn:reg_3|Q[1], processador:proc|regn:reg_3|Q[2],         ;
;                                  ;                         ; processador:proc|regn:reg_3|Q[3], processador:proc|regn:reg_3|Q[4],         ;
;                                  ;                         ; processador:proc|regn:reg_3|Q[5], processador:proc|regn:reg_3|Q[6],         ;
;                                  ;                         ; processador:proc|regn:reg_3|Q[7], processador:proc|regn:reg_3|Q[8],         ;
;                                  ;                         ; processador:proc|regn:reg_3|Q[9], processador:proc|regn:reg_3|Q[10],        ;
;                                  ;                         ; processador:proc|regn:reg_3|Q[11], processador:proc|regn:reg_3|Q[12],       ;
;                                  ;                         ; processador:proc|regn:reg_3|Q[13], processador:proc|regn:reg_3|Q[14],       ;
;                                  ;                         ; processador:proc|regn:reg_3|Q[15], processador:proc|regn:reg_2|Q[0],        ;
;                                  ;                         ; processador:proc|regn:reg_2|Q[1], processador:proc|regn:reg_2|Q[2],         ;
;                                  ;                         ; processador:proc|regn:reg_2|Q[3], processador:proc|regn:reg_2|Q[4],         ;
;                                  ;                         ; processador:proc|regn:reg_2|Q[5], processador:proc|regn:reg_2|Q[6],         ;
;                                  ;                         ; processador:proc|regn:reg_2|Q[7], processador:proc|regn:reg_2|Q[8],         ;
;                                  ;                         ; processador:proc|regn:reg_2|Q[9], processador:proc|regn:reg_2|Q[10],        ;
;                                  ;                         ; processador:proc|regn:reg_2|Q[11], processador:proc|regn:reg_2|Q[12],       ;
;                                  ;                         ; processador:proc|regn:reg_2|Q[13], processador:proc|regn:reg_2|Q[14],       ;
;                                  ;                         ; processador:proc|regn:reg_2|Q[15], processador:proc|regn:reg_1|Q[0],        ;
;                                  ;                         ; processador:proc|regn:reg_1|Q[1], processador:proc|regn:reg_1|Q[2],         ;
;                                  ;                         ; processador:proc|regn:reg_1|Q[3], processador:proc|regn:reg_1|Q[4],         ;
;                                  ;                         ; processador:proc|regn:reg_1|Q[5], processador:proc|regn:reg_1|Q[6],         ;
;                                  ;                         ; processador:proc|regn:reg_1|Q[7], processador:proc|regn:reg_1|Q[8],         ;
;                                  ;                         ; processador:proc|regn:reg_1|Q[9], processador:proc|regn:reg_1|Q[10],        ;
;                                  ;                         ; processador:proc|regn:reg_1|Q[11], processador:proc|regn:reg_1|Q[12],       ;
;                                  ;                         ; processador:proc|regn:reg_1|Q[13], processador:proc|regn:reg_1|Q[14],       ;
;                                  ;                         ; processador:proc|regn:reg_1|Q[15], processador:proc|regn:reg_0|Q[0],        ;
;                                  ;                         ; processador:proc|regn:reg_0|Q[1], processador:proc|regn:reg_0|Q[2],         ;
;                                  ;                         ; processador:proc|regn:reg_0|Q[3], processador:proc|regn:reg_0|Q[4],         ;
;                                  ;                         ; processador:proc|regn:reg_0|Q[5], processador:proc|regn:reg_0|Q[6],         ;
;                                  ;                         ; processador:proc|regn:reg_0|Q[7], processador:proc|regn:reg_0|Q[8],         ;
;                                  ;                         ; processador:proc|regn:reg_0|Q[9], processador:proc|regn:reg_0|Q[10],        ;
;                                  ;                         ; processador:proc|regn:reg_0|Q[11], processador:proc|regn:reg_0|Q[12],       ;
;                                  ;                         ; processador:proc|regn:reg_0|Q[13], processador:proc|regn:reg_0|Q[14],       ;
;                                  ;                         ; processador:proc|regn:reg_0|Q[15]                                           ;
+----------------------------------+-------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|regn:reg_0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|regn:reg_1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|regn:reg_2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|regn:reg_3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|regn:reg_4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|regn:reg_5 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|regn:reg_6 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|regn_pc:reg_7 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|regn:reg_A ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|regn:reg_G ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|regn:reg_IR ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|regn:reg_addr ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|regn:reg_dout ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|regn:reg_W ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:proc|ALUn:alun ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_lpm:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 16                   ; Signed Integer               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer               ;
; NUMWORDS_A                         ; 128                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ram_lpm.mif          ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_qte1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_lpm:ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 16                   ; Signed Integer               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer               ;
; NUMWORDS_A                         ; 128                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; rom_lpm.mif          ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_5r91      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; ram_lpm:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 16                                          ;
;     -- NUMWORDS_A                         ; 128                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; rom_lpm:ROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 16                                          ;
;     -- NUMWORDS_A                         ; 128                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom_lpm:ROM"                                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (7 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[15..1]" have no fanouts                                                            ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_lpm:RAM"                                                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (7 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data[15..1]" will be connected to GND.                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:proc|regn:reg_W"                                                                                                                ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; R    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "R[15..1]" will be connected to GND. ;
; Rin  ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; Q    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "Q[15..1]" have no fanouts                      ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:proc|regn:reg_IR"                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Q[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:proc|dec3to8:decY"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; En     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; En[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:proc|dec3to8:decX"                                                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; En     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; En[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:proc|upcount:Tstep"                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (3 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:proc"                                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ADDR[15..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DOUT        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Sep 18 21:10:18 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pratica_2 -c pratica_2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file processador.v
    Info (12023): Found entity 1: processador
Info (12021): Found 1 design units, including 1 entities, in source file regn_pc.v
    Info (12023): Found entity 1: regn_pc
Info (12021): Found 1 design units, including 1 entities, in source file regn.v
    Info (12023): Found entity 1: regn
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: Mux2to1
Info (12021): Found 1 design units, including 1 entities, in source file dec3to8.v
    Info (12023): Found entity 1: dec3to8
Info (12021): Found 1 design units, including 1 entities, in source file alun.v
    Info (12023): Found entity 1: ALUn
Info (12021): Found 1 design units, including 1 entities, in source file upcount.v
    Info (12023): Found entity 1: upcount
Info (12021): Found 1 design units, including 1 entities, in source file ram_lpm.v
    Info (12023): Found entity 1: ram_lpm
Info (12021): Found 1 design units, including 1 entities, in source file rom_lpm.v
    Info (12023): Found entity 1: rom_lpm
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory
Info (12021): Found 1 design units, including 1 entities, in source file pratica_2.v
    Info (12023): Found entity 1: pratica_2
Info (12021): Found 1 design units, including 1 entities, in source file muxreg.v
    Info (12023): Found entity 1: MuxReg
Warning (10236): Verilog HDL Implicit Net warning at pratica_2.v(12): created implicit net for "clock"
Warning (10236): Verilog HDL Implicit Net warning at pratica_2.v(12): created implicit net for "data"
Warning (10236): Verilog HDL Implicit Net warning at pratica_2.v(13): created implicit net for "q_rom"
Info (12127): Elaborating entity "pratica_2" for the top level hierarchy
Warning (10755): Verilog HDL warning at pratica_2.v(19): assignments to Clock create a combinational loop
Info (12128): Elaborating entity "processador" for hierarchy "processador:proc"
Warning (10235): Verilog HDL Always Construct warning at processador.v(74): variable "Run" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at processador.v(79): variable "Run" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at processador.v(113): variable "G" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at processador.v(84): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at processador.v(123): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at processador.v(175): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at processador.v(64): incomplete case statement has no default case item
Info (12128): Elaborating entity "MuxReg" for hierarchy "processador:proc|MuxReg:MuxReg"
Info (10264): Verilog HDL Case Statement information at MuxReg.v(10): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "upcount" for hierarchy "processador:proc|upcount:Tstep"
Info (12128): Elaborating entity "dec3to8" for hierarchy "processador:proc|dec3to8:decX"
Info (12128): Elaborating entity "regn" for hierarchy "processador:proc|regn:reg_0"
Info (12128): Elaborating entity "regn_pc" for hierarchy "processador:proc|regn_pc:reg_7"
Info (12128): Elaborating entity "ALUn" for hierarchy "processador:proc|ALUn:alun"
Info (12128): Elaborating entity "ram_lpm" for hierarchy "ram_lpm:RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_lpm:RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram_lpm:RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram_lpm:RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram_lpm.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qte1.tdf
    Info (12023): Found entity 1: altsyncram_qte1
Info (12128): Elaborating entity "altsyncram_qte1" for hierarchy "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated"
Info (12128): Elaborating entity "rom_lpm" for hierarchy "rom_lpm:ROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_lpm:ROM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom_lpm:ROM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom_lpm:ROM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom_lpm.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5r91.tdf
    Info (12023): Found entity 1: altsyncram_5r91
Info (12128): Elaborating entity "altsyncram_5r91" for hierarchy "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clock" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clock" is missing source, defaulting to GND
    Warning (12110): Net "Clock" is missing source, defaulting to GND
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[14]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "rom_lpm:ROM|altsyncram:altsyncram_component|altsyncram_5r91:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "ram_lpm:RAM|altsyncram:altsyncram_component|altsyncram_qte1:auto_generated|q_a[15]"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Done" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Resetn"
    Warning (15610): No output dependent on input pin "Run"
Info (21057): Implemented 3 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4617 megabytes
    Info: Processing ended: Mon Sep 18 21:10:19 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


