Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------  -------  -------------      
    <UDEF_clk>           1                1   -10361  -801355            212      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                  12360                     80.906 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          212      -10361    -801355            212




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          212      -10361    -801355            212

Path 10:
   Slack (not met):                        -10361ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2294ps
   - Clock uncertainty:                       150ps
   = Required time:                          4144ps
   - Propagation time:                      12204ps (50.1% logic, 49.9% route, logic stage 7)
   - Delay of the launching clock:           2301ps
   = Slack:                                -10361ps

   Instance/Pin or Net Name                       Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                                                                                                                                            
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                            CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                                                                                                                                  
   clk                                            Clock net    53           (fanout=675)       2301                     -                                                                                                                                                                                                                                                                  
   RBB_23/CLK                                     RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            2301                                                                                                                                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_23/DQ                                      RBB_6L       23  [TILE 0 0, RBB 19 12]        800     r            3101     {inst73: $auto$ff.cc:266:slice$2256 (FD,site=dff)}                                                                                                                                                                                                           
   digit_select[0]                                Net          30            (fanout=15)       1452                     -                                                                                                                                                                                                                                                                  
   RBB_21/D5                                      RBB_6L       21  [TILE 0 0, RBB 16 12]          -     r            4553                                                                                                                                                                                                                                                                  
   RBB_21/D                                       RBB_6L       21  [TILE 0 0, RBB 16 12]        616     r            5169     {inst17: $abc$4048$lut$aiger4047$188 (LUT,site=dlut)}                                                                                                                                                                                                        
   $techmap4071$abc$4048$lut$aiger4047$195.A[5]   Net         174             (fanout=5)        653                     -                                                                                                                                                                                                                                                                  
   RBB_21/C1                                      RBB_6L       21  [TILE 0 0, RBB 16 12]          -     r            5822                                                                                                                                                                                                                                                                  
   RBB_21/C                                       RBB_6L       21  [TILE 0 0, RBB 16 12]        618     r            6440     {inst38: $auto$abc9_ops.cc:1550:reintegrate$4055 (LUT,site=clut)}                                                                                                                                                                                            
   $abc$4048$aiger4047$208b                       Net         162             (fanout=1)        824                     -                                                                                                                                                                                                                                                                  
   RBB_18/C5                                      RBB_6L       18  [TILE 0 0, RBB 16 16]          -     r            7264                                                                                                                                                                                                                                                                  
   RBB_18/CMUX                                    RBB_6L       18  [TILE 0 0, RBB 16 16]        838     r            8102     {inst110: $techmap2586$shiftx$../src/main.v:0$1111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1[0].fpga_mux.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk2.genblk1.mux7b (LUT,site=cluto)} 
   $abc$4048$aiger4047$78                         Net         139             (fanout=1)        598                     -                                                                                                                                                                                                                                                                  
   RBB_18/D5                                      RBB_6L       18  [TILE 0 0, RBB 16 16]          -     r            8700                                                                                                                                                                                                                                                                  
   RBB_18/DMUX                                    RBB_6L       18  [TILE 0 0, RBB 16 16]        805     r            9505     {inst111: $techmap2586$shiftx$../src/main.v:0$1111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1[0].fpga_mux.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk3.genblk1.mux8 (LUT,site=dluto)}  
   $abc$4048$aiger4047$79                         Net         138             (fanout=2)        552                     -                                                                                                                                                                                                                                                                  
   RBB_18/A1                                      RBB_6L       18  [TILE 0 0, RBB 16 16]          -     r           10057                                                                                                                                                                                                                                                                  
   RBB_18/AMUX                                    RBB_6L       18  [TILE 0 0, RBB 16 16]       1021     r           11078     {inst108: $shiftx$../src/main.v:0$1111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk3.genblk1.mux8 (MUXF,site=muxf7a)}                                                                                                        
   $techmap4070$abc$4048$lut$procmux$1277_Y.A[2]  Net         173             (fanout=1)        704                     -                                                                                                                                                                                                                                                                  
   RBB_24/D5                                      RBB_6L       24  [TILE 0 0, RBB 19 18]          -     r           11782                                                                                                                                                                                                                                                                  
   RBB_24/D                                       RBB_6L       24  [TILE 0 0, RBB 19 18]        622     r           12404     {inst105: $auto$xilinx_dffopt.cc:341:execute$4094 (LUT,site=dlut,dluto)}                                                                                                                                                                                     
   $auto$xilinx_dffopt.cc:347:execute$4095        Net         105             (fanout=1)       1309                     -                                                                                                                                                                                                                                                                  
   RBB_5/O[0]                                     IOB           5  [TILE 0 0, RBB 31 27]          -     r           13713     {inst132: serial_data_OUT (FD)} {(output_port) inst127: g_127_serial_data_obuf (IO)}                                                                                                                                                                         
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_5/CLK                                      IOB           5  [TILE 0 0, RBB 31 27]        792     r           14505                                                                                                                                                                                                                                                                  
   clk                                            Clock net    53           (fanout=675)      -2294                     -                                                                                                                                                                                                                                                                  
   clk                                            CLOCK-PORT    -                      -    capture     r           12211                                                                                                                                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 11:
   Slack (not met):                        -10042ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2316ps
   - Clock uncertainty:                       150ps
   = Required time:                          4166ps
   - Propagation time:                      11907ps (42.7% logic, 57.3% route, logic stage 5)
   - Delay of the launching clock:           2301ps
   = Slack:                                -10042ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                         
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                                               
   clk                                                             Clock net    53           (fanout=675)       2301                     -                                                                                               
   RBB_23/CLK                                                      RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            2301                                                                                               
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_23/CQ                                                       RBB_6L       23  [TILE 0 0, RBB 19 12]        800     r            3101     {inst52: $auto$ff.cc:266:slice$2217 (FDR,site=cff)}                                       
   counter[0]                                                      Net           3             (fanout=2)       2153                     -                                                                                               
   RBB_26/D4                                                       RBB_6L       26  [TILE 0 0, RBB 16 24]          -     r            5254                                                                                               
   RBB_26/D                                                        RBB_6L       26  [TILE 0 0, RBB 16 24]       1142     r            6396     {inst14: $abc$4048$lut$aiger4047$164 (LUT,site=dlut)}                                     
   $techmap4064$abc$4048$lut$aiger4047$168.A[4]                    Net         109             (fanout=1)       1355                     -                                                                                               
   RBB_23/A5                                                       RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            7751                                                                                               
   RBB_23/A                                                        RBB_6L       23  [TILE 0 0, RBB 19 12]        696     r            8447     {inst15: $abc$4048$lut$aiger4047$168 (LUT,site=alut)}                                     
   $techmap4065$abc$4048$lut$auto$rtlil.cc:2660:NotGate$2788.A[5]  Net         106             (fanout=1)        749                     -                                                                                               
   RBB_23/B6                                                       RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            9196                                                                                               
   RBB_23/B                                                        RBB_6L       23  [TILE 0 0, RBB 19 12]        579     r            9775     {inst27: $abc$4048$lut$auto$rtlil.cc:2661:AndGate$2820 (LUT,site=blut,bluto)}             
   $techmap4084$auto$abc9_ops.cc:1550:reintegrate$4051.A[1]        Net         176             (fanout=2)        870                     -                                                                                               
   RBB_23/D5                                                       RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r           10645                                                                                               
   RBB_23/DMUX                                                     RBB_6L       23  [TILE 0 0, RBB 19 12]        875     r           11520     {inst34: $auto$abc9_ops.cc:1550:reintegrate$4051 (LUT,site=dluto)}                        
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1369          Net         191             (fanout=1)       1693                     -                                                                                               
   RBB_4/CE                                                        IOB           4  [TILE 0 0, RBB 31 25]          -     r           13213     {inst68: $auto$ff.cc:266:slice$2241 (FDRE)} {(output_port) inst123: g_123_rclk_obuf (IO)} 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_4/CLK                                                       IOB           4  [TILE 0 0, RBB 31 25]        995     r           14208                                                                                               
   clk                                                             Clock net    53           (fanout=675)      -2316                     -                                                                                               
   clk                                                             CLOCK-PORT    -                      -    capture     r           11892                                                                                               
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 4:
   Slack (not met):                         -9932ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2278ps
   - Clock uncertainty:                       150ps
   = Required time:                          4128ps
   - Propagation time:                      11759ps (39.6% logic, 60.4% route, logic stage 8)
   - Delay of the launching clock:           2301ps
   = Slack:                                 -9932ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                                          
   clk                                                                          Clock net    53           (fanout=675)       2301                     -                                                                                          
   RBB_23/CLK                                                                   RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            2301                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_23/CQ                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]        800     r            3101     {inst52: $auto$ff.cc:266:slice$2217 (FDR,site=cff)}                                  
   counter[0]                                                                   Net           3             (fanout=2)       2153                     -                                                                                          
   RBB_26/D4                                                                    RBB_6L       26  [TILE 0 0, RBB 16 24]          -     r            5254                                                                                          
   RBB_26/D                                                                     RBB_6L       26  [TILE 0 0, RBB 16 24]       1142     r            6396     {inst14: $abc$4048$lut$aiger4047$164 (LUT,site=dlut)}                                
   $techmap4064$abc$4048$lut$aiger4047$168.A[4]                                 Net         109             (fanout=1)       1355                     -                                                                                          
   RBB_23/A5                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            7751                                                                                          
   RBB_23/A                                                                     RBB_6L       23  [TILE 0 0, RBB 19 12]        696     r            8447     {inst15: $abc$4048$lut$aiger4047$168 (LUT,site=alut)}                                
   $techmap4065$abc$4048$lut$auto$rtlil.cc:2660:NotGate$2788.A[5]               Net         106             (fanout=1)        749                     -                                                                                          
   RBB_23/B6                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            9196                                                                                          
   RBB_23/C                                                                     RBB_6L       23  [TILE 0 0, RBB 19 12]        480     r            9676     {inst26: $abc$4048$lut$auto$rtlil.cc:2660:NotGate$2788 (LUT,site=clut,cluto)}        
   $techmap4066$abc$4048$lut$auto$opt_dff.cc:219:make_patterns_logic$1377.A[3]  Net         108            (fanout=10)       1229                     -                                                                                          
   RBB_24/C6                                                                    RBB_6L       24  [TILE 0 0, RBB 19 18]          -     r           10905                                                                                          
   RBB_24/C                                                                     RBB_6L       24  [TILE 0 0, RBB 19 18]        480     r           11385     {inst25: $abc$4048$lut$auto$opt_dff.cc:219:make_patterns_logic$1377 (LUT,site=clut)} 
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)       1621                     -                                                                                          
   RBB_9/A6                                                                     RBB_6L        9  [TILE 0 0, RBB 13 10]          -     r           13006                                                                                          
   RBB_9/CEout                                                                  RBB_6L        9  [TILE 0 0, RBB 13 10]          2     r           13008                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_10/CEin                                                                  RBB_6L       10  [TILE 0 0, RBB 16 10]          -     r           13008                                                                                          
   RBB_10/CEout                                                                 RBB_6L       10  [TILE 0 0, RBB 16 10]          2     r           13010                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_11/CEin                                                                  RBB_6L       11  [TILE 0 0, RBB 19 10]          -     r           13010                                                                                          
   RBB_11/CEout                                                                 RBB_6L       11  [TILE 0 0, RBB 19 10]          2     r           13012                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_12/CEin                                                                  RBB_6L       12  [TILE 0 0, RBB 22 10]          -     r           13012     {<CE>inst90: $auto$ff.cc:266:slice$2273 (FDE,site=dff)}                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_12/CLK                                                                   RBB_6L       12  [TILE 0 0, RBB 22 10]       1048     r           14060                                                                                          
   clk                                                                          Clock net    53           (fanout=675)      -2278                     -                                                                                          
   clk                                                                          CLOCK-PORT    -                      -    capture     r           11782                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













