module Etable( a,c);
input  logic [7:0] a;
output logic [7:0]c;