{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 20:40:28 2025 " "Info: Processing started: Wed Apr 09 20:40:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file d_flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Info: Found entity 1: d_flipflop" {  } { { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "lpm_counter F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv " "Warning: Entity \"lpm_counter\" obtained from \"F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "lpm_mux F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_mux.sv " "Warning: Entity \"lpm_mux\" obtained from \"F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_mux.sv\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_mux.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6 " "Info: Found entity 1: lab6" {  } { { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6 " "Info: Elaborating entity \"lab6\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:counter_inst " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:counter_inst\"" {  } { { "lab6.sv" "counter_inst" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lpm_counter.sv(13) " "Warning (10230): Verilog HDL assignment warning at lpm_counter.sv(13): truncated value with size 32 to match size of target (5)" {  } { { "lpm_counter.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop d_flipflop:pause_ff " "Info: Elaborating entity \"d_flipflop\" for hierarchy \"d_flipflop:pause_ff\"" {  } { { "lab6.sv" "pause_ff" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux:result_mux " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux:result_mux\"" {  } { { "lab6.sv" "result_mux" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Info: Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info: Implemented 16 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 20:40:28 2025 " "Info: Processing ended: Wed Apr 09 20:40:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 20:40:29 2025 " "Info: Processing started: Wed Apr 09 20:40:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab6 EP2S15F484C3 " "Info: Selected device EP2S15F484C3 for design \"lab6\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/users/computer/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/computer/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/" 0 { } { { 0 { 0 ""} 0 65 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Info: Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/" 0 { } { { 0 { 0 ""} 0 39 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.053 ns register register " "Info: Estimated most critical path is register to register delay of 1.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:counter_inst\|q\[1\] 1 REG LAB_X14_Y26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y26; Fanout = 4; REG Node = 'lpm_counter:counter_inst\|q\[1\]'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:counter_inst|q[1] } "NODE_NAME" } } { "lpm_counter.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.309 ns) 0.761 ns lpm_counter:counter_inst\|Add0~2 2 COMB LAB_X14_Y26 2 " "Info: 2: + IC(0.452 ns) + CELL(0.309 ns) = 0.761 ns; Loc. = LAB_X14_Y26; Fanout = 2; COMB Node = 'lpm_counter:counter_inst\|Add0~2'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { lpm_counter:counter_inst|q[1] lpm_counter:counter_inst|Add0~2 } "NODE_NAME" } } { "lpm_counter.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.796 ns lpm_counter:counter_inst\|Add0~6 3 COMB LAB_X14_Y26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.796 ns; Loc. = LAB_X14_Y26; Fanout = 2; COMB Node = 'lpm_counter:counter_inst\|Add0~6'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter:counter_inst|Add0~2 lpm_counter:counter_inst|Add0~6 } "NODE_NAME" } } { "lpm_counter.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.831 ns lpm_counter:counter_inst\|Add0~10 4 COMB LAB_X14_Y26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.831 ns; Loc. = LAB_X14_Y26; Fanout = 1; COMB Node = 'lpm_counter:counter_inst\|Add0~10'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter:counter_inst|Add0~6 lpm_counter:counter_inst|Add0~10 } "NODE_NAME" } } { "lpm_counter.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.956 ns lpm_counter:counter_inst\|Add0~13 5 COMB LAB_X14_Y26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.956 ns; Loc. = LAB_X14_Y26; Fanout = 1; COMB Node = 'lpm_counter:counter_inst\|Add0~13'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter:counter_inst|Add0~10 lpm_counter:counter_inst|Add0~13 } "NODE_NAME" } } { "lpm_counter.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.058 ns) + CELL(0.155 ns) 1.053 ns lpm_counter:counter_inst\|q\[4\] 6 REG LAB_X14_Y26 3 " "Info: 6: + IC(-0.058 ns) + CELL(0.155 ns) = 1.053 ns; Loc. = LAB_X14_Y26; Fanout = 3; REG Node = 'lpm_counter:counter_inst\|q\[4\]'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter:counter_inst|Add0~13 lpm_counter:counter_inst|q[4] } "NODE_NAME" } } { "lpm_counter.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.659 ns ( 62.58 % ) " "Info: Total cell delay = 0.659 ns ( 62.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.394 ns ( 37.42 % ) " "Info: Total interconnect delay = 0.394 ns ( 37.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { lpm_counter:counter_inst|q[1] lpm_counter:counter_inst|Add0~2 lpm_counter:counter_inst|Add0~6 lpm_counter:counter_inst|Add0~10 lpm_counter:counter_inst|Add0~13 lpm_counter:counter_inst|q[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Warning: Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[0\] 0 " "Info: Pin \"result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[1\] 0 " "Info: Pin \"result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[2\] 0 " "Info: Pin \"result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[3\] 0 " "Info: Pin \"result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[4\] 0 " "Info: Pin \"result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 20:40:31 2025 " "Info: Processing ended: Wed Apr 09 20:40:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 20:40:32 2025 " "Info: Processing started: Wed Apr 09 20:40:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 20:40:33 2025 " "Info: Processing ended: Wed Apr 09 20:40:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 20:40:34 2025 " "Info: Processing started: Wed Apr 09 20:40:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab6 -c lab6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab6 -c lab6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 2 -1 0 } } { "c:/users/computer/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/computer/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register lpm_counter:counter_inst\|q\[0\] d_flipflop:pause_ff\|q 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter:counter_inst\|q\[0\]\" and destination register \"d_flipflop:pause_ff\|q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.041 ns + Longest register register " "Info: + Longest register to register delay is 1.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:counter_inst\|q\[0\] 1 REG LCFF_X14_Y26_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y26_N1; Fanout = 5; REG Node = 'lpm_counter:counter_inst\|q\[0\]'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:counter_inst|q[0] } "NODE_NAME" } } { "lpm_counter.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.346 ns) 0.612 ns next_in_pause~0 2 COMB LCCOMB_X14_Y26_N10 1 " "Info: 2: + IC(0.266 ns) + CELL(0.346 ns) = 0.612 ns; Loc. = LCCOMB_X14_Y26_N10; Fanout = 1; COMB Node = 'next_in_pause~0'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { lpm_counter:counter_inst|q[0] next_in_pause~0 } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 0.886 ns next_in_pause~1 3 COMB LCCOMB_X14_Y26_N4 1 " "Info: 3: + IC(0.221 ns) + CELL(0.053 ns) = 0.886 ns; Loc. = LCCOMB_X14_Y26_N4; Fanout = 1; COMB Node = 'next_in_pause~1'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { next_in_pause~0 next_in_pause~1 } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.041 ns d_flipflop:pause_ff\|q 4 REG LCFF_X14_Y26_N5 10 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.041 ns; Loc. = LCFF_X14_Y26_N5; Fanout = 10; REG Node = 'd_flipflop:pause_ff\|q'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { next_in_pause~1 d_flipflop:pause_ff|q } "NODE_NAME" } } { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.554 ns ( 53.22 % ) " "Info: Total cell delay = 0.554 ns ( 53.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.487 ns ( 46.78 % ) " "Info: Total interconnect delay = 0.487 ns ( 46.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { lpm_counter:counter_inst|q[0] next_in_pause~0 next_in_pause~1 d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "1.041 ns" { lpm_counter:counter_inst|q[0] {} next_in_pause~0 {} next_in_pause~1 {} d_flipflop:pause_ff|q {} } { 0.000ns 0.266ns 0.221ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns clk 1 CLK PIN_A5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.618 ns) 3.111 ns d_flipflop:pause_ff\|q 2 REG LCFF_X14_Y26_N5 10 " "Info: 2: + IC(1.626 ns) + CELL(0.618 ns) = 3.111 ns; Loc. = LCFF_X14_Y26_N5; Fanout = 10; REG Node = 'd_flipflop:pause_ff\|q'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { clk d_flipflop:pause_ff|q } "NODE_NAME" } } { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.485 ns ( 47.73 % ) " "Info: Total cell delay = 1.485 ns ( 47.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.626 ns ( 52.27 % ) " "Info: Total interconnect delay = 1.626 ns ( 52.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} d_flipflop:pause_ff|q {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.111 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns clk 1 CLK PIN_A5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.618 ns) 3.111 ns lpm_counter:counter_inst\|q\[0\] 2 REG LCFF_X14_Y26_N1 5 " "Info: 2: + IC(1.626 ns) + CELL(0.618 ns) = 3.111 ns; Loc. = LCFF_X14_Y26_N1; Fanout = 5; REG Node = 'lpm_counter:counter_inst\|q\[0\]'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { clk lpm_counter:counter_inst|q[0] } "NODE_NAME" } } { "lpm_counter.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.485 ns ( 47.73 % ) " "Info: Total cell delay = 1.485 ns ( 47.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.626 ns ( 52.27 % ) " "Info: Total interconnect delay = 1.626 ns ( 52.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk lpm_counter:counter_inst|q[0] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} lpm_counter:counter_inst|q[0] {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} d_flipflop:pause_ff|q {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } } { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk lpm_counter:counter_inst|q[0] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} lpm_counter:counter_inst|q[0] {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_counter.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_counter.sv" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { lpm_counter:counter_inst|q[0] next_in_pause~0 next_in_pause~1 d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "1.041 ns" { lpm_counter:counter_inst|q[0] {} next_in_pause~0 {} next_in_pause~1 {} d_flipflop:pause_ff|q {} } { 0.000ns 0.266ns 0.221ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.155ns } "" } } { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} d_flipflop:pause_ff|q {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } } { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk lpm_counter:counter_inst|q[0] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} lpm_counter:counter_inst|q[0] {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { d_flipflop:pause_ff|q {} } {  } {  } "" } } { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk result\[4\] d_flipflop:pause_ff\|q 6.927 ns register " "Info: tco from clock \"clk\" to destination pin \"result\[4\]\" through register \"d_flipflop:pause_ff\|q\" is 6.927 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.111 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns clk 1 CLK PIN_A5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.618 ns) 3.111 ns d_flipflop:pause_ff\|q 2 REG LCFF_X14_Y26_N5 10 " "Info: 2: + IC(1.626 ns) + CELL(0.618 ns) = 3.111 ns; Loc. = LCFF_X14_Y26_N5; Fanout = 10; REG Node = 'd_flipflop:pause_ff\|q'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { clk d_flipflop:pause_ff|q } "NODE_NAME" } } { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.485 ns ( 47.73 % ) " "Info: Total cell delay = 1.485 ns ( 47.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.626 ns ( 52.27 % ) " "Info: Total interconnect delay = 1.626 ns ( 52.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} d_flipflop:pause_ff|q {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.722 ns + Longest register pin " "Info: + Longest register to pin delay is 3.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d_flipflop:pause_ff\|q 1 REG LCFF_X14_Y26_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y26_N5; Fanout = 10; REG Node = 'd_flipflop:pause_ff\|q'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_flipflop:pause_ff|q } "NODE_NAME" } } { "d_flipflop.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/d_flipflop.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.346 ns) 0.650 ns lpm_mux:result_mux\|result\[4\]~4 2 COMB LCCOMB_X14_Y26_N14 1 " "Info: 2: + IC(0.304 ns) + CELL(0.346 ns) = 0.650 ns; Loc. = LCCOMB_X14_Y26_N14; Fanout = 1; COMB Node = 'lpm_mux:result_mux\|result\[4\]~4'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { d_flipflop:pause_ff|q lpm_mux:result_mux|result[4]~4 } "NODE_NAME" } } { "lpm_mux.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lpm_mux.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(1.992 ns) 3.722 ns result\[4\] 3 PIN PIN_A19 0 " "Info: 3: + IC(1.080 ns) + CELL(1.992 ns) = 3.722 ns; Loc. = PIN_A19; Fanout = 0; PIN Node = 'result\[4\]'" {  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { lpm_mux:result_mux|result[4]~4 result[4] } "NODE_NAME" } } { "lab6.sv" "" { Text "F:/Studying/SUAI/tatakae/6/Circuit_Design/Lab6/Quartus/lab6.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.338 ns ( 62.82 % ) " "Info: Total cell delay = 2.338 ns ( 62.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.384 ns ( 37.18 % ) " "Info: Total interconnect delay = 1.384 ns ( 37.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.722 ns" { d_flipflop:pause_ff|q lpm_mux:result_mux|result[4]~4 result[4] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.722 ns" { d_flipflop:pause_ff|q {} lpm_mux:result_mux|result[4]~4 {} result[4] {} } { 0.000ns 0.304ns 1.080ns } { 0.000ns 0.346ns 1.992ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clk d_flipflop:pause_ff|q } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clk {} clk~combout {} d_flipflop:pause_ff|q {} } { 0.000ns 0.000ns 1.626ns } { 0.000ns 0.867ns 0.618ns } "" } } { "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/computer/quartus/bin/TimingClosureFloorplan.fld" "" "3.722 ns" { d_flipflop:pause_ff|q lpm_mux:result_mux|result[4]~4 result[4] } "NODE_NAME" } } { "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/computer/quartus/bin/Technology_Viewer.qrui" "3.722 ns" { d_flipflop:pause_ff|q {} lpm_mux:result_mux|result[4]~4 {} result[4] {} } { 0.000ns 0.304ns 1.080ns } { 0.000ns 0.346ns 1.992ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 20:40:34 2025 " "Info: Processing ended: Wed Apr 09 20:40:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
