# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
# Loading work.eof_detector(beh)
run 10 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/eof
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
run 10 ns
run 10 ns
run 5 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
add wave sim:/tb_risc_v_lite/data_mem/m1
add wave sim:/tb_risc_v_lite/data_mem/m2
add wave sim:/tb_risc_v_lite/data_mem/addr2
add wave sim:/tb_risc_v_lite/data_mem/addr
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
quit -sim
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
# Loading work.eof_detector(beh)
run 100 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/eof
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 100 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 50 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 50 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 50 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 20 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 365 ns  Iteration: 6  Instance: /tb_risc_v_lite/im
run 10 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 375 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
add wave sim:/tb_risc_v_lite/dut/datapath/pipe_rst_n
restart
run 50 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/eof
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 50 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 50 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 50 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 50 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 50 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 50 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
add wave sim:/tb_risc_v_lite/dut/datapath/pc_jal
restart
run 320 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/eof
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
# Loading work.eof_detector(beh)
run 320 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/eof
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
restart
add wave sim:/tb_risc_v_lite/dut/datapath/pc_jal
add wave sim:/tb_risc_v_lite/dut/datapath/pipe_rst_n
run 320 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/eof
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 5 ns
run 10 ns
quit -sim
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# ** Error: ../tb/tb_risc_v_lite_v2.vhd(100): near "CLK": expecting: ')' ','
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: ../tb/tb_risc_v_lite_v2.vhd(101): No default binding for component 'mem'. (Port 'async_rst_n' is not on the entity.)
# ** Warning: [1] (vopt-3473) Component instance "data_mem : mem" is not bound.
# ** Error: ../tb/clk_gen.vhd(21): Vopt Compiler exiting
# Error loading design
# (vish-4014) No objects found matching '/tb_risc_v_lite/clk'.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# ** Error: ../tb/mem/mem_v2.vhd(17): near ".": expecting: ':'
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# ** Error: ../tb/mem/mem_v2.vhd(36): (vcom-1136) Unknown identifier "async_rst_n".
# ** Error: ../tb/mem/mem_v2.vhd(36): Expression is not a signal.
# ** Error: ../tb/mem/mem_v2.vhd(39): (vcom-1136) Unknown identifier "async_rst_n".
# ** Error: ../tb/mem/mem_v2.vhd(39): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: ../tb/mem/mem_v2.vhd(59): VHDL Compiler exiting
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
# Loading work.eof_detector(beh)
rn 320 ns
# invalid command name "rn"
ruun 320 ns
# invalid command name "ruun"
run 320 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/eof
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 295 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 315 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 5 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 325 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 335 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
add wave sim:/tb_risc_v_lite/data_mem/addr2
restart
run 200 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/eof
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 5 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 205 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 225 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 255 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 265 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 275 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 285 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# ** Error: ../tb/mem/mem_v2.vhd(67): near ")": expecting: ';'
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
# Loading work.eof_detector(beh)
add wave sim:/tb_risc_v_lite/data_mem/addr_1
add wave sim:/tb_risc_v_lite/data_mem/addr_2
run 250 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/eof
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# ** Error: ../tb/mem/mem_v2.vhd(36): Type conversion (to ieee.numeric_std.unsigned) conflicts with expected type ieee.numeric_std.signed.
# ** Error: ../tb/mem/mem_v2.vhd(73): VHDL Compiler exiting
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
# Loading work.eof_detector(beh)
run 250 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/eof
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
run 5 ns
run 10 ns
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
# Loading work.eof_detector(beh)
add wave sim:/tb_risc_v_lite/data_mem/addr1_sh
add wave sim:/tb_risc_v_lite/data_mem/addr2_sh
run 250 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/eof
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
run 5 ns
run 10 ns
add wave sim:/tb_risc_v_lite/data_mem/wr_en
restart
run 250 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/eof
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 5 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# ** Error: ../tb/mem/mem_v2.vhd(43): Length of expected is 16; length of actual is 18.
# ** Error: ../tb/mem/mem_v2.vhd(59): (vcom-1136) Unknown identifier "addr_1_sh".
# ** Error: ../tb/mem/mem_v2.vhd(61): (vcom-1136) Unknown identifier "addr_2_sh".
# ** Error: ../tb/mem/mem_v2.vhd(73): (vcom-1136) Unknown identifier "addr_1_sh".
# ** Error: ../tb/mem/mem_v2.vhd(75): (vcom-1136) Unknown identifier "addr_2_sh".
# ** Error: ../tb/mem/mem_v2.vhd(79): VHDL Compiler exiting
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# ** Error: ../tb/mem/mem_v2.vhd(42): Illegal target for signal assignment.
# ** Error: ../tb/mem/mem_v2.vhd(42): (vcom-1136) Unknown identifier "addr_1_sh".
# ** Error: ../tb/mem/mem_v2.vhd(43): Illegal target for signal assignment.
# ** Error: ../tb/mem/mem_v2.vhd(43): (vcom-1136) Unknown identifier "addr_2_sh".
# ** Error: ../tb/mem/mem_v2.vhd(59): (vcom-1136) Unknown identifier "addr_1_sh".
# ** Error: ../tb/mem/mem_v2.vhd(61): (vcom-1136) Unknown identifier "addr_2_sh".
# ** Error: ../tb/mem/mem_v2.vhd(73): (vcom-1136) Unknown identifier "addr_1_sh".
# ** Error: ../tb/mem/mem_v2.vhd(75): (vcom-1136) Unknown identifier "addr_2_sh".
# ** Error: ../tb/mem/mem_v2.vhd(79): VHDL Compiler exiting
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# ** Error: ../tb/mem/mem_v2.vhd(42): Illegal target for signal assignment.
# ** Error: ../tb/mem/mem_v2.vhd(42): (vcom-1136) Unknown identifier "addr_1_sh".
# ** Error: ../tb/mem/mem_v2.vhd(43): Illegal target for signal assignment.
# ** Error: ../tb/mem/mem_v2.vhd(43): (vcom-1136) Unknown identifier "addr_2_sh".
# ** Error: ../tb/mem/mem_v2.vhd(59): (vcom-1136) Unknown identifier "addr_1_sh".
# ** Error: ../tb/mem/mem_v2.vhd(61): (vcom-1136) Unknown identifier "addr_2_sh".
# ** Error: ../tb/mem/mem_v2.vhd(73): (vcom-1136) Unknown identifier "addr_1_sh".
# ** Error: ../tb/mem/mem_v2.vhd(75): (vcom-1136) Unknown identifier "addr_2_sh".
# ** Error: ../tb/mem/mem_v2.vhd(79): VHDL Compiler exiting
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# ** Error: ../tb/mem/mem_v2.vhd(43): Length of expected is 16; length of actual is 18.
# ** Error: ../tb/mem/mem_v2.vhd(79): VHDL Compiler exiting
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
# Loading work.eof_detector(beh)
add wave sim:/tb_risc_v_lite/data_mem/addr_1_sh
add wave sim:/tb_risc_v_lite/data_mem/addr_2_sh
run 370 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/eof
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 15 na
# Invalid time value: 15 na
run 15 ns
run 10 ns
run 10 ns
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity eof_detector
# -- Compiling architecture beh of eof_detector
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
# Loading work.eof_detector(beh)
run 370 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/eof
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
quit -sim
