V 000065 55 7404          1561933000161 Instruction_Fetch_sstage
(_unit VHDL(instruction_fetch_sstage 0 27(instruction_fetch_sstage 0 36))
	(_version vde)
	(_time 1561933000162 2019.06.30 19:16:40)
	(_source(\./../compile/Instruction_Fetch_stage.vhd\))
	(_parameters tan)
	(_code 7a75267b7e2c2d6d2f7468212e7c797d7e7c737c2c)
	(_ent
		(_time 1561933000159)
	)
	(_comp
		(ram
			(_object
				(_gen(_int BP -2 0 53(_ent((i 16)))))
				(_gen(_int BE -2 0 54(_ent((i 8)))))
				(_gen(_int Tread -3 0 55(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_type(_int ~STRING~13 0 58(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 58(_ent(_string \"mram.txt"\))))
				(_gen(_int Tz -3 0 59(_ent((ns 4611686018427387904)))))
				(_port(_int Clock -1 0 62(_ent (_in))))
				(_port(_int enable -1 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 64(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 64(_ent (_in))))
				(_port(_int rw -1 0 65(_ent (_in))))
				(_port(_int pronto -1 0 66(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 67(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 67(_ent (_inout))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 72(_ent((i 8)))))
				(_gen(_int Tprop -3 0 75(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 76(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 80(_ent (_in))))
				(_port(_int CE -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int D 4 0 82(_ent (_in))))
				(_port(_int R -1 0 83(_ent (_in))))
				(_port(_int S -1 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 85(_array -1((_dto c 7 i 0)))))
				(_port(_int Q 5 0 85(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 8 i 0)))))
				(_port(_int I0 4 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 9 i 0)))))
				(_port(_int I1 5 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int O 6 0 48(_ent (_out))))
			)
		)
		(somador
			(_object
				(_gen(_int NumeroBits -2 0 90(_ent((i 8)))))
				(_gen(_int Tsoma -3 0 91(_ent((ns 4613937818241073152)))))
				(_gen(_int Tinc -3 0 92(_ent((ns 4611686018427387904)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 11 i 0)))))
				(_port(_int A 4 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 96(_array -1((_dto c 12 i 0)))))
				(_port(_int B 5 0 96(_ent (_in))))
				(_port(_int S -1 0 97(_ent (_in))))
				(_port(_int Vum -1 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 99(_array -1((_dto c 13 i 0)))))
				(_port(_int C 6 0 99(_ent (_out))))
			)
		)
	)
	(_inst U10 0 127(_comp ram)
		(_port
			((Clock)(Clock))
			((enable)(Dangling_Input_Signal))
			((ender)(PC(d_31_0)))
			((rw)(Dangling_Input_Signal))
			((dado)(INST(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((BP)((i 16)))
				((BE)((i 8)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
				((NA)(_string \"mram.txt"\))
				((Tz)((ns 4611686018427387904)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((ender)(ender))
				((rw)(rw))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_inst U6 0 136(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(Clock))
			((CE)(Dangling_Input_Signal))
			((D)(PC_in(d_31_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U7 0 149(_comp Mux2x1)
		(_gen
			((NB)((i 35)))
		)
		(_port
			((I0)(PC_mais_quatro(d_31_0)))
			((I1)(OUT_MEM(d_31_0)))
			((Sel)(PCSrc))
			((O)(PC_in(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 35)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U8 0 160(_comp somador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((A)(PC(d_31_0)))
			((B)(value_quatro(d_31_0)))
			((S)(Dangling_Input_Signal))
			((Vum)(Dangling_Input_Signal))
			((C)(PC_mais_quatro(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tsoma)((ns 4613937818241073152)))
				((Tinc)((ns 4611686018427387904)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Vum)(Vum))
				((C)(C))
			)
		)
	)
	(_inst U9 0 172(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 64)))
		)
		(_port
			((C)(Clock))
			((CE)(Dangling_Input_Signal))
			((D)(IF_ID_In(d_63_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OUT_IF(d_63_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 64)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int OUT_MEM 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 32(_array -1((_dto i 63 i 0)))))
		(_port(_int OUT_IF 1 0 32(_ent(_out))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int IF_ID_In 2 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 109(_array -1((_dto i 31 i 0)))))
		(_sig(_int INST 3 0 109(_arch(_uni))))
		(_sig(_int PC 3 0 110(_arch(_uni))))
		(_sig(_int PC_in 3 0 111(_arch(_uni))))
		(_sig(_int PC_mais_quatro 3 0 112(_arch(_uni))))
		(_sig(_int value_quatro 3 0 113(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 116(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((IF_ID_In(d_31_0))(PC_mais_quatro(d_31_0))))(_trgt(4(d_31_0)))(_sens(8(d_31_0))))))
			(line__122(_arch 1 0 122(_assignment(_alias((IF_ID_In(d_63_32))(INST(d_31_0))))(_trgt(4(d_63_32)))(_sens(5(d_31_0))))))
			(line__123(_arch 2 0 123(_assignment(_trgt(9(d_31_0))))))
			(line__188(_arch 3 0 188(_assignment(_trgt(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . Instruction_Fetch_sstage 14 -1)
)
V 000065 55 9176          1561933000189 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 40))
	(_version vde)
	(_time 1561933000190 2019.06.30 19:16:40)
	(_source(\./../compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code 8986d587d5dfde9edf8f9bd2dd8f8a8e8d8f808fdf)
	(_ent
		(_time 1561933000186)
	)
	(_comp
		(dualregfile
			(_object
				(_gen(_int NBend -2 0 46(_ent((i 4)))))
				(_gen(_int NBdado -2 0 47(_ent((i 8)))))
				(_gen(_int Tread -3 0 48(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 49(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 53(_array -1((_dto c 17 i 0)))))
				(_port(_int dadoina 12 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 54(_array -1((_dto c 18 i 0)))))
				(_port(_int enda 13 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 55(_array -1((_dto c 19 i 0)))))
				(_port(_int endb 14 0 55(_ent (_in))))
				(_port(_int we -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 57(_array -1((_dto c 20 i 0)))))
				(_port(_int dadoouta 15 0 57(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 58(_array -1((_dto c 21 i 0)))))
				(_port(_int dadooutb 16 0 58(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 92(_ent((i 8)))))
				(_gen(_int NBS -2 0 93(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 96(_array -1((_dto c 22 i 0)))))
				(_port(_int I 12 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 97(_array -1((_dto c 23 i 0)))))
				(_port(_int O 13 0 97(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 74(_ent((i 8)))))
				(_gen(_int Tprop -3 0 77(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 78(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 82(_ent (_in))))
				(_port(_int CE -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 84(_array -1((_dto c 24 i 0)))))
				(_port(_int D 12 0 84(_ent (_in))))
				(_port(_int R -1 0 85(_ent (_in))))
				(_port(_int S -1 0 86(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 87(_array -1((_dto c 25 i 0)))))
				(_port(_int Q 13 0 87(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 63(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 66(_array -1((_dto c 26 i 0)))))
				(_port(_int I0 12 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 67(_array -1((_dto c 27 i 0)))))
				(_port(_int I1 13 0 67(_ent (_in))))
				(_port(_int Sel -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 69(_array -1((_dto c 28 i 0)))))
				(_port(_int O 14 0 69(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 144(_comp dualregfile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(BUS370(d_7_0)))
			((endb)(Rs(d_4_0)))
			((we)(WE))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
			)
			(_port
				((clk)(clk))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((we)(we))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 159(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 169(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 164)))
		)
		(_port
			((C)(CLK))
			((CE)(Dangling_Input_Signal))
			((D)(ID_EX_In(d_163_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_92_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 164)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 182(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(WE))
			((O)(BUS370(d_7_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int WE -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{163~downto~0}~12 0 36(_array -1((_dto i 163 i 0)))))
		(_port(_int OutID 5 0 36(_ent(_out))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 102(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS370 6 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 107(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 7 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 8 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{163~downto~0}~13 0 109(_array -1((_dto i 163 i 0)))))
		(_sig(_int ID_EX_In 9 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 110(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 10 0 110(_arch(_uni))))
		(_sig(_int Inst 8 0 111(_arch(_uni))))
		(_sig(_int PC_mais_quatro 8 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 113(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 11 0 113(_arch(_uni))))
		(_sig(_int Rs 11 0 114(_arch(_uni))))
		(_sig(_int RsData 8 0 115(_arch(_uni))))
		(_sig(_int Rt 11 0 116(_arch(_uni))))
		(_sig(_int RtData 8 0 117(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 120(_arch(_uni))))
		(_prcs
			(line__125(_arch 0 0 125(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(13(d_31_0)))(_sens(2(d_31_0))))))
			(line__126(_arch 1 0 126(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(14(d_31_0)))(_sens(2(d_63_32))))))
			(line__127(_arch 2 0 127(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(16(d_4_0)))(_sens(13(d_25_21))))))
			(line__128(_arch 3 0 128(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(18(d_4_0)))(_sens(13(d_20_16))))))
			(line__129(_arch 4 0 129(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(15(d_4_0)))(_sens(13(d_15_11))))))
			(line__130(_arch 5 0 130(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(12(d_15_0)))(_sens(13(d_15_0))))))
			(line__131(_arch 6 0 131(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(9(d_25_0)))(_sens(13(d_25_0))))))
			(line__132(_arch 7 0 132(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(6(d_5_0)))(_sens(13(d_31_26))))))
			(line__133(_arch 8 0 133(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(13(d_10_0))))))
			(line__134(_arch 9 0 134(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(11(d_4_0)))(_sens(18(d_4_0))))))
			(line__135(_arch 10 0 135(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(11(d_9_5)))(_sens(15(d_4_0))))))
			(line__136(_arch 11 0 136(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(11(d_41_10)))(_sens(10(d_31_0))))))
			(line__137(_arch 12 0 137(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(11(d_73_42)))(_sens(19(d_31_0))))))
			(line__138(_arch 13 0 138(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(11(d_105_74)))(_sens(17(d_31_0))))))
			(line__139(_arch 14 0 139(_assignment(_alias((ID_EX_In(d_131_106))(RsData(d_25_0))))(_trgt(11(d_131_106)))(_sens(17(d_25_0))))))
			(line__140(_arch 15 0 140(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(11(d_163_132)))(_sens(14(d_31_0))))))
			(line__196(_arch 16 0 196(_assignment(_trgt(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 29 -1)
)
V 000065 55 7404          1561942559403 Instruction_Fetch_sstage
(_unit VHDL(instruction_fetch_sstage 0 27(instruction_fetch_sstage 0 36))
	(_version vde)
	(_time 1561942559404 2019.06.30 21:55:59)
	(_source(\./../compile/Instruction_Fetch_stage.vhd\))
	(_parameters tan)
	(_code 3c3d67393a6a6b2b69322e67683a3f3b383a353a6a)
	(_ent
		(_time 1561933000158)
	)
	(_comp
		(ram
			(_object
				(_gen(_int BP -2 0 53(_ent((i 16)))))
				(_gen(_int BE -2 0 54(_ent((i 8)))))
				(_gen(_int Tread -3 0 55(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_type(_int ~STRING~13 0 58(_array -4((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 58(_ent(_string \"mram.txt"\))))
				(_gen(_int Tz -3 0 59(_ent((ns 4611686018427387904)))))
				(_port(_int Clock -1 0 62(_ent (_in))))
				(_port(_int enable -1 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 64(_array -1((_dto c 4 i 0)))))
				(_port(_int ender 5 0 64(_ent (_in))))
				(_port(_int rw -1 0 65(_ent (_in))))
				(_port(_int pronto -1 0 66(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 67(_array -1((_dto c 5 i 0)))))
				(_port(_int dado 6 0 67(_ent (_inout))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 72(_ent((i 8)))))
				(_gen(_int Tprop -3 0 75(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 76(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 80(_ent (_in))))
				(_port(_int CE -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int D 4 0 82(_ent (_in))))
				(_port(_int R -1 0 83(_ent (_in))))
				(_port(_int S -1 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 85(_array -1((_dto c 7 i 0)))))
				(_port(_int Q 5 0 85(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 8 i 0)))))
				(_port(_int I0 4 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 9 i 0)))))
				(_port(_int I1 5 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int O 6 0 48(_ent (_out))))
			)
		)
		(somador
			(_object
				(_gen(_int NumeroBits -2 0 90(_ent((i 8)))))
				(_gen(_int Tsoma -3 0 91(_ent((ns 4613937818241073152)))))
				(_gen(_int Tinc -3 0 92(_ent((ns 4611686018427387904)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 95(_array -1((_dto c 11 i 0)))))
				(_port(_int A 4 0 95(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 96(_array -1((_dto c 12 i 0)))))
				(_port(_int B 5 0 96(_ent (_in))))
				(_port(_int S -1 0 97(_ent (_in))))
				(_port(_int Vum -1 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 99(_array -1((_dto c 13 i 0)))))
				(_port(_int C 6 0 99(_ent (_out))))
			)
		)
	)
	(_inst U10 0 127(_comp ram)
		(_port
			((Clock)(Clock))
			((enable)(Dangling_Input_Signal))
			((ender)(PC(d_31_0)))
			((rw)(Dangling_Input_Signal))
			((dado)(INST(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((BP)((i 16)))
				((BE)((i 8)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
				((NA)(_string \"mram.txt"\))
				((Tz)((ns 4611686018427387904)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((ender)(ender))
				((rw)(rw))
				((pronto)(pronto))
				((dado)(dado))
			)
		)
	)
	(_inst U6 0 136(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(Clock))
			((CE)(Dangling_Input_Signal))
			((D)(PC_in(d_31_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U7 0 149(_comp Mux2x1)
		(_gen
			((NB)((i 35)))
		)
		(_port
			((I0)(PC_mais_quatro(d_31_0)))
			((I1)(OUT_MEM(d_31_0)))
			((Sel)(PCSrc))
			((O)(PC_in(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 35)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U8 0 160(_comp somador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((A)(PC(d_31_0)))
			((B)(value_quatro(d_31_0)))
			((S)(Dangling_Input_Signal))
			((Vum)(Dangling_Input_Signal))
			((C)(PC_mais_quatro(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tsoma)((ns 4613937818241073152)))
				((Tinc)((ns 4611686018427387904)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Vum)(Vum))
				((C)(C))
			)
		)
	)
	(_inst U9 0 172(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 64)))
		)
		(_port
			((C)(Clock))
			((CE)(Dangling_Input_Signal))
			((D)(IF_ID_In(d_63_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OUT_IF(d_63_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 64)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int OUT_MEM 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 32(_array -1((_dto i 63 i 0)))))
		(_port(_int OUT_IF 1 0 32(_ent(_out))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int IF_ID_In 2 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 109(_array -1((_dto i 31 i 0)))))
		(_sig(_int INST 3 0 109(_arch(_uni))))
		(_sig(_int PC 3 0 110(_arch(_uni))))
		(_sig(_int PC_in 3 0 111(_arch(_uni))))
		(_sig(_int PC_mais_quatro 3 0 112(_arch(_uni))))
		(_sig(_int value_quatro 3 0 113(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 116(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((IF_ID_In(d_31_0))(PC_mais_quatro(d_31_0))))(_trgt(4(d_31_0)))(_sens(8(d_31_0))))))
			(line__122(_arch 1 0 122(_assignment(_alias((IF_ID_In(d_63_32))(INST(d_31_0))))(_trgt(4(d_63_32)))(_sens(5(d_31_0))))))
			(line__123(_arch 2 0 123(_assignment(_trgt(9(d_31_0))))))
			(line__188(_arch 3 0 188(_assignment(_trgt(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . Instruction_Fetch_sstage 14 -1)
)
V 000065 55 9176          1561942559419 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 40))
	(_version vde)
	(_time 1561942559420 2019.06.30 21:55:59)
	(_source(\./../compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code 4c4d174e4a1a1b5b1a4a5e17184a4f4b484a454a1a)
	(_ent
		(_time 1561933000185)
	)
	(_comp
		(dualregfile
			(_object
				(_gen(_int NBend -2 0 46(_ent((i 4)))))
				(_gen(_int NBdado -2 0 47(_ent((i 8)))))
				(_gen(_int Tread -3 0 48(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 49(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 53(_array -1((_dto c 17 i 0)))))
				(_port(_int dadoina 12 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 54(_array -1((_dto c 18 i 0)))))
				(_port(_int enda 13 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 55(_array -1((_dto c 19 i 0)))))
				(_port(_int endb 14 0 55(_ent (_in))))
				(_port(_int we -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 57(_array -1((_dto c 20 i 0)))))
				(_port(_int dadoouta 15 0 57(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 58(_array -1((_dto c 21 i 0)))))
				(_port(_int dadooutb 16 0 58(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 92(_ent((i 8)))))
				(_gen(_int NBS -2 0 93(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 96(_array -1((_dto c 22 i 0)))))
				(_port(_int I 12 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 97(_array -1((_dto c 23 i 0)))))
				(_port(_int O 13 0 97(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 74(_ent((i 8)))))
				(_gen(_int Tprop -3 0 77(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 78(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 82(_ent (_in))))
				(_port(_int CE -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 84(_array -1((_dto c 24 i 0)))))
				(_port(_int D 12 0 84(_ent (_in))))
				(_port(_int R -1 0 85(_ent (_in))))
				(_port(_int S -1 0 86(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 87(_array -1((_dto c 25 i 0)))))
				(_port(_int Q 13 0 87(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 63(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 66(_array -1((_dto c 26 i 0)))))
				(_port(_int I0 12 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 67(_array -1((_dto c 27 i 0)))))
				(_port(_int I1 13 0 67(_ent (_in))))
				(_port(_int Sel -1 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 69(_array -1((_dto c 28 i 0)))))
				(_port(_int O 14 0 69(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 144(_comp dualregfile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(BUS370(d_7_0)))
			((endb)(Rs(d_4_0)))
			((we)(WE))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
			)
			(_port
				((clk)(clk))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((we)(we))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 159(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 169(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 164)))
		)
		(_port
			((C)(CLK))
			((CE)(Dangling_Input_Signal))
			((D)(ID_EX_In(d_163_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_92_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 164)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 182(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(WE))
			((O)(BUS370(d_7_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int WE -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{163~downto~0}~12 0 36(_array -1((_dto i 163 i 0)))))
		(_port(_int OutID 5 0 36(_ent(_out))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 102(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS370 6 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 107(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 7 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 8 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{163~downto~0}~13 0 109(_array -1((_dto i 163 i 0)))))
		(_sig(_int ID_EX_In 9 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 110(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 10 0 110(_arch(_uni))))
		(_sig(_int Inst 8 0 111(_arch(_uni))))
		(_sig(_int PC_mais_quatro 8 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 113(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 11 0 113(_arch(_uni))))
		(_sig(_int Rs 11 0 114(_arch(_uni))))
		(_sig(_int RsData 8 0 115(_arch(_uni))))
		(_sig(_int Rt 11 0 116(_arch(_uni))))
		(_sig(_int RtData 8 0 117(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 120(_arch(_uni))))
		(_prcs
			(line__125(_arch 0 0 125(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(13(d_31_0)))(_sens(2(d_31_0))))))
			(line__126(_arch 1 0 126(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(14(d_31_0)))(_sens(2(d_63_32))))))
			(line__127(_arch 2 0 127(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(16(d_4_0)))(_sens(13(d_25_21))))))
			(line__128(_arch 3 0 128(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(18(d_4_0)))(_sens(13(d_20_16))))))
			(line__129(_arch 4 0 129(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(15(d_4_0)))(_sens(13(d_15_11))))))
			(line__130(_arch 5 0 130(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(12(d_15_0)))(_sens(13(d_15_0))))))
			(line__131(_arch 6 0 131(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(9(d_25_0)))(_sens(13(d_25_0))))))
			(line__132(_arch 7 0 132(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(6(d_5_0)))(_sens(13(d_31_26))))))
			(line__133(_arch 8 0 133(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(13(d_10_0))))))
			(line__134(_arch 9 0 134(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(11(d_4_0)))(_sens(18(d_4_0))))))
			(line__135(_arch 10 0 135(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(11(d_9_5)))(_sens(15(d_4_0))))))
			(line__136(_arch 11 0 136(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(11(d_41_10)))(_sens(10(d_31_0))))))
			(line__137(_arch 12 0 137(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(11(d_73_42)))(_sens(19(d_31_0))))))
			(line__138(_arch 13 0 138(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(11(d_105_74)))(_sens(17(d_31_0))))))
			(line__139(_arch 14 0 139(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(11(d_131_106)))(_sens(9(d_25_0))))))
			(line__140(_arch 15 0 140(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(11(d_163_132)))(_sens(14(d_31_0))))))
			(line__196(_arch 16 0 196(_assignment(_trgt(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 29 -1)
)
V 000049 55 997           1562040326097 Controle
(_unit VHDL(fub1 0 28(controle 0 37))
	(_version vde)
	(_time 1562040326098 2019.07.02 01:05:26)
	(_source(\./../src/Controle.vhd\))
	(_parameters tan)
	(_code 6b69656a3c3c3d786b697d303f6d69686a6d6d6c6e)
	(_ent
		(_time 1562040326093)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31(_array -1((_dto i 9 i 0)))))
		(_port(_int Controle 1 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686275 33686018 515)
		(33686019 771)
		(50463234 33751554 771)
		(33751555 771)
		(50463233 50463234 258)
		(50463234 514)
		(33751553 33686019 258)
		(33686018 515)
		(33751553 33686274 258)
		(33686018 33686018 514)
	)
	(_model . Controle 1 -1)
)
V 000045 55 1047          1562040341409 Fub2
(_unit VHDL(fub2 0 28(fub2 0 38))
	(_version vde)
	(_time 1562040341410 2019.07.02 01:05:41)
	(_source(\./../src/Controle_ALU.vhd\))
	(_parameters tan)
	(_code 2c222e297a7b7a3f2f2c3a77782a2e2f2e2a2a2b29)
	(_ent
		(_time 1562040341407)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int Controle_ALU 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 2 0 32(_ent(_in))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131842)
		(769)
		(131843)
		(259)
		(33685761 514)
		(33685761 515)
		(50462977 514)
		(131586)
		(50462977 770)
		(197122)
		(33751297 515)
		(197379)
	)
	(_model . Fub2 1 -1)
)
V 000049 55 1001          1562040389776 Controle
(_unit VHDL(controle 0 28(controle 0 37))
	(_version vde)
	(_time 1562040389777 2019.07.02 01:06:29)
	(_source(\./../src/Controle.vhd\))
	(_parameters tan)
	(_code 232121277674223426203179242570252625202575)
	(_ent
		(_time 1562040389774)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31(_array -1((_dto i 9 i 0)))))
		(_port(_int Controle 1 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686275 33686018 515)
		(33686019 771)
		(50463234 33751554 771)
		(33751555 771)
		(50463233 50463234 258)
		(50463234 514)
		(33751553 33686019 258)
		(33686018 515)
		(33751553 33686274 258)
		(33686018 33686018 514)
	)
	(_model . Controle 1 -1)
)
V 000065 55 10033         1562040566444 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 39))
	(_version vde)
	(_time 1562040566445 2019.07.02 01:09:26)
	(_source(\./../compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code 4313494115151454144151181745404447454a4515)
	(_ent
		(_time 1562040566441)
	)
	(_comp
		(dualregfile
			(_object
				(_gen(_int NBend -2 0 51(_ent((i 4)))))
				(_gen(_int NBdado -2 0 52(_ent((i 8)))))
				(_gen(_int Tread -3 0 53(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 54(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 58(_array -1((_dto c 19 i 0)))))
				(_port(_int dadoina 15 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 59(_array -1((_dto c 20 i 0)))))
				(_port(_int enda 16 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 60(_array -1((_dto c 21 i 0)))))
				(_port(_int endb 17 0 60(_ent (_in))))
				(_port(_int we -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 62(_array -1((_dto c 22 i 0)))))
				(_port(_int dadoouta 18 0 62(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 63(_array -1((_dto c 23 i 0)))))
				(_port(_int dadooutb 19 0 63(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 97(_ent((i 8)))))
				(_gen(_int NBS -2 0 98(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 101(_array -1((_dto c 24 i 0)))))
				(_port(_int I 15 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 102(_array -1((_dto c 25 i 0)))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 79(_ent((i 8)))))
				(_gen(_int Tprop -3 0 82(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 83(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 87(_ent (_in))))
				(_port(_int CE -1 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 89(_array -1((_dto c 26 i 0)))))
				(_port(_int D 15 0 89(_ent (_in))))
				(_port(_int R -1 0 90(_ent (_in))))
				(_port(_int S -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 92(_array -1((_dto c 27 i 0)))))
				(_port(_int Q 16 0 92(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 68(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 71(_array -1((_dto c 28 i 0)))))
				(_port(_int I0 15 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 72(_array -1((_dto c 29 i 0)))))
				(_port(_int I1 16 0 72(_ent (_in))))
				(_port(_int Sel -1 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 74(_array -1((_dto c 30 i 0)))))
				(_port(_int O 17 0 74(_ent (_out))))
			)
		)
		(Controle
			(_object
				(_port(_int OpCode 5 0 45(_ent (_in))))
				(_port(_int Controle 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 154(_comp dualregfile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(BUS370(d_7_0)))
			((endb)(Rs(d_4_0)))
			((we)(RegWrite))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
			)
			(_port
				((clk)(clk))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((we)(we))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 169(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 179(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 174)))
		)
		(_port
			((C)(CLK))
			((CE)(VCC))
			((D)(ID_EX_In(d_173_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_173_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 174)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 192(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(RegWrite))
			((O)(BUS370(d_7_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U1 0 203(_comp Controle)
		(_port
			((OpCode)(OpCode))
			((Controle)(control))
		)
		(_use(_ent . Controle)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 35(_array -1((_dto i 173 i 0)))))
		(_port(_int OutID 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46(_array -1((_dto i 9 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 107(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 108(_arch((i 3)))))
		(_sig(_int VCC -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS370 7 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int control 8 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 115(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 9 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 10 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 117(_array -1((_dto i 173 i 0)))))
		(_sig(_int ID_EX_In 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 12 0 118(_arch(_uni))))
		(_sig(_int Inst 10 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 120(_array -1((_dto i 5 i 0)))))
		(_sig(_int OpCode 13 0 120(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 122(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 14 0 122(_arch(_uni))))
		(_sig(_int Rs 14 0 123(_arch(_uni))))
		(_sig(_int RsData 10 0 124(_arch(_uni))))
		(_sig(_int Rt 14 0 125(_arch(_uni))))
		(_sig(_int RtData 10 0 126(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 129(_arch(_uni))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(14(d_31_0)))(_sens(2(d_31_0))))))
			(line__135(_arch 1 0 135(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(16(d_31_0)))(_sens(2(d_63_32))))))
			(line__136(_arch 2 0 136(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(18(d_4_0)))(_sens(14(d_25_21))))))
			(line__137(_arch 3 0 137(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(20(d_4_0)))(_sens(14(d_20_16))))))
			(line__138(_arch 4 0 138(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(17(d_4_0)))(_sens(14(d_15_11))))))
			(line__139(_arch 5 0 139(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(13(d_15_0)))(_sens(14(d_15_0))))))
			(line__140(_arch 6 0 140(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(10(d_25_0)))(_sens(14(d_25_0))))))
			(line__141(_arch 7 0 141(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(15(d_5_0)))(_sens(14(d_31_26))))))
			(line__142(_arch 8 0 142(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(14(d_10_0))))))
			(line__143(_arch 9 0 143(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(12(d_4_0)))(_sens(20(d_4_0))))))
			(line__144(_arch 10 0 144(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(12(d_9_5)))(_sens(17(d_4_0))))))
			(line__145(_arch 11 0 145(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(12(d_41_10)))(_sens(11(d_31_0))))))
			(line__146(_arch 12 0 146(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(12(d_73_42)))(_sens(21(d_31_0))))))
			(line__147(_arch 13 0 147(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(12(d_105_74)))(_sens(19(d_31_0))))))
			(line__148(_arch 14 0 148(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(12(d_131_106)))(_sens(10(d_25_0))))))
			(line__149(_arch 15 0 149(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(12(d_163_132)))(_sens(16(d_31_0))))))
			(line__150(_arch 16 0 150(_assignment(_alias((ID_EX_In(d_173_164))(control(d_9_0))))(_trgt(12(d_173_164)))(_sens(9(d_9_0))))))
			(line__212(_arch 17 0 212(_assignment(_trgt(7)))))
			(line__216(_arch 18 0 216(_assignment(_trgt(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 31 -1)
)
V 000048 55 1432          1562042131559 Cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562042131560 2019.07.02 01:35:31)
	(_source(\./../src/cache_I.vhd\))
	(_parameters tan)
	(_code f8aaffa8f1afafeef2fdeda1fffef1fefbfef9fefb)
	(_ent
		(_time 1562042131557)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . Cache_I 3 -1)
)
V 000054 55 5782          1562044121381 Esquema_Geral
(_unit VHDL(esquema_geral 0 27(esquema_geral 0 33))
	(_version vde)
	(_time 1562044121382 2019.07.02 02:08:41)
	(_source(\./../compile/Fluxo de dados.vhd\))
	(_parameters tan)
	(_code 2d7e2a287a7b783a2f2c3877282b2c287b2b2a2b28)
	(_ent
		(_time 1562044121378)
	)
	(_comp
		(Instruction_Fetch_sstage
			(_object
				(_port(_int Clock -1 0 67(_ent (_in))))
				(_port(_int OUT_MEM 10 0 68(_ent (_in))))
				(_port(_int PCSrc -1 0 69(_ent (_in))))
				(_port(_int OUT_IF 11 0 70(_ent (_out))))
			)
		)
		(Instruction_Decode_Stage
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int OutIF 3 0 50(_ent (_in))))
				(_port(_int RegWrite -1 0 51(_ent (_in))))
				(_port(_int regDst 4 0 52(_ent (_in))))
				(_port(_int regDstData 5 0 53(_ent (_in))))
				(_port(_int Ctrl_Arit 6 0 54(_ent (_out))))
				(_port(_int OutID 7 0 55(_ent (_out))))
			)
		)
		(Instruction_Execute_Stage
			(_object
				(_port(_int Clock -1 0 60(_ent (_in))))
				(_port(_int ID_EX_Out 8 0 61(_ent (_in))))
				(_port(_int EXE_Out 9 0 62(_ent (_out))))
			)
		)
		(Acesso_Memoria
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
				(_port(_int EX_MEM_Out 0 0 40(_ent (_in))))
				(_port(_int MEM_WB_Out 1 0 41(_ent (_out))))
				(_port(_int MemRead -1 0 42(_ent (_out))))
				(_port(_int PC 2 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
			)
		)
		(Write_Back_Stage
			(_object
				(_port(_int MEM_WB_Out 12 0 75(_ent (_in))))
				(_port(_int RegWrite -1 0 76(_ent (_out))))
				(_port(_int Write_back 13 0 77(_ent (_out))))
				(_port(_int sel_reg 14 0 78(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Instruction_Fetch_sstage)
		(_port
			((Clock)(Clock))
			((OUT_MEM)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Instruction_Fetch_sstage)
			(_port
				((Clock)(Clock))
				((PCSrc)(PCSrc))
				((OUT_MEM)(OUT_MEM))
				((OUT_IF)(OUT_IF))
			)
		)
	)
	(_inst U3 0 105(_comp Instruction_Decode_Stage)
		(_port
			((CLK)(Clock))
			((OutIF)(bus510))
			((RegWrite)(NET650))
			((regDst)(bus486))
			((regDstData)(bus662))
			((OutID)(bus640))
		)
		(_use(_ent . Instruction_Decode_Stage)
			(_port
				((CLK)(CLK))
				((RegWrite)(RegWrite))
				((OutIF)(OutIF))
				((regDst)(regDst))
				((regDstData)(regDstData))
				((Ctrl_Arit)(Ctrl_Arit))
				((OutID)(OutID))
			)
		)
	)
	(_inst U4 0 115(_comp Instruction_Execute_Stage)
		(_port
			((Clock)(Clock))
			((ID_EX_Out)(bus640))
			((EXE_Out)(bus518))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((ID_EX_Out)(ID_EX_Out))
				((EXE_Out)(EXE_Out))
			)
		)
	)
	(_inst U6 0 122(_comp Acesso_Memoria)
		(_port
			((Clock)(Clock))
			((EX_MEM_Out)(bus518))
			((MEM_WB_Out)(bus632))
			((PC)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((EX_MEM_Out)(EX_MEM_Out))
				((MEM_WB_Out)(MEM_WB_Out))
				((MemRead)(MemRead))
				((PC)(PC))
				((PCSrc)(PCSrc))
			)
		)
	)
	(_inst U7 0 131(_comp Write_Back_Stage)
		(_port
			((MEM_WB_Out)(bus632))
			((RegWrite)(NET650))
			((Write_back)(bus662))
			((sel_reg)(bus486))
		)
		(_use(_implicit)
			(_port
				((MEM_WB_Out)(MEM_WB_Out))
				((RegWrite)(RegWrite))
				((Write_back)(Write_back))
				((sel_reg)(sel_reg))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 40(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 41(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 50(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 54(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 55(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~134 0 61(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~136 0 62(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 70(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1312 0 75(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET498 -1 0 84(_arch(_uni))))
		(_sig(_int NET650 -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int bus486 15 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 87(_array -1((_dto i 63 i 0)))))
		(_sig(_int bus510 16 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~1322 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int bus518 17 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1324 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int bus632 18 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1326 0 90(_array -1((_dto i 173 i 0)))))
		(_sig(_int bus640 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int bus662 20 0 91(_arch(_uni))))
		(_sig(_int bus718 20 0 92(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000065 55 6225          1562044375258 Instruction_Fetch_sstage
(_unit VHDL(instruction_fetch_sstage 0 27(instruction_fetch_sstage 0 36))
	(_version vde)
	(_time 1562044375259 2019.07.02 02:12:55)
	(_source(\./../compile/Instruction_Fetch_stage.vhd\))
	(_parameters tan)
	(_code e0b5e8b3b5b6b7f7edb1f2bbb4e6e3e7e4e6e9e6b6)
	(_ent
		(_time 1561933000158)
	)
	(_comp
		(Cache_I
			(_object
				(_port(_int PC 2 0 85(_ent (_in))))
				(_port(_int instrucao 2 0 86(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 5 i 0)))))
				(_port(_int D 5 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 6 0 66(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 7 i 0)))))
				(_port(_int I0 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 8 i 0)))))
				(_port(_int I1 6 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int O 7 0 48(_ent (_out))))
			)
		)
		(somador
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tsoma -3 0 72(_ent((ns 4613937818241073152)))))
				(_gen(_int Tinc -3 0 73(_ent((ns 4611686018427387904)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 76(_array -1((_dto c 10 i 0)))))
				(_port(_int A 5 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 77(_array -1((_dto c 11 i 0)))))
				(_port(_int B 6 0 77(_ent (_in))))
				(_port(_int S -1 0 78(_ent (_in))))
				(_port(_int Vum -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 80(_array -1((_dto c 12 i 0)))))
				(_port(_int C 7 0 80(_ent (_out))))
			)
		)
	)
	(_inst U2 0 116(_comp Cache_I)
		(_port
			((PC)(PC))
			((instrucao)(INST))
		)
		(_use(_ent . Cache_I)
		)
	)
	(_inst U6 0 122(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(PC_in(d_31_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U7 0 135(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_mais_quatro(d_31_0)))
			((I1)(OUT_MEM(d_31_0)))
			((Sel)(PCSrc))
			((O)(PC_in(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U8 0 146(_comp somador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((A)(PC(d_31_0)))
			((B)(value_quatro(d_31_0)))
			((S)(Dangling_Input_Signal))
			((Vum)(Dangling_Input_Signal))
			((C)(PC_mais_quatro(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tsoma)((ns 4613937818241073152)))
				((Tinc)((ns 4611686018427387904)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Vum)(Vum))
				((C)(C))
			)
		)
	)
	(_inst U9 0 158(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 64)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(IF_ID_In(d_63_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OUT_IF(d_63_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 64)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int OUT_MEM 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 32(_array -1((_dto i 63 i 0)))))
		(_port(_int OUT_IF 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 85(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 91(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 92(_arch((i 3)))))
		(_sig(_int VCC -1 0 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 97(_array -1((_dto i 63 i 0)))))
		(_sig(_int IF_ID_In 3 0 97(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 98(_array -1((_dto i 31 i 0)))))
		(_sig(_int INST 4 0 98(_arch(_uni))))
		(_sig(_int PC 4 0 99(_arch(_uni))))
		(_sig(_int PC_in 4 0 100(_arch(_uni))))
		(_sig(_int PC_mais_quatro 4 0 101(_arch(_uni))))
		(_sig(_int value_quatro 4 0 102(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 105(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_alias((IF_ID_In(d_31_0))(PC_mais_quatro(d_31_0))))(_trgt(5(d_31_0)))(_sens(9(d_31_0))))))
			(line__111(_arch 1 0 111(_assignment(_alias((IF_ID_In(d_63_32))(INST(d_31_0))))(_trgt(5(d_63_32)))(_sens(6(d_31_0))))))
			(line__112(_arch 2 0 112(_assignment(_trgt(10(d_31_0))))))
			(line__174(_arch 3 0 174(_assignment(_trgt(4)))))
			(line__178(_arch 4 0 178(_assignment(_trgt(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . Instruction_Fetch_sstage 13 -1)
)
V 000065 55 9941          1562044375278 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 39))
	(_version vde)
	(_time 1562044375279 2019.07.02 02:12:55)
	(_source(\./../compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code efbae7bcecb9b8f8b8edfdb4bbe9ece8ebe9e6e9b9)
	(_ent
		(_time 1562040566440)
	)
	(_comp
		(dualregfile
			(_object
				(_gen(_int NBend -2 0 51(_ent((i 4)))))
				(_gen(_int NBdado -2 0 52(_ent((i 8)))))
				(_gen(_int Tread -3 0 53(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 54(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 58(_array -1((_dto c 19 i 0)))))
				(_port(_int dadoina 14 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 59(_array -1((_dto c 20 i 0)))))
				(_port(_int enda 15 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 60(_array -1((_dto c 21 i 0)))))
				(_port(_int endb 16 0 60(_ent (_in))))
				(_port(_int we -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 62(_array -1((_dto c 22 i 0)))))
				(_port(_int dadoouta 17 0 62(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 63(_array -1((_dto c 23 i 0)))))
				(_port(_int dadooutb 18 0 63(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 97(_ent((i 8)))))
				(_gen(_int NBS -2 0 98(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 101(_array -1((_dto c 24 i 0)))))
				(_port(_int I 14 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 102(_array -1((_dto c 25 i 0)))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 79(_ent((i 8)))))
				(_gen(_int Tprop -3 0 82(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 83(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 87(_ent (_in))))
				(_port(_int CE -1 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 89(_array -1((_dto c 26 i 0)))))
				(_port(_int D 14 0 89(_ent (_in))))
				(_port(_int R -1 0 90(_ent (_in))))
				(_port(_int S -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 92(_array -1((_dto c 27 i 0)))))
				(_port(_int Q 15 0 92(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 68(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 71(_array -1((_dto c 28 i 0)))))
				(_port(_int I0 14 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 72(_array -1((_dto c 29 i 0)))))
				(_port(_int I1 15 0 72(_ent (_in))))
				(_port(_int Sel -1 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 74(_array -1((_dto c 30 i 0)))))
				(_port(_int O 16 0 74(_ent (_out))))
			)
		)
		(Controle
			(_object
				(_port(_int OpCode 5 0 45(_ent (_in))))
				(_port(_int Controle 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 154(_comp dualregfile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(endA(d_4_0)))
			((endb)(Rs(d_4_0)))
			((we)(RegWrite))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
			)
			(_port
				((clk)(clk))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((we)(we))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 169(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 179(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 174)))
		)
		(_port
			((C)(CLK))
			((CE)(VCC))
			((D)(ID_EX_In(d_173_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_173_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 174)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 192(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(RegWrite))
			((O)(endA(d_4_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U1 0 203(_comp Controle)
		(_port
			((OpCode)(OpCode))
			((Controle)(control))
		)
		(_use(_ent . Controle)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 35(_array -1((_dto i 173 i 0)))))
		(_port(_int OutID 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46(_array -1((_dto i 9 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 107(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 108(_arch((i 3)))))
		(_sig(_int VCC -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 113(_array -1((_dto i 9 i 0)))))
		(_sig(_int control 7 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int endA 8 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 115(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 9 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 10 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 117(_array -1((_dto i 173 i 0)))))
		(_sig(_int ID_EX_In 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 12 0 118(_arch(_uni))))
		(_sig(_int Inst 10 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 120(_array -1((_dto i 5 i 0)))))
		(_sig(_int OpCode 13 0 120(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 121(_arch(_uni))))
		(_sig(_int rd 8 0 122(_arch(_uni))))
		(_sig(_int Rs 8 0 123(_arch(_uni))))
		(_sig(_int RsData 10 0 124(_arch(_uni))))
		(_sig(_int Rt 8 0 125(_arch(_uni))))
		(_sig(_int RtData 10 0 126(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 129(_arch(_uni))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(14(d_31_0)))(_sens(2(d_31_0))))))
			(line__135(_arch 1 0 135(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(16(d_31_0)))(_sens(2(d_63_32))))))
			(line__136(_arch 2 0 136(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(18(d_4_0)))(_sens(14(d_25_21))))))
			(line__137(_arch 3 0 137(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(20(d_4_0)))(_sens(14(d_20_16))))))
			(line__138(_arch 4 0 138(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(17(d_4_0)))(_sens(14(d_15_11))))))
			(line__139(_arch 5 0 139(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(13(d_15_0)))(_sens(14(d_15_0))))))
			(line__140(_arch 6 0 140(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(10(d_25_0)))(_sens(14(d_25_0))))))
			(line__141(_arch 7 0 141(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(15(d_5_0)))(_sens(14(d_31_26))))))
			(line__142(_arch 8 0 142(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(14(d_10_0))))))
			(line__143(_arch 9 0 143(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(12(d_4_0)))(_sens(20(d_4_0))))))
			(line__144(_arch 10 0 144(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(12(d_9_5)))(_sens(17(d_4_0))))))
			(line__145(_arch 11 0 145(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(12(d_41_10)))(_sens(11(d_31_0))))))
			(line__146(_arch 12 0 146(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(12(d_73_42)))(_sens(21(d_31_0))))))
			(line__147(_arch 13 0 147(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(12(d_105_74)))(_sens(19(d_31_0))))))
			(line__148(_arch 14 0 148(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(12(d_131_106)))(_sens(10(d_25_0))))))
			(line__149(_arch 15 0 149(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(12(d_163_132)))(_sens(16(d_31_0))))))
			(line__150(_arch 16 0 150(_assignment(_alias((ID_EX_In(d_173_164))(control(d_9_0))))(_trgt(12(d_173_164)))(_sens(8(d_9_0))))))
			(line__212(_arch 17 0 212(_assignment(_trgt(7)))))
			(line__216(_arch 18 0 216(_assignment(_trgt(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 31 -1)
)
V 000066 55 12851         1562044375307 Instruction_Execute_Stage
(_unit VHDL(instruction_execute_stage 0 27(instruction_execute_stage 0 35))
	(_version vde)
	(_time 1562044375308 2019.07.02 02:12:55)
	(_source(\./../compile/Instruction_Execute_Stage.vhd\))
	(_parameters tan)
	(_code 0f5a04090c5958180b090d0a1a555d080b09060959095a)
	(_ent
		(_time 1562044375305)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tprop -3 0 74(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 75(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 79(_ent (_in))))
				(_port(_int CE -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 81(_array -1((_dto c 27 i 0)))))
				(_port(_int D 14 0 81(_ent (_in))))
				(_port(_int R -1 0 82(_ent (_in))))
				(_port(_int S -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 84(_array -1((_dto c 28 i 0)))))
				(_port(_int Q 15 0 84(_ent (_out))))
			)
		)
		(ula
			(_object
				(_gen(_int NB -2 0 89(_ent((i 8)))))
				(_gen(_int Tsom -3 0 90(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsub -3 0 91(_ent((ns 4617315517961601024)))))
				(_gen(_int Ttrans -3 0 92(_ent((ns 4617315517961601024)))))
				(_gen(_int Tgate -3 0 93(_ent((ns 4607182418800017408)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1312 0 96(_array -1((_dto c 29 i 0)))))
				(_port(_int A 14 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1314 0 97(_array -1((_dto c 30 i 0)))))
				(_port(_int B 15 0 97(_ent (_in))))
				(_port(_int Veum -1 0 98(_ent (_in))))
				(_port(_int cUla 5 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1318 0 100(_array -1((_dto c 31 i 0)))))
				(_port(_int C 16 0 100(_ent (_out))))
				(_port(_int Sinal -1 0 101(_ent (_out))))
				(_port(_int Vaum -1 0 102(_ent (_out))))
				(_port(_int Zero -1 0 103(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 60(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 63(_array -1((_dto c 32 i 0)))))
				(_port(_int I0 14 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~136 0 64(_array -1((_dto c 33 i 0)))))
				(_port(_int I1 15 0 64(_ent (_in))))
				(_port(_int Sel -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 66(_array -1((_dto c 34 i 0)))))
				(_port(_int O 16 0 66(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ALUOp 2 0 41(_ent (_in))))
				(_port(_int funct 3 0 42(_ent (_in))))
				(_port(_int Controle_ALU 4 0 43(_ent (_out))))
			)
		)
		(deslocador_combinatorio
			(_object
				(_gen(_int NB -2 0 48(_ent((i 8)))))
				(_gen(_int Tprop -3 0 49(_ent((ns 4607182418800017408)))))
				(_gen(_int NBD -2 0 50(_ent((i 1)))))
				(_port(_int DE -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 54(_array -1((_dto c 35 i 0)))))
				(_port(_int I 14 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 55(_array -1((_dto c 36 i 0)))))
				(_port(_int O 15 0 55(_ent (_out))))
			)
		)
	)
	(_inst EXE_MEM 0 172(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 108)))
		)
		(_port
			((C)(NET704))
			((CE)(VCC))
			((D)(EX_MEM_In(d_107_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(EXE_Out(d_107_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 108)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U10 0 185(_comp ula)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(RsData(d_31_0)))
			((B)(mux_out(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla)(Controle_ALU))
			((C)(ULA_Out(d_31_0)))
			((Zero)(zero))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tsom)((ns 4617315517961601024)))
				((Tsub)((ns 4617315517961601024)))
				((Ttrans)((ns 4617315517961601024)))
				((Tgate)((ns 4607182418800017408)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Veum)(Veum))
				((cUla)(cUla))
				((C)(C))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
			)
		)
	)
	(_inst U12 0 198(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(RtData(d_31_0)))
			((I1)(ext_Immed_off(d_31_0)))
			((Sel)(ALUSrc))
			((O)(mux_out(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U2 0 209(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(Rd(d_4_0)))
			((Sel)(RegDst))
			((O)(sel_reg(d_4_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U3 0 220(_comp ALU_Control)
		(_port
			((ALUOp)(ALUOp))
			((funct)(funct))
			((Controle_ALU)(Controle_ALU))
		)
		(_use(_implicit)
			(_port
				((ALUOp)(ALUOp))
				((funct)(funct))
				((Controle_ALU)(Controle_ALU))
			)
		)
	)
	(_inst U6 0 227(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_branch_final(d_31_0)))
			((I1)(jump_completo(d_31_0)))
			((Sel)(Branch))
			((O)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U7 0 238(_comp ula)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(PC_mais_quatro(d_31_0)))
			((B)(pc_branch_inicial(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla(2))(Dangling_Input_Signal))
			((cUla(1))(Dangling_Input_Signal))
			((cUla(0))(Dangling_Input_Signal))
			((C)(PC_branch_final(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tsom)((ns 4617315517961601024)))
				((Tsub)((ns 4617315517961601024)))
				((Ttrans)((ns 4617315517961601024)))
				((Tgate)((ns 4607182418800017408)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Veum)(Veum))
				((cUla)(cUla))
				((C)(C))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
			)
		)
	)
	(_inst U8 0 252(_comp deslocador_combinatorio)
		(_gen
			((NB)((i 32)))
			((NBD)((i 32)))
		)
		(_port
			((DE)(value_um))
			((I)(ext_Immed_off(d_31_0)))
			((O)(pc_branch_inicial(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tprop)((ns 4607182418800017408)))
				((NBD)((i 32)))
			)
			(_port
				((DE)(DE))
				((I)(I))
				((O)(O))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 30(_array -1((_dto i 173 i 0)))))
		(_port(_int ID_EX_Out 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 31(_array -1((_dto i 107 i 0)))))
		(_port(_int EXE_Out 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 99(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 108(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 109(_arch((i 3)))))
		(_sig(_int ALUSrc -1 0 113(_arch(_uni))))
		(_sig(_int Branch -1 0 114(_arch(_uni))))
		(_sig(_int NET704 -1 0 115(_arch(_uni))))
		(_sig(_int RegDst -1 0 116(_arch(_uni))))
		(_sig(_int value_um -1 0 117(_arch(_uni))))
		(_sig(_int VCC -1 0 118(_arch(_uni))))
		(_sig(_int zero -1 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 120(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp 6 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 121(_array -1((_dto i 9 i 0)))))
		(_sig(_int Controle 7 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 122(_array -1((_dto i 2 i 0)))))
		(_sig(_int Controle_ALU 8 0 122(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 123(_array -1((_dto i 25 i 0)))))
		(_sig(_int end_jump 9 0 123(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 124(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_Immed_off 10 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 125(_array -1((_dto i 107 i 0)))))
		(_sig(_int EX_MEM_In 11 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 126(_array -1((_dto i 5 i 0)))))
		(_sig(_int funct 12 0 126(_arch(_uni))))
		(_sig(_int jump_completo 10 0 127(_arch(_uni))))
		(_sig(_int mux_out 10 0 128(_arch(_uni))))
		(_sig(_int PC 10 0 129(_arch(_uni))))
		(_sig(_int PC_branch_final 10 0 130(_arch(_uni))))
		(_sig(_int pc_branch_inicial 10 0 131(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 133(_array -1((_dto i 4 i 0)))))
		(_sig(_int Rd 13 0 133(_arch(_uni))))
		(_sig(_int RsData 10 0 134(_arch(_uni))))
		(_sig(_int Rt 13 0 135(_arch(_uni))))
		(_sig(_int RtData 10 0 136(_arch(_uni))))
		(_sig(_int sel_reg 13 0 137(_arch(_uni))))
		(_sig(_int ULA_Out 10 0 138(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 141(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((Rt(d_4_0))(ID_EX_Out(d_4_0))))(_trgt(25(d_4_0)))(_sens(1(d_4_0))))))
			(line__147(_arch 1 0 147(_assignment(_alias((Rd(d_4_0))(ID_EX_Out(d_9_5))))(_trgt(23(d_4_0)))(_sens(1(d_9_5))))))
			(line__148(_arch 2 0 148(_assignment(_alias((ext_Immed_off(d_31_0))(ID_EX_Out(d_41_10))))(_trgt(14(d_31_0)))(_sens(1(d_41_10))))))
			(line__149(_arch 3 0 149(_assignment(_alias((RtData(d_31_0))(ID_EX_Out(d_73_42))))(_trgt(26(d_31_0)))(_sens(1(d_73_42))))))
			(line__150(_arch 4 0 150(_assignment(_alias((RsData(d_31_0))(ID_EX_Out(d_105_74))))(_trgt(24(d_31_0)))(_sens(1(d_105_74))))))
			(line__151(_arch 5 0 151(_assignment(_alias((end_jump(d_25_0))(ID_EX_Out(d_131_106))))(_trgt(13(d_25_0)))(_sens(1(d_131_106))))))
			(line__152(_arch 6 0 152(_assignment(_alias((PC_mais_quatro(d_31_0))(ID_EX_Out(d_163_132))))(_trgt(22(d_31_0)))(_sens(1(d_163_132))))))
			(line__153(_arch 7 0 153(_assignment(_alias((Controle(d_9_0))(ID_EX_Out(d_173_164))))(_trgt(11(d_9_0)))(_sens(1(d_173_164))))))
			(line__154(_arch 8 0 154(_assignment(_alias((funct(d_5_0))(ID_EX_Out(d_15_10))))(_trgt(16(d_5_0)))(_sens(1(d_15_10))))))
			(line__155(_arch 9 0 155(_assignment(_alias((EX_MEM_In(d_31_0))(PC(d_31_0))))(_trgt(15(d_31_0)))(_sens(19(d_31_0))))))
			(line__156(_arch 10 0 156(_assignment(_alias((EX_MEM_In(d_63_32))(ULA_Out(d_31_0))))(_trgt(15(d_63_32)))(_sens(28(d_31_0))))))
			(line__157(_arch 11 0 157(_assignment(_alias((EX_MEM_In(d_68_64))(sel_reg(d_4_0))))(_trgt(15(d_68_64)))(_sens(27(d_4_0))))))
			(line__158(_arch 12 0 158(_assignment(_alias((EX_MEM_In(d_100_69))(RtData(d_31_0))))(_trgt(15(d_100_69)))(_sens(26(d_31_0))))))
			(line__159(_arch 13 0 159(_assignment(_alias((EX_MEM_In(101))(zero)))(_trgt(15(101)))(_sens(9)))))
			(line__160(_arch 14 0 160(_assignment(_alias((EX_MEM_In(d_107_102))(Controle(d_9_4))))(_trgt(15(d_107_102)))(_sens(11(d_9_4))))))
			(line__161(_arch 15 0 161(_assignment(_alias((jump_completo(d_31_28))(PC_mais_quatro(d_31_28))))(_trgt(17(d_31_28)))(_sens(22(d_31_28))))))
			(line__162(_arch 16 0 162(_assignment(_alias((jump_completo(d_27_2))(end_jump(d_25_0))))(_trgt(17(d_27_2)))(_sens(13(d_25_0))))))
			(line__163(_arch 17 0 163(_assignment(_trgt(17(1))))))
			(line__164(_arch 18 0 164(_assignment(_trgt(17(0))))))
			(line__165(_arch 19 0 165(_assignment(_alias((RegDst)(Controle(0))))(_simpleassign BUF)(_trgt(6))(_sens(11(0))))))
			(line__166(_arch 20 0 166(_assignment(_alias((ALUOp(d_1_0))(Controle(d_2_1))))(_trgt(10(d_1_0)))(_sens(11(d_2_1))))))
			(line__167(_arch 21 0 167(_assignment(_alias((ALUSrc)(Controle(3))))(_simpleassign BUF)(_trgt(3))(_sens(11(3))))))
			(line__168(_arch 22 0 168(_assignment(_alias((Branch)(Controle(4))))(_simpleassign BUF)(_trgt(4))(_sens(11(4))))))
			(line__266(_arch 23 0 266(_assignment(_trgt(8)))))
			(line__267(_arch 24 0 267(_assignment(_alias((value_um)(VCC)))(_simpleassign BUF)(_trgt(7))(_sens(8)))))
			(line__272(_arch 25 0 272(_assignment(_alias((NET704)(Clock)))(_simpleassign BUF)(_trgt(5))(_sens(0)))))
			(line__277(_arch 26 0 277(_assignment(_trgt(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (11(0))(11(3))(11(4))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Execute_Stage 37 -1)
)
V 000055 55 8691          1562044375345 Acesso_Memoria
(_unit VHDL(acesso_memoria 0 27(acesso_memoria 0 38))
	(_version vde)
	(_time 1562044375346 2019.07.02 02:12:55)
	(_source(\./../compile/Acesso_Memoria_Stage.vhd\))
	(_parameters tan)
	(_code 3e6b3d3b68696f296e3c2d64393b68386a383b386a)
	(_ent
		(_time 1562044375342)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 16 i 0)))))
				(_port(_int D 9 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 66(_array -1((_dto c 17 i 0)))))
				(_port(_int Q 10 0 66(_ent (_out))))
			)
		)
		(cache_D
			(_object
				(_port(_int MemRead -1 0 44(_ent (_in))))
				(_port(_int MemWrite -1 0 45(_ent (_in))))
				(_port(_int addr 3 0 46(_ent (_in))))
				(_port(_int data_IN 3 0 47(_ent (_in))))
				(_port(_int data_OUT 3 0 48(_ent (_out))))
			)
		)
	)
	(_inst MEM_WB 0 114(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 71)))
		)
		(_port
			((C)(NET522))
			((CE)(VCC))
			((D)(MEM_WB_In(d_70_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(MEM_WB_Out(d_70_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 71)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U1 0 127(_comp cache_D)
		(_port
			((MemRead)(Dangling_Input_Signal))
			((MemWrite)(MemWrite))
			((addr(31))(Dangling_Input_Signal))
			((addr(30))(Dangling_Input_Signal))
			((addr(29))(Dangling_Input_Signal))
			((addr(28))(Dangling_Input_Signal))
			((addr(27))(Dangling_Input_Signal))
			((addr(26))(Dangling_Input_Signal))
			((addr(25))(Dangling_Input_Signal))
			((addr(24))(Dangling_Input_Signal))
			((addr(23))(Dangling_Input_Signal))
			((addr(22))(Dangling_Input_Signal))
			((addr(21))(Dangling_Input_Signal))
			((addr(20))(Dangling_Input_Signal))
			((addr(19))(Dangling_Input_Signal))
			((addr(18))(Dangling_Input_Signal))
			((addr(17))(Dangling_Input_Signal))
			((addr(16))(Dangling_Input_Signal))
			((addr(15))(Dangling_Input_Signal))
			((addr(14))(Dangling_Input_Signal))
			((addr(13))(Dangling_Input_Signal))
			((addr(12))(Dangling_Input_Signal))
			((addr(11))(Dangling_Input_Signal))
			((addr(10))(Dangling_Input_Signal))
			((addr(9))(Dangling_Input_Signal))
			((addr(8))(Dangling_Input_Signal))
			((addr(7))(Dangling_Input_Signal))
			((addr(6))(Dangling_Input_Signal))
			((addr(5))(Dangling_Input_Signal))
			((addr(4))(Dangling_Input_Signal))
			((addr(3))(Dangling_Input_Signal))
			((addr(2))(Dangling_Input_Signal))
			((addr(1))(Dangling_Input_Signal))
			((addr(0))(Dangling_Input_Signal))
			((data_IN(31))(Dangling_Input_Signal))
			((data_IN(30))(Dangling_Input_Signal))
			((data_IN(29))(Dangling_Input_Signal))
			((data_IN(28))(Dangling_Input_Signal))
			((data_IN(27))(Dangling_Input_Signal))
			((data_IN(26))(Dangling_Input_Signal))
			((data_IN(25))(Dangling_Input_Signal))
			((data_IN(24))(Dangling_Input_Signal))
			((data_IN(23))(Dangling_Input_Signal))
			((data_IN(22))(Dangling_Input_Signal))
			((data_IN(21))(Dangling_Input_Signal))
			((data_IN(20))(Dangling_Input_Signal))
			((data_IN(19))(Dangling_Input_Signal))
			((data_IN(18))(Dangling_Input_Signal))
			((data_IN(17))(Dangling_Input_Signal))
			((data_IN(16))(Dangling_Input_Signal))
			((data_IN(15))(Dangling_Input_Signal))
			((data_IN(14))(Dangling_Input_Signal))
			((data_IN(13))(Dangling_Input_Signal))
			((data_IN(12))(Dangling_Input_Signal))
			((data_IN(11))(Dangling_Input_Signal))
			((data_IN(10))(Dangling_Input_Signal))
			((data_IN(9))(Dangling_Input_Signal))
			((data_IN(8))(Dangling_Input_Signal))
			((data_IN(7))(Dangling_Input_Signal))
			((data_IN(6))(Dangling_Input_Signal))
			((data_IN(5))(Dangling_Input_Signal))
			((data_IN(4))(Dangling_Input_Signal))
			((data_IN(3))(Dangling_Input_Signal))
			((data_IN(2))(Dangling_Input_Signal))
			((data_IN(1))(Dangling_Input_Signal))
			((data_IN(0))(Dangling_Input_Signal))
			((data_OUT)(dado_memoria))
		)
		(_use(_implicit)
			(_port
				((MemRead)(MemRead))
				((MemWrite)(MemWrite))
				((addr)(addr))
				((data_IN)(data_IN))
				((data_OUT)(data_OUT))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 30(_array -1((_dto i 107 i 0)))))
		(_port(_int EX_MEM_Out 0 0 30(_ent(_in))))
		(_port(_int MemRead -1 0 31(_ent(_out))))
		(_port(_int PCSrc -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 33(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 71(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 72(_arch((i 3)))))
		(_sig(_int Branch -1 0 76(_int(_uni))))
		(_sig(_int Jump -1 0 77(_int(_uni))))
		(_sig(_int MemWrite -1 0 78(_arch(_uni))))
		(_sig(_int NET467 -1 0 79(_int(_uni))))
		(_sig(_int NET522 -1 0 80(_arch(_uni))))
		(_sig(_int VCC -1 0 81(_arch(_uni))))
		(_sig(_int zero -1 0 82(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int Controle 4 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 5 0 84(_arch(_uni))))
		(_sig(_int end_memoria 5 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 86(_array -1((_dto i 107 i 0)))))
		(_sig(_int EXE_Out 6 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 87(_array -1((_dto i 70 i 0)))))
		(_sig(_int MEM_WB_In 7 0 87(_arch(_uni))))
		(_sig(_int RtData 5 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int sel_reg 8 0 89(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 92(_arch(_uni))))
		(_prcs
			(line__97(_arch 0 0 97(_assignment(_alias((PC(d_31_0))(EX_MEM_Out(d_31_0))))(_trgt(5(d_31_0)))(_sens(1(d_31_0))))))
			(line__98(_arch 1 0 98(_assignment(_alias((end_memoria(d_31_0))(EX_MEM_Out(d_63_32))))(_trgt(15(d_31_0)))(_sens(1(d_63_32))))))
			(line__99(_arch 2 0 99(_assignment(_alias((sel_reg(d_4_0))(EX_MEM_Out(d_68_64))))(_trgt(19(d_4_0)))(_sens(1(d_68_64))))))
			(line__100(_arch 3 0 100(_assignment(_alias((RtData(d_31_0))(EX_MEM_Out(d_100_69))))(_trgt(18(d_31_0)))(_sens(1(d_100_69))))))
			(line__102(_arch 4 0 102(_assignment(_alias((Controle(d_5_0))(EX_MEM_Out(d_107_102))))(_trgt(13(d_5_0)))(_sens(1(d_107_102))))))
			(line__103(_arch 5 0 103(_assignment(_alias((MEM_WB_In(d_31_0))(dado_memoria(d_31_0))))(_trgt(17(d_31_0)))(_sens(14(d_31_0))))))
			(line__104(_arch 6 0 104(_assignment(_alias((MEM_WB_In(d_36_32))(sel_reg(d_4_0))))(_trgt(17(d_36_32)))(_sens(19(d_4_0))))))
			(line__105(_arch 7 0 105(_assignment(_alias((MEM_WB_In(d_68_37))(end_memoria(d_31_0))))(_trgt(17(d_68_37)))(_sens(15(d_31_0))))))
			(line__106(_arch 8 0 106(_assignment(_alias((MEM_WB_In(d_70_69))(Controle(d_5_4))))(_trgt(17(d_70_69)))(_sens(13(d_5_4))))))
			(line__109(_arch 9 0 109(_assignment(_alias((MemRead)(Controle(2))))(_simpleassign BUF)(_trgt(2))(_sens(13(2))))))
			(line__110(_arch 10 0 110(_assignment(_alias((MemWrite)(Controle(3))))(_simpleassign BUF)(_trgt(8))(_sens(13(3))))))
			(line__200(_arch 11 0 200(_assignment(_trgt(3))(_sens(1(101))(13(1))(13(0))))))
			(line__205(_arch 12 0 205(_assignment(_trgt(11)))))
			(line__210(_arch 13 0 210(_assignment(_alias((NET522)(Clock)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__211(_arch 14 0 211(_assignment(_alias((EXE_Out)(EX_MEM_Out)))(_trgt(16))(_sens(1)))))
			(line__216(_arch 15 0 216(_assignment(_trgt(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (13(2))(13(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Acesso_Memoria 18 -1)
)
I 000052 55 1068          1562044375373 ALU_Control
(_unit VHDL(alu_control 0 28(alu_control 0 38))
	(_version vde)
	(_time 1562044375374 2019.07.02 02:12:55)
	(_source(\./../src/Controle_ALU.vhd\))
	(_parameters tan)
	(_code 4d184e4f4a1b1c581a4d5e174a4b184a494a4f4b1b)
	(_ent
		(_time 1562044375371)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int Controle_ALU 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 2 0 32(_ent(_in))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131842)
		(769)
		(131843)
		(259)
		(33685761 514)
		(33685761 515)
		(50462977 514)
		(131586)
		(50462977 770)
		(197122)
		(33751297 515)
		(197379)
	)
	(_model . ALU_Control 1 -1)
)
V 000054 55 5698          1562044375387 Esquema_Geral
(_unit VHDL(esquema_geral 0 27(esquema_geral 0 33))
	(_version vde)
	(_time 1562044375388 2019.07.02 02:12:55)
	(_source(\./../compile/Fluxo de dados.vhd\))
	(_parameters tan)
	(_code 5d085a5f0a0b084a5f5c4807585b5c580b5b5a5b58)
	(_ent
		(_time 1562044121377)
	)
	(_comp
		(Instruction_Fetch_stage
			(_object
				(_port(_int Clock -1 0 67(_ent (_in))))
				(_port(_int OUT_MEM 10 0 68(_ent (_in))))
				(_port(_int PCSrc -1 0 69(_ent (_in))))
				(_port(_int OUT_IF 11 0 70(_ent (_out))))
			)
		)
		(Instruction_Decode_Stage
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int OutIF 3 0 50(_ent (_in))))
				(_port(_int RegWrite -1 0 51(_ent (_in))))
				(_port(_int regDst 4 0 52(_ent (_in))))
				(_port(_int regDstData 5 0 53(_ent (_in))))
				(_port(_int Ctrl_Arit 6 0 54(_ent (_out))))
				(_port(_int OutID 7 0 55(_ent (_out))))
			)
		)
		(Instruction_Execute_Stage
			(_object
				(_port(_int Clock -1 0 60(_ent (_in))))
				(_port(_int ID_EX_Out 8 0 61(_ent (_in))))
				(_port(_int EXE_Out 9 0 62(_ent (_out))))
			)
		)
		(Acesso_Memoria
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
				(_port(_int EX_MEM_Out 0 0 40(_ent (_in))))
				(_port(_int MEM_WB_Out 1 0 41(_ent (_out))))
				(_port(_int MemRead -1 0 42(_ent (_out))))
				(_port(_int PC 2 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
			)
		)
		(Write_Back_Stage
			(_object
				(_port(_int MEM_WB_Out 12 0 75(_ent (_in))))
				(_port(_int RegWrite -1 0 76(_ent (_out))))
				(_port(_int Write_back 13 0 77(_ent (_out))))
				(_port(_int sel_reg 14 0 78(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Instruction_Fetch_stage)
		(_port
			((Clock)(Clock))
			((OUT_MEM)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((OUT_MEM)(OUT_MEM))
				((PCSrc)(PCSrc))
				((OUT_IF)(OUT_IF))
			)
		)
	)
	(_inst U3 0 105(_comp Instruction_Decode_Stage)
		(_port
			((CLK)(Clock))
			((OutIF)(bus510))
			((RegWrite)(NET650))
			((regDst)(bus486))
			((regDstData)(bus662))
			((OutID)(bus640))
		)
		(_use(_ent . Instruction_Decode_Stage)
			(_port
				((CLK)(CLK))
				((RegWrite)(RegWrite))
				((OutIF)(OutIF))
				((regDst)(regDst))
				((regDstData)(regDstData))
				((Ctrl_Arit)(Ctrl_Arit))
				((OutID)(OutID))
			)
		)
	)
	(_inst U4 0 115(_comp Instruction_Execute_Stage)
		(_port
			((Clock)(Clock))
			((ID_EX_Out)(bus640))
			((EXE_Out)(bus518))
		)
		(_use(_ent . Instruction_Execute_Stage)
		)
	)
	(_inst U6 0 122(_comp Acesso_Memoria)
		(_port
			((Clock)(Clock))
			((EX_MEM_Out)(bus518))
			((MEM_WB_Out)(bus632))
			((PC)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Acesso_Memoria)
			(_port
				((Clock)(Clock))
				((EX_MEM_Out)(EX_MEM_Out))
				((MemRead)(MemRead))
				((PCSrc)(PCSrc))
				((MEM_WB_Out)(MEM_WB_Out))
				((PC)(PC))
			)
		)
	)
	(_inst U7 0 131(_comp Write_Back_Stage)
		(_port
			((MEM_WB_Out)(bus632))
			((RegWrite)(NET650))
			((Write_back)(bus662))
			((sel_reg)(bus486))
		)
		(_use(_implicit)
			(_port
				((MEM_WB_Out)(MEM_WB_Out))
				((RegWrite)(RegWrite))
				((Write_back)(Write_back))
				((sel_reg)(sel_reg))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 40(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 41(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 50(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 54(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 55(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~134 0 61(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~136 0 62(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 70(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1312 0 75(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET498 -1 0 84(_arch(_uni))))
		(_sig(_int NET650 -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int bus486 15 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 87(_array -1((_dto i 63 i 0)))))
		(_sig(_int bus510 16 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~1322 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int bus518 17 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1324 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int bus632 18 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1326 0 90(_array -1((_dto i 173 i 0)))))
		(_sig(_int bus640 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int bus662 20 0 91(_arch(_uni))))
		(_sig(_int bus718 20 0 92(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000057 55 3274          1562044375398 Write_Back_Stage
(_unit VHDL(write_back_stage 0 27(write_back_stage 0 36))
	(_version vde)
	(_time 1562044375399 2019.07.02 02:12:55)
	(_source(\./../compile/Write_Back_Stage.vhd\))
	(_parameters tan)
	(_code 6c38696d3d3b317b6c6379356b6a6e6a6d6a6f6a3e)
	(_ent
		(_time 1562044375396)
	)
	(_comp
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 8 i 0)))))
				(_port(_int I0 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 9 i 0)))))
				(_port(_int I1 6 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int O 7 0 48(_ent (_out))))
			)
		)
	)
	(_inst U1 0 75(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(end_memoria(d_31_0)))
			((I1)(dado_memoria(d_31_0)))
			((Sel)(MemtoReg))
			((O)(Write_back(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 29(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 0 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Write_back 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int sel_reg 2 0 32(_ent(_out))))
		(_sig(_int MemtoReg -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1((_dto i 1 i 0)))))
		(_sig(_int BusOutput1 3 0 55(_arch(_uni))))
		(_sig(_int Controle 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 4 0 57(_arch(_uni))))
		(_sig(_int end_memoria 4 0 58(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((dado_memoria(d_31_0))(MEM_WB_Out(d_31_0))))(_trgt(7(d_31_0)))(_sens(0(d_31_0))))))
			(line__64(_arch 1 0 64(_assignment(_alias((sel_reg(d_4_0))(MEM_WB_Out(d_36_32))))(_trgt(3(d_4_0)))(_sens(0(d_36_32))))))
			(line__65(_arch 2 0 65(_assignment(_alias((end_memoria(d_31_0))(MEM_WB_Out(d_68_37))))(_trgt(8(d_31_0)))(_sens(0(d_68_37))))))
			(line__66(_arch 3 0 66(_assignment(_alias((Controle(d_1_0))(MEM_WB_Out(d_70_69))))(_trgt(6(d_1_0)))(_sens(0(d_70_69))))))
			(line__68(_arch 4 0 68(_assignment(_alias((RegWrite)(Controle(0))))(_simpleassign BUF)(_trgt(1))(_sens(6(0))))))
			(line__69(_arch 5 0 69(_assignment(_alias((MemtoReg)(Controle(1))))(_simpleassign BUF)(_trgt(4))(_sens(6(1))))))
			(line__90(_arch 6 0 90(_assignment(_alias((sel_reg(3))(BusOutput1(0))))(_trgt(3(3)))(_sens(5(0))))))
			(line__91(_arch 7 0 91(_assignment(_alias((sel_reg(4))(BusOutput1(1))))(_trgt(3(4)))(_sens(5(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(0))(6(1))(5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Write_Back_Stage 11 -1)
)
I 000048 55 1517          1562044375424 cache_D
(_unit VHDL(cache_d 0 31(cache_d 0 43))
	(_version vde)
	(_time 1562044375425 2019.07.02 02:12:55)
	(_source(\./../src/cache_D.vhd\))
	(_parameters tan)
	(_code 8cd98d82dedbdb9a868a99d58b8a888a8f8a8d8a8f)
	(_ent
		(_time 1562044375422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 33(_ent(_in))))
		(_port(_int data_IN 0 0 34(_ent(_in))))
		(_port(_int MemWrite -1 0 35(_ent(_in))))
		(_port(_int MemRead -1 0 36(_ent(_in))))
		(_port(_int data_OUT 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int dados 1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_OUT)(dados)))(_trgt(4))(_sens(5)))))
			(line__49(_arch 1 0 49(_assignment(_alias((seletor)(addr(d_7_0))))(_trgt(6))(_sens(0(d_7_0))))))
			(line__51(_arch 2 0 51(_prcs(_simple)(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . cache_D 3 -1)
)
I 000049 55 1001          1562044375445 Controle
(_unit VHDL(controle 0 28(controle 0 37))
	(_version vde)
	(_time 1562044375446 2019.07.02 02:12:55)
	(_source(\./../src/Controle.vhd\))
	(_parameters tan)
	(_code 9bce9a949fcc9a8c9e9889c19c9dc89d9e9d989dcd)
	(_ent
		(_time 1562040389773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31(_array -1((_dto i 9 i 0)))))
		(_port(_int Controle 1 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686275 33686018 515)
		(33686019 771)
		(50463234 33751554 771)
		(33751555 771)
		(50463233 50463234 258)
		(50463234 514)
		(33751553 33686019 258)
		(33686018 515)
		(33751553 33686274 258)
		(33686018 33686018 514)
	)
	(_model . Controle 1 -1)
)
I 000048 55 1432          1562044375466 Cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562044375467 2019.07.02 02:12:55)
	(_source(\./../src/cache_I.vhd\))
	(_parameters tan)
	(_code abfeaafcf8fcfcbda1aebef2acada2ada8adaaada8)
	(_ent
		(_time 1562042131556)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . Cache_I 3 -1)
)
I 000050 55 711           1562044375478 top_level
(_unit VHDL(top_level 0 27(top_level 0 33))
	(_version vde)
	(_time 1562044375479 2019.07.02 02:12:55)
	(_source(\./../compile/top_level.vhd\))
	(_parameters tan)
	(_code bbefbdefbfedefaeefbdf8e1efbcbdbdbebde8bcbf)
	(_ent
		(_time 1562044375476)
	)
	(_comp
		(Esquema_Geral
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
			)
		)
	)
	(_inst U1 0 47(_comp Esquema_Geral)
		(_port
			((Clock)(CLK))
		)
		(_use(_ent . Esquema_Geral)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000065 55 6225          1562044399456 Instruction_Fetch_sstage
(_unit VHDL(instruction_fetch_sstage 0 27(instruction_fetch_sstage 0 36))
	(_version vde)
	(_time 1562044399457 2019.07.02 02:13:19)
	(_source(\./../compile/Instruction_Fetch_stage.vhd\))
	(_parameters tan)
	(_code 6b6f626b6c3d3c7c663a79303f6d686c6f6d626d3d)
	(_ent
		(_time 1561933000158)
	)
	(_comp
		(Cache_I
			(_object
				(_port(_int PC 2 0 85(_ent (_in))))
				(_port(_int instrucao 2 0 86(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 5 i 0)))))
				(_port(_int D 5 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 6 0 66(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 7 i 0)))))
				(_port(_int I0 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 8 i 0)))))
				(_port(_int I1 6 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int O 7 0 48(_ent (_out))))
			)
		)
		(somador
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tsoma -3 0 72(_ent((ns 4613937818241073152)))))
				(_gen(_int Tinc -3 0 73(_ent((ns 4611686018427387904)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 76(_array -1((_dto c 10 i 0)))))
				(_port(_int A 5 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 77(_array -1((_dto c 11 i 0)))))
				(_port(_int B 6 0 77(_ent (_in))))
				(_port(_int S -1 0 78(_ent (_in))))
				(_port(_int Vum -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 80(_array -1((_dto c 12 i 0)))))
				(_port(_int C 7 0 80(_ent (_out))))
			)
		)
	)
	(_inst U2 0 116(_comp Cache_I)
		(_port
			((PC)(PC))
			((instrucao)(INST))
		)
		(_use(_ent . Cache_I)
		)
	)
	(_inst U6 0 122(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(PC_in(d_31_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U7 0 135(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_mais_quatro(d_31_0)))
			((I1)(OUT_MEM(d_31_0)))
			((Sel)(PCSrc))
			((O)(PC_in(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U8 0 146(_comp somador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((A)(PC(d_31_0)))
			((B)(value_quatro(d_31_0)))
			((S)(Dangling_Input_Signal))
			((Vum)(Dangling_Input_Signal))
			((C)(PC_mais_quatro(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tsoma)((ns 4613937818241073152)))
				((Tinc)((ns 4611686018427387904)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Vum)(Vum))
				((C)(C))
			)
		)
	)
	(_inst U9 0 158(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 64)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(IF_ID_In(d_63_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OUT_IF(d_63_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 64)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int OUT_MEM 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 32(_array -1((_dto i 63 i 0)))))
		(_port(_int OUT_IF 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 85(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 91(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 92(_arch((i 3)))))
		(_sig(_int VCC -1 0 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 97(_array -1((_dto i 63 i 0)))))
		(_sig(_int IF_ID_In 3 0 97(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 98(_array -1((_dto i 31 i 0)))))
		(_sig(_int INST 4 0 98(_arch(_uni))))
		(_sig(_int PC 4 0 99(_arch(_uni))))
		(_sig(_int PC_in 4 0 100(_arch(_uni))))
		(_sig(_int PC_mais_quatro 4 0 101(_arch(_uni))))
		(_sig(_int value_quatro 4 0 102(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 105(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_alias((IF_ID_In(d_31_0))(PC_mais_quatro(d_31_0))))(_trgt(5(d_31_0)))(_sens(9(d_31_0))))))
			(line__111(_arch 1 0 111(_assignment(_alias((IF_ID_In(d_63_32))(INST(d_31_0))))(_trgt(5(d_63_32)))(_sens(6(d_31_0))))))
			(line__112(_arch 2 0 112(_assignment(_trgt(10(d_31_0))))))
			(line__174(_arch 3 0 174(_assignment(_trgt(4)))))
			(line__178(_arch 4 0 178(_assignment(_trgt(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . Instruction_Fetch_sstage 13 -1)
)
I 000065 55 9941          1562044399503 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 39))
	(_version vde)
	(_time 1562044399504 2019.07.02 02:13:19)
	(_source(\./../compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code 9a9e93959ecccd8dcd9888c1ce9c999d9e9c939ccc)
	(_ent
		(_time 1562040566440)
	)
	(_comp
		(dualregfile
			(_object
				(_gen(_int NBend -2 0 51(_ent((i 4)))))
				(_gen(_int NBdado -2 0 52(_ent((i 8)))))
				(_gen(_int Tread -3 0 53(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 54(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 58(_array -1((_dto c 19 i 0)))))
				(_port(_int dadoina 14 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 59(_array -1((_dto c 20 i 0)))))
				(_port(_int enda 15 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 60(_array -1((_dto c 21 i 0)))))
				(_port(_int endb 16 0 60(_ent (_in))))
				(_port(_int we -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 62(_array -1((_dto c 22 i 0)))))
				(_port(_int dadoouta 17 0 62(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 63(_array -1((_dto c 23 i 0)))))
				(_port(_int dadooutb 18 0 63(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 97(_ent((i 8)))))
				(_gen(_int NBS -2 0 98(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 101(_array -1((_dto c 24 i 0)))))
				(_port(_int I 14 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 102(_array -1((_dto c 25 i 0)))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 79(_ent((i 8)))))
				(_gen(_int Tprop -3 0 82(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 83(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 87(_ent (_in))))
				(_port(_int CE -1 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 89(_array -1((_dto c 26 i 0)))))
				(_port(_int D 14 0 89(_ent (_in))))
				(_port(_int R -1 0 90(_ent (_in))))
				(_port(_int S -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 92(_array -1((_dto c 27 i 0)))))
				(_port(_int Q 15 0 92(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 68(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 71(_array -1((_dto c 28 i 0)))))
				(_port(_int I0 14 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 72(_array -1((_dto c 29 i 0)))))
				(_port(_int I1 15 0 72(_ent (_in))))
				(_port(_int Sel -1 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 74(_array -1((_dto c 30 i 0)))))
				(_port(_int O 16 0 74(_ent (_out))))
			)
		)
		(Controle
			(_object
				(_port(_int OpCode 5 0 45(_ent (_in))))
				(_port(_int Controle 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 154(_comp dualregfile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(endA(d_4_0)))
			((endb)(Rs(d_4_0)))
			((we)(RegWrite))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
			)
			(_port
				((clk)(clk))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((we)(we))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 169(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 179(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 174)))
		)
		(_port
			((C)(CLK))
			((CE)(VCC))
			((D)(ID_EX_In(d_173_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_173_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 174)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 192(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(RegWrite))
			((O)(endA(d_4_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U1 0 203(_comp Controle)
		(_port
			((OpCode)(OpCode))
			((Controle)(control))
		)
		(_use(_ent . Controle)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 35(_array -1((_dto i 173 i 0)))))
		(_port(_int OutID 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46(_array -1((_dto i 9 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 107(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 108(_arch((i 3)))))
		(_sig(_int VCC -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 113(_array -1((_dto i 9 i 0)))))
		(_sig(_int control 7 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int endA 8 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 115(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 9 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 10 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 117(_array -1((_dto i 173 i 0)))))
		(_sig(_int ID_EX_In 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 12 0 118(_arch(_uni))))
		(_sig(_int Inst 10 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 120(_array -1((_dto i 5 i 0)))))
		(_sig(_int OpCode 13 0 120(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 121(_arch(_uni))))
		(_sig(_int rd 8 0 122(_arch(_uni))))
		(_sig(_int Rs 8 0 123(_arch(_uni))))
		(_sig(_int RsData 10 0 124(_arch(_uni))))
		(_sig(_int Rt 8 0 125(_arch(_uni))))
		(_sig(_int RtData 10 0 126(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 129(_arch(_uni))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(14(d_31_0)))(_sens(2(d_31_0))))))
			(line__135(_arch 1 0 135(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(16(d_31_0)))(_sens(2(d_63_32))))))
			(line__136(_arch 2 0 136(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(18(d_4_0)))(_sens(14(d_25_21))))))
			(line__137(_arch 3 0 137(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(20(d_4_0)))(_sens(14(d_20_16))))))
			(line__138(_arch 4 0 138(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(17(d_4_0)))(_sens(14(d_15_11))))))
			(line__139(_arch 5 0 139(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(13(d_15_0)))(_sens(14(d_15_0))))))
			(line__140(_arch 6 0 140(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(10(d_25_0)))(_sens(14(d_25_0))))))
			(line__141(_arch 7 0 141(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(15(d_5_0)))(_sens(14(d_31_26))))))
			(line__142(_arch 8 0 142(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(14(d_10_0))))))
			(line__143(_arch 9 0 143(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(12(d_4_0)))(_sens(20(d_4_0))))))
			(line__144(_arch 10 0 144(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(12(d_9_5)))(_sens(17(d_4_0))))))
			(line__145(_arch 11 0 145(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(12(d_41_10)))(_sens(11(d_31_0))))))
			(line__146(_arch 12 0 146(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(12(d_73_42)))(_sens(21(d_31_0))))))
			(line__147(_arch 13 0 147(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(12(d_105_74)))(_sens(19(d_31_0))))))
			(line__148(_arch 14 0 148(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(12(d_131_106)))(_sens(10(d_25_0))))))
			(line__149(_arch 15 0 149(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(12(d_163_132)))(_sens(16(d_31_0))))))
			(line__150(_arch 16 0 150(_assignment(_alias((ID_EX_In(d_173_164))(control(d_9_0))))(_trgt(12(d_173_164)))(_sens(8(d_9_0))))))
			(line__212(_arch 17 0 212(_assignment(_trgt(7)))))
			(line__216(_arch 18 0 216(_assignment(_trgt(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 31 -1)
)
I 000066 55 12860         1562044399539 Instruction_Execute_Stage
(_unit VHDL(instruction_execute_stage 0 27(instruction_execute_stage 0 35))
	(_version vde)
	(_time 1562044399540 2019.07.02 02:13:19)
	(_source(\./../compile/Instruction_Execute_Stage.vhd\))
	(_parameters tan)
	(_code b9bdb0ede5efeeaebdbfbbbcace3ebbebdbfb0bfefbfec)
	(_ent
		(_time 1562044375304)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tprop -3 0 74(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 75(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 79(_ent (_in))))
				(_port(_int CE -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 81(_array -1((_dto c 27 i 0)))))
				(_port(_int D 14 0 81(_ent (_in))))
				(_port(_int R -1 0 82(_ent (_in))))
				(_port(_int S -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 84(_array -1((_dto c 28 i 0)))))
				(_port(_int Q 15 0 84(_ent (_out))))
			)
		)
		(ula
			(_object
				(_gen(_int NB -2 0 89(_ent((i 8)))))
				(_gen(_int Tsom -3 0 90(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsub -3 0 91(_ent((ns 4617315517961601024)))))
				(_gen(_int Ttrans -3 0 92(_ent((ns 4617315517961601024)))))
				(_gen(_int Tgate -3 0 93(_ent((ns 4607182418800017408)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1312 0 96(_array -1((_dto c 29 i 0)))))
				(_port(_int A 14 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1314 0 97(_array -1((_dto c 30 i 0)))))
				(_port(_int B 15 0 97(_ent (_in))))
				(_port(_int Veum -1 0 98(_ent (_in))))
				(_port(_int cUla 5 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1318 0 100(_array -1((_dto c 31 i 0)))))
				(_port(_int C 16 0 100(_ent (_out))))
				(_port(_int Sinal -1 0 101(_ent (_out))))
				(_port(_int Vaum -1 0 102(_ent (_out))))
				(_port(_int Zero -1 0 103(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 60(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 63(_array -1((_dto c 32 i 0)))))
				(_port(_int I0 14 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~136 0 64(_array -1((_dto c 33 i 0)))))
				(_port(_int I1 15 0 64(_ent (_in))))
				(_port(_int Sel -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 66(_array -1((_dto c 34 i 0)))))
				(_port(_int O 16 0 66(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ALUOp 2 0 41(_ent (_in))))
				(_port(_int funct 3 0 42(_ent (_in))))
				(_port(_int Controle_ALU 4 0 43(_ent (_out))))
			)
		)
		(deslocador_combinatorio
			(_object
				(_gen(_int NB -2 0 48(_ent((i 8)))))
				(_gen(_int Tprop -3 0 49(_ent((ns 4607182418800017408)))))
				(_gen(_int NBD -2 0 50(_ent((i 1)))))
				(_port(_int DE -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 54(_array -1((_dto c 35 i 0)))))
				(_port(_int I 14 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 55(_array -1((_dto c 36 i 0)))))
				(_port(_int O 15 0 55(_ent (_out))))
			)
		)
	)
	(_inst EXE_MEM 0 172(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 108)))
		)
		(_port
			((C)(NET704))
			((CE)(VCC))
			((D)(EX_MEM_In(d_107_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(EXE_Out(d_107_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 108)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U10 0 185(_comp ula)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(RsData(d_31_0)))
			((B)(mux_out(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla)(Controle_ALU))
			((C)(ULA_Out(d_31_0)))
			((Zero)(zero))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tsom)((ns 4617315517961601024)))
				((Tsub)((ns 4617315517961601024)))
				((Ttrans)((ns 4617315517961601024)))
				((Tgate)((ns 4607182418800017408)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Veum)(Veum))
				((cUla)(cUla))
				((C)(C))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
			)
		)
	)
	(_inst U12 0 198(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(RtData(d_31_0)))
			((I1)(ext_Immed_off(d_31_0)))
			((Sel)(ALUSrc))
			((O)(mux_out(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U2 0 209(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(Rd(d_4_0)))
			((Sel)(RegDst))
			((O)(sel_reg(d_4_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U3 0 220(_comp ALU_Control)
		(_port
			((ALUOp)(ALUOp))
			((funct)(funct))
			((Controle_ALU)(Controle_ALU))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ALUOp)(ALUOp))
				((Controle_ALU)(Controle_ALU))
				((funct)(funct))
			)
		)
	)
	(_inst U6 0 227(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_branch_final(d_31_0)))
			((I1)(jump_completo(d_31_0)))
			((Sel)(Branch))
			((O)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U7 0 238(_comp ula)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(PC_mais_quatro(d_31_0)))
			((B)(pc_branch_inicial(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla(2))(Dangling_Input_Signal))
			((cUla(1))(Dangling_Input_Signal))
			((cUla(0))(Dangling_Input_Signal))
			((C)(PC_branch_final(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tsom)((ns 4617315517961601024)))
				((Tsub)((ns 4617315517961601024)))
				((Ttrans)((ns 4617315517961601024)))
				((Tgate)((ns 4607182418800017408)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Veum)(Veum))
				((cUla)(cUla))
				((C)(C))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
			)
		)
	)
	(_inst U8 0 252(_comp deslocador_combinatorio)
		(_gen
			((NB)((i 32)))
			((NBD)((i 32)))
		)
		(_port
			((DE)(value_um))
			((I)(ext_Immed_off(d_31_0)))
			((O)(pc_branch_inicial(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tprop)((ns 4607182418800017408)))
				((NBD)((i 32)))
			)
			(_port
				((DE)(DE))
				((I)(I))
				((O)(O))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 30(_array -1((_dto i 173 i 0)))))
		(_port(_int ID_EX_Out 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 31(_array -1((_dto i 107 i 0)))))
		(_port(_int EXE_Out 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 99(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 108(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 109(_arch((i 3)))))
		(_sig(_int ALUSrc -1 0 113(_arch(_uni))))
		(_sig(_int Branch -1 0 114(_arch(_uni))))
		(_sig(_int NET704 -1 0 115(_arch(_uni))))
		(_sig(_int RegDst -1 0 116(_arch(_uni))))
		(_sig(_int value_um -1 0 117(_arch(_uni))))
		(_sig(_int VCC -1 0 118(_arch(_uni))))
		(_sig(_int zero -1 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 120(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp 6 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 121(_array -1((_dto i 9 i 0)))))
		(_sig(_int Controle 7 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 122(_array -1((_dto i 2 i 0)))))
		(_sig(_int Controle_ALU 8 0 122(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 123(_array -1((_dto i 25 i 0)))))
		(_sig(_int end_jump 9 0 123(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 124(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_Immed_off 10 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 125(_array -1((_dto i 107 i 0)))))
		(_sig(_int EX_MEM_In 11 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 126(_array -1((_dto i 5 i 0)))))
		(_sig(_int funct 12 0 126(_arch(_uni))))
		(_sig(_int jump_completo 10 0 127(_arch(_uni))))
		(_sig(_int mux_out 10 0 128(_arch(_uni))))
		(_sig(_int PC 10 0 129(_arch(_uni))))
		(_sig(_int PC_branch_final 10 0 130(_arch(_uni))))
		(_sig(_int pc_branch_inicial 10 0 131(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 133(_array -1((_dto i 4 i 0)))))
		(_sig(_int Rd 13 0 133(_arch(_uni))))
		(_sig(_int RsData 10 0 134(_arch(_uni))))
		(_sig(_int Rt 13 0 135(_arch(_uni))))
		(_sig(_int RtData 10 0 136(_arch(_uni))))
		(_sig(_int sel_reg 13 0 137(_arch(_uni))))
		(_sig(_int ULA_Out 10 0 138(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 141(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((Rt(d_4_0))(ID_EX_Out(d_4_0))))(_trgt(25(d_4_0)))(_sens(1(d_4_0))))))
			(line__147(_arch 1 0 147(_assignment(_alias((Rd(d_4_0))(ID_EX_Out(d_9_5))))(_trgt(23(d_4_0)))(_sens(1(d_9_5))))))
			(line__148(_arch 2 0 148(_assignment(_alias((ext_Immed_off(d_31_0))(ID_EX_Out(d_41_10))))(_trgt(14(d_31_0)))(_sens(1(d_41_10))))))
			(line__149(_arch 3 0 149(_assignment(_alias((RtData(d_31_0))(ID_EX_Out(d_73_42))))(_trgt(26(d_31_0)))(_sens(1(d_73_42))))))
			(line__150(_arch 4 0 150(_assignment(_alias((RsData(d_31_0))(ID_EX_Out(d_105_74))))(_trgt(24(d_31_0)))(_sens(1(d_105_74))))))
			(line__151(_arch 5 0 151(_assignment(_alias((end_jump(d_25_0))(ID_EX_Out(d_131_106))))(_trgt(13(d_25_0)))(_sens(1(d_131_106))))))
			(line__152(_arch 6 0 152(_assignment(_alias((PC_mais_quatro(d_31_0))(ID_EX_Out(d_163_132))))(_trgt(22(d_31_0)))(_sens(1(d_163_132))))))
			(line__153(_arch 7 0 153(_assignment(_alias((Controle(d_9_0))(ID_EX_Out(d_173_164))))(_trgt(11(d_9_0)))(_sens(1(d_173_164))))))
			(line__154(_arch 8 0 154(_assignment(_alias((funct(d_5_0))(ID_EX_Out(d_15_10))))(_trgt(16(d_5_0)))(_sens(1(d_15_10))))))
			(line__155(_arch 9 0 155(_assignment(_alias((EX_MEM_In(d_31_0))(PC(d_31_0))))(_trgt(15(d_31_0)))(_sens(19(d_31_0))))))
			(line__156(_arch 10 0 156(_assignment(_alias((EX_MEM_In(d_63_32))(ULA_Out(d_31_0))))(_trgt(15(d_63_32)))(_sens(28(d_31_0))))))
			(line__157(_arch 11 0 157(_assignment(_alias((EX_MEM_In(d_68_64))(sel_reg(d_4_0))))(_trgt(15(d_68_64)))(_sens(27(d_4_0))))))
			(line__158(_arch 12 0 158(_assignment(_alias((EX_MEM_In(d_100_69))(RtData(d_31_0))))(_trgt(15(d_100_69)))(_sens(26(d_31_0))))))
			(line__159(_arch 13 0 159(_assignment(_alias((EX_MEM_In(101))(zero)))(_trgt(15(101)))(_sens(9)))))
			(line__160(_arch 14 0 160(_assignment(_alias((EX_MEM_In(d_107_102))(Controle(d_9_4))))(_trgt(15(d_107_102)))(_sens(11(d_9_4))))))
			(line__161(_arch 15 0 161(_assignment(_alias((jump_completo(d_31_28))(PC_mais_quatro(d_31_28))))(_trgt(17(d_31_28)))(_sens(22(d_31_28))))))
			(line__162(_arch 16 0 162(_assignment(_alias((jump_completo(d_27_2))(end_jump(d_25_0))))(_trgt(17(d_27_2)))(_sens(13(d_25_0))))))
			(line__163(_arch 17 0 163(_assignment(_trgt(17(1))))))
			(line__164(_arch 18 0 164(_assignment(_trgt(17(0))))))
			(line__165(_arch 19 0 165(_assignment(_alias((RegDst)(Controle(0))))(_simpleassign BUF)(_trgt(6))(_sens(11(0))))))
			(line__166(_arch 20 0 166(_assignment(_alias((ALUOp(d_1_0))(Controle(d_2_1))))(_trgt(10(d_1_0)))(_sens(11(d_2_1))))))
			(line__167(_arch 21 0 167(_assignment(_alias((ALUSrc)(Controle(3))))(_simpleassign BUF)(_trgt(3))(_sens(11(3))))))
			(line__168(_arch 22 0 168(_assignment(_alias((Branch)(Controle(4))))(_simpleassign BUF)(_trgt(4))(_sens(11(4))))))
			(line__266(_arch 23 0 266(_assignment(_trgt(8)))))
			(line__267(_arch 24 0 267(_assignment(_alias((value_um)(VCC)))(_simpleassign BUF)(_trgt(7))(_sens(8)))))
			(line__272(_arch 25 0 272(_assignment(_alias((NET704)(Clock)))(_simpleassign BUF)(_trgt(5))(_sens(0)))))
			(line__277(_arch 26 0 277(_assignment(_trgt(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (11(0))(11(3))(11(4))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Execute_Stage 37 -1)
)
I 000055 55 8696          1562044399586 Acesso_Memoria
(_unit VHDL(acesso_memoria 0 27(acesso_memoria 0 38))
	(_version vde)
	(_time 1562044399587 2019.07.02 02:13:19)
	(_source(\./../compile/Acesso_Memoria_Stage.vhd\))
	(_parameters tan)
	(_code e8ece9bbe3bfb9ffb8eafbb2efedbeeebceeedeebc)
	(_ent
		(_time 1562044375341)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 16 i 0)))))
				(_port(_int D 9 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 66(_array -1((_dto c 17 i 0)))))
				(_port(_int Q 10 0 66(_ent (_out))))
			)
		)
		(cache_D
			(_object
				(_port(_int MemRead -1 0 44(_ent (_in))))
				(_port(_int MemWrite -1 0 45(_ent (_in))))
				(_port(_int addr 3 0 46(_ent (_in))))
				(_port(_int data_IN 3 0 47(_ent (_in))))
				(_port(_int data_OUT 3 0 48(_ent (_out))))
			)
		)
	)
	(_inst MEM_WB 0 114(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 71)))
		)
		(_port
			((C)(NET522))
			((CE)(VCC))
			((D)(MEM_WB_In(d_70_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(MEM_WB_Out(d_70_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 71)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U1 0 127(_comp cache_D)
		(_port
			((MemRead)(Dangling_Input_Signal))
			((MemWrite)(MemWrite))
			((addr(31))(Dangling_Input_Signal))
			((addr(30))(Dangling_Input_Signal))
			((addr(29))(Dangling_Input_Signal))
			((addr(28))(Dangling_Input_Signal))
			((addr(27))(Dangling_Input_Signal))
			((addr(26))(Dangling_Input_Signal))
			((addr(25))(Dangling_Input_Signal))
			((addr(24))(Dangling_Input_Signal))
			((addr(23))(Dangling_Input_Signal))
			((addr(22))(Dangling_Input_Signal))
			((addr(21))(Dangling_Input_Signal))
			((addr(20))(Dangling_Input_Signal))
			((addr(19))(Dangling_Input_Signal))
			((addr(18))(Dangling_Input_Signal))
			((addr(17))(Dangling_Input_Signal))
			((addr(16))(Dangling_Input_Signal))
			((addr(15))(Dangling_Input_Signal))
			((addr(14))(Dangling_Input_Signal))
			((addr(13))(Dangling_Input_Signal))
			((addr(12))(Dangling_Input_Signal))
			((addr(11))(Dangling_Input_Signal))
			((addr(10))(Dangling_Input_Signal))
			((addr(9))(Dangling_Input_Signal))
			((addr(8))(Dangling_Input_Signal))
			((addr(7))(Dangling_Input_Signal))
			((addr(6))(Dangling_Input_Signal))
			((addr(5))(Dangling_Input_Signal))
			((addr(4))(Dangling_Input_Signal))
			((addr(3))(Dangling_Input_Signal))
			((addr(2))(Dangling_Input_Signal))
			((addr(1))(Dangling_Input_Signal))
			((addr(0))(Dangling_Input_Signal))
			((data_IN(31))(Dangling_Input_Signal))
			((data_IN(30))(Dangling_Input_Signal))
			((data_IN(29))(Dangling_Input_Signal))
			((data_IN(28))(Dangling_Input_Signal))
			((data_IN(27))(Dangling_Input_Signal))
			((data_IN(26))(Dangling_Input_Signal))
			((data_IN(25))(Dangling_Input_Signal))
			((data_IN(24))(Dangling_Input_Signal))
			((data_IN(23))(Dangling_Input_Signal))
			((data_IN(22))(Dangling_Input_Signal))
			((data_IN(21))(Dangling_Input_Signal))
			((data_IN(20))(Dangling_Input_Signal))
			((data_IN(19))(Dangling_Input_Signal))
			((data_IN(18))(Dangling_Input_Signal))
			((data_IN(17))(Dangling_Input_Signal))
			((data_IN(16))(Dangling_Input_Signal))
			((data_IN(15))(Dangling_Input_Signal))
			((data_IN(14))(Dangling_Input_Signal))
			((data_IN(13))(Dangling_Input_Signal))
			((data_IN(12))(Dangling_Input_Signal))
			((data_IN(11))(Dangling_Input_Signal))
			((data_IN(10))(Dangling_Input_Signal))
			((data_IN(9))(Dangling_Input_Signal))
			((data_IN(8))(Dangling_Input_Signal))
			((data_IN(7))(Dangling_Input_Signal))
			((data_IN(6))(Dangling_Input_Signal))
			((data_IN(5))(Dangling_Input_Signal))
			((data_IN(4))(Dangling_Input_Signal))
			((data_IN(3))(Dangling_Input_Signal))
			((data_IN(2))(Dangling_Input_Signal))
			((data_IN(1))(Dangling_Input_Signal))
			((data_IN(0))(Dangling_Input_Signal))
			((data_OUT)(dado_memoria))
		)
		(_use(_ent . cache_D)
			(_port
				((addr)(addr))
				((data_IN)(data_IN))
				((MemWrite)(MemWrite))
				((MemRead)(MemRead))
				((data_OUT)(data_OUT))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 30(_array -1((_dto i 107 i 0)))))
		(_port(_int EX_MEM_Out 0 0 30(_ent(_in))))
		(_port(_int MemRead -1 0 31(_ent(_out))))
		(_port(_int PCSrc -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 33(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 71(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 72(_arch((i 3)))))
		(_sig(_int Branch -1 0 76(_int(_uni))))
		(_sig(_int Jump -1 0 77(_int(_uni))))
		(_sig(_int MemWrite -1 0 78(_arch(_uni))))
		(_sig(_int NET467 -1 0 79(_int(_uni))))
		(_sig(_int NET522 -1 0 80(_arch(_uni))))
		(_sig(_int VCC -1 0 81(_arch(_uni))))
		(_sig(_int zero -1 0 82(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int Controle 4 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 5 0 84(_arch(_uni))))
		(_sig(_int end_memoria 5 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 86(_array -1((_dto i 107 i 0)))))
		(_sig(_int EXE_Out 6 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 87(_array -1((_dto i 70 i 0)))))
		(_sig(_int MEM_WB_In 7 0 87(_arch(_uni))))
		(_sig(_int RtData 5 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int sel_reg 8 0 89(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 92(_arch(_uni))))
		(_prcs
			(line__97(_arch 0 0 97(_assignment(_alias((PC(d_31_0))(EX_MEM_Out(d_31_0))))(_trgt(5(d_31_0)))(_sens(1(d_31_0))))))
			(line__98(_arch 1 0 98(_assignment(_alias((end_memoria(d_31_0))(EX_MEM_Out(d_63_32))))(_trgt(15(d_31_0)))(_sens(1(d_63_32))))))
			(line__99(_arch 2 0 99(_assignment(_alias((sel_reg(d_4_0))(EX_MEM_Out(d_68_64))))(_trgt(19(d_4_0)))(_sens(1(d_68_64))))))
			(line__100(_arch 3 0 100(_assignment(_alias((RtData(d_31_0))(EX_MEM_Out(d_100_69))))(_trgt(18(d_31_0)))(_sens(1(d_100_69))))))
			(line__102(_arch 4 0 102(_assignment(_alias((Controle(d_5_0))(EX_MEM_Out(d_107_102))))(_trgt(13(d_5_0)))(_sens(1(d_107_102))))))
			(line__103(_arch 5 0 103(_assignment(_alias((MEM_WB_In(d_31_0))(dado_memoria(d_31_0))))(_trgt(17(d_31_0)))(_sens(14(d_31_0))))))
			(line__104(_arch 6 0 104(_assignment(_alias((MEM_WB_In(d_36_32))(sel_reg(d_4_0))))(_trgt(17(d_36_32)))(_sens(19(d_4_0))))))
			(line__105(_arch 7 0 105(_assignment(_alias((MEM_WB_In(d_68_37))(end_memoria(d_31_0))))(_trgt(17(d_68_37)))(_sens(15(d_31_0))))))
			(line__106(_arch 8 0 106(_assignment(_alias((MEM_WB_In(d_70_69))(Controle(d_5_4))))(_trgt(17(d_70_69)))(_sens(13(d_5_4))))))
			(line__109(_arch 9 0 109(_assignment(_alias((MemRead)(Controle(2))))(_simpleassign BUF)(_trgt(2))(_sens(13(2))))))
			(line__110(_arch 10 0 110(_assignment(_alias((MemWrite)(Controle(3))))(_simpleassign BUF)(_trgt(8))(_sens(13(3))))))
			(line__200(_arch 11 0 200(_assignment(_trgt(3))(_sens(1(101))(13(1))(13(0))))))
			(line__205(_arch 12 0 205(_assignment(_trgt(11)))))
			(line__210(_arch 13 0 210(_assignment(_alias((NET522)(Clock)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__211(_arch 14 0 211(_assignment(_alias((EXE_Out)(EX_MEM_Out)))(_trgt(16))(_sens(1)))))
			(line__216(_arch 15 0 216(_assignment(_trgt(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (13(2))(13(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Acesso_Memoria 18 -1)
)
I 000052 55 1068          1562044399614 ALU_Control
(_unit VHDL(alu_control 0 28(alu_control 0 38))
	(_version vde)
	(_time 1562044399615 2019.07.02 02:13:19)
	(_source(\./../src/Controle_ALU.vhd\))
	(_parameters tan)
	(_code 07030701535156125007145d000152000300050151)
	(_ent
		(_time 1562044375370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int Controle_ALU 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 2 0 32(_ent(_in))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131842)
		(769)
		(131843)
		(259)
		(33685761 514)
		(33685761 515)
		(50462977 514)
		(131586)
		(50462977 770)
		(197122)
		(33751297 515)
		(197379)
	)
	(_model . ALU_Control 1 -1)
)
I 000054 55 5577          1562044399635 Esquema_Geral
(_unit VHDL(esquema_geral 0 27(esquema_geral 0 33))
	(_version vde)
	(_time 1562044399636 2019.07.02 02:13:19)
	(_source(\./../compile/Fluxo de dados.vhd\))
	(_parameters tan)
	(_code 17131311134142001516024d121116124111101112)
	(_ent
		(_time 1562044121377)
	)
	(_comp
		(Instruction_Fetch_stage
			(_object
				(_port(_int Clock -1 0 67(_ent (_in))))
				(_port(_int OUT_MEM 10 0 68(_ent (_in))))
				(_port(_int PCSrc -1 0 69(_ent (_in))))
				(_port(_int OUT_IF 11 0 70(_ent (_out))))
			)
		)
		(Instruction_Decode_Stage
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int OutIF 3 0 50(_ent (_in))))
				(_port(_int RegWrite -1 0 51(_ent (_in))))
				(_port(_int regDst 4 0 52(_ent (_in))))
				(_port(_int regDstData 5 0 53(_ent (_in))))
				(_port(_int Ctrl_Arit 6 0 54(_ent (_out))))
				(_port(_int OutID 7 0 55(_ent (_out))))
			)
		)
		(Instruction_Execute_Stage
			(_object
				(_port(_int Clock -1 0 60(_ent (_in))))
				(_port(_int ID_EX_Out 8 0 61(_ent (_in))))
				(_port(_int EXE_Out 9 0 62(_ent (_out))))
			)
		)
		(Acesso_Memoria
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
				(_port(_int EX_MEM_Out 0 0 40(_ent (_in))))
				(_port(_int MEM_WB_Out 1 0 41(_ent (_out))))
				(_port(_int MemRead -1 0 42(_ent (_out))))
				(_port(_int PC 2 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
			)
		)
		(Write_Back_Stage
			(_object
				(_port(_int MEM_WB_Out 12 0 75(_ent (_in))))
				(_port(_int RegWrite -1 0 76(_ent (_out))))
				(_port(_int Write_back 13 0 77(_ent (_out))))
				(_port(_int sel_reg 14 0 78(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Instruction_Fetch_stage)
		(_port
			((Clock)(Clock))
			((OUT_MEM)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((OUT_MEM)(OUT_MEM))
				((PCSrc)(PCSrc))
				((OUT_IF)(OUT_IF))
			)
		)
	)
	(_inst U3 0 105(_comp Instruction_Decode_Stage)
		(_port
			((CLK)(Clock))
			((OutIF)(bus510))
			((RegWrite)(NET650))
			((regDst)(bus486))
			((regDstData)(bus662))
			((OutID)(bus640))
		)
		(_use(_ent . Instruction_Decode_Stage)
			(_port
				((CLK)(CLK))
				((RegWrite)(RegWrite))
				((OutIF)(OutIF))
				((regDst)(regDst))
				((regDstData)(regDstData))
				((Ctrl_Arit)(Ctrl_Arit))
				((OutID)(OutID))
			)
		)
	)
	(_inst U4 0 115(_comp Instruction_Execute_Stage)
		(_port
			((Clock)(Clock))
			((ID_EX_Out)(bus640))
			((EXE_Out)(bus518))
		)
		(_use(_ent . Instruction_Execute_Stage)
		)
	)
	(_inst U6 0 122(_comp Acesso_Memoria)
		(_port
			((Clock)(Clock))
			((EX_MEM_Out)(bus518))
			((MEM_WB_Out)(bus632))
			((PC)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Acesso_Memoria)
			(_port
				((Clock)(Clock))
				((EX_MEM_Out)(EX_MEM_Out))
				((MemRead)(MemRead))
				((PCSrc)(PCSrc))
				((MEM_WB_Out)(MEM_WB_Out))
				((PC)(PC))
			)
		)
	)
	(_inst U7 0 131(_comp Write_Back_Stage)
		(_port
			((MEM_WB_Out)(bus632))
			((RegWrite)(NET650))
			((Write_back)(bus662))
			((sel_reg)(bus486))
		)
		(_use(_ent . Write_Back_Stage)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 40(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 41(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 50(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 54(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 55(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~134 0 61(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~136 0 62(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 70(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1312 0 75(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET498 -1 0 84(_arch(_uni))))
		(_sig(_int NET650 -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int bus486 15 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 87(_array -1((_dto i 63 i 0)))))
		(_sig(_int bus510 16 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~1322 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int bus518 17 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1324 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int bus632 18 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1326 0 90(_array -1((_dto i 173 i 0)))))
		(_sig(_int bus640 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int bus662 20 0 91(_arch(_uni))))
		(_sig(_int bus718 20 0 92(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000057 55 3274          1562044399641 Write_Back_Stage
(_unit VHDL(write_back_stage 0 27(write_back_stage 0 36))
	(_version vde)
	(_time 1562044399642 2019.07.02 02:13:19)
	(_source(\./../compile/Write_Back_Stage.vhd\))
	(_parameters tan)
	(_code 2623202322717b312629337f212024202720252074)
	(_ent
		(_time 1562044375395)
	)
	(_comp
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 8 i 0)))))
				(_port(_int I0 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 9 i 0)))))
				(_port(_int I1 6 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int O 7 0 48(_ent (_out))))
			)
		)
	)
	(_inst U1 0 75(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(end_memoria(d_31_0)))
			((I1)(dado_memoria(d_31_0)))
			((Sel)(MemtoReg))
			((O)(Write_back(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 29(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 0 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Write_back 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int sel_reg 2 0 32(_ent(_out))))
		(_sig(_int MemtoReg -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1((_dto i 1 i 0)))))
		(_sig(_int BusOutput1 3 0 55(_arch(_uni))))
		(_sig(_int Controle 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 4 0 57(_arch(_uni))))
		(_sig(_int end_memoria 4 0 58(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((dado_memoria(d_31_0))(MEM_WB_Out(d_31_0))))(_trgt(7(d_31_0)))(_sens(0(d_31_0))))))
			(line__64(_arch 1 0 64(_assignment(_alias((sel_reg(d_4_0))(MEM_WB_Out(d_36_32))))(_trgt(3(d_4_0)))(_sens(0(d_36_32))))))
			(line__65(_arch 2 0 65(_assignment(_alias((end_memoria(d_31_0))(MEM_WB_Out(d_68_37))))(_trgt(8(d_31_0)))(_sens(0(d_68_37))))))
			(line__66(_arch 3 0 66(_assignment(_alias((Controle(d_1_0))(MEM_WB_Out(d_70_69))))(_trgt(6(d_1_0)))(_sens(0(d_70_69))))))
			(line__68(_arch 4 0 68(_assignment(_alias((RegWrite)(Controle(0))))(_simpleassign BUF)(_trgt(1))(_sens(6(0))))))
			(line__69(_arch 5 0 69(_assignment(_alias((MemtoReg)(Controle(1))))(_simpleassign BUF)(_trgt(4))(_sens(6(1))))))
			(line__90(_arch 6 0 90(_assignment(_alias((sel_reg(3))(BusOutput1(0))))(_trgt(3(3)))(_sens(5(0))))))
			(line__91(_arch 7 0 91(_assignment(_alias((sel_reg(4))(BusOutput1(1))))(_trgt(3(4)))(_sens(5(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(0))(6(1))(5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Write_Back_Stage 11 -1)
)
I 000048 55 1517          1562044399662 cache_D
(_unit VHDL(cache_d 0 31(cache_d 0 43))
	(_version vde)
	(_time 1562044399663 2019.07.02 02:13:19)
	(_source(\./../src/cache_D.vhd\))
	(_parameters tan)
	(_code 36323433316161203c30236f313032303530373035)
	(_ent
		(_time 1562044375421)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 33(_ent(_in))))
		(_port(_int data_IN 0 0 34(_ent(_in))))
		(_port(_int MemWrite -1 0 35(_ent(_in))))
		(_port(_int MemRead -1 0 36(_ent(_in))))
		(_port(_int data_OUT 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int dados 1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_OUT)(dados)))(_trgt(4))(_sens(5)))))
			(line__49(_arch 1 0 49(_assignment(_alias((seletor)(addr(d_7_0))))(_trgt(6))(_sens(0(d_7_0))))))
			(line__51(_arch 2 0 51(_prcs(_simple)(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . cache_D 3 -1)
)
I 000049 55 1001          1562044399676 Controle
(_unit VHDL(controle 0 28(controle 0 37))
	(_version vde)
	(_time 1562044399677 2019.07.02 02:13:19)
	(_source(\./../src/Controle.vhd\))
	(_parameters tan)
	(_code 46424444161147514345541c414015404340454010)
	(_ent
		(_time 1562040389773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31(_array -1((_dto i 9 i 0)))))
		(_port(_int Controle 1 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686275 33686018 515)
		(33686019 771)
		(50463234 33751554 771)
		(33751555 771)
		(50463233 50463234 258)
		(50463234 514)
		(33751553 33686019 258)
		(33686018 515)
		(33751553 33686274 258)
		(33686018 33686018 514)
	)
	(_model . Controle 1 -1)
)
I 000048 55 1432          1562044399688 Cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562044399689 2019.07.02 02:13:19)
	(_source(\./../src/cache_I.vhd\))
	(_parameters tan)
	(_code 55515756510202435f50400c52535c535653545356)
	(_ent
		(_time 1562042131556)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . Cache_I 3 -1)
)
I 000050 55 711           1562044399707 top_level
(_unit VHDL(top_level 0 27(top_level 0 33))
	(_version vde)
	(_time 1562044399708 2019.07.02 02:13:19)
	(_source(\./../compile/top_level.vhd\))
	(_parameters tan)
	(_code 65606065363331703163263f316263636063366261)
	(_ent
		(_time 1562044375475)
	)
	(_comp
		(Esquema_Geral
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
			)
		)
	)
	(_inst U1 0 47(_comp Esquema_Geral)
		(_port
			((Clock)(CLK))
		)
		(_use(_ent . Esquema_Geral)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000055 55 8696          1562044399733 Acesso_Memoria
(_unit VHDL(acesso_memoria 0 27(acesso_memoria 0 38))
	(_version vde)
	(_time 1562044399734 2019.07.02 02:13:19)
	(_source(\./../compile/Acesso_Memoria_Stage.vhd\))
	(_parameters tan)
	(_code 8480848a83d3d593d48697de8381d282d0828182d0)
	(_ent
		(_time 1562044375341)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 16 i 0)))))
				(_port(_int D 9 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 66(_array -1((_dto c 17 i 0)))))
				(_port(_int Q 10 0 66(_ent (_out))))
			)
		)
		(cache_D
			(_object
				(_port(_int MemRead -1 0 44(_ent (_in))))
				(_port(_int MemWrite -1 0 45(_ent (_in))))
				(_port(_int addr 3 0 46(_ent (_in))))
				(_port(_int data_IN 3 0 47(_ent (_in))))
				(_port(_int data_OUT 3 0 48(_ent (_out))))
			)
		)
	)
	(_inst MEM_WB 0 114(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 71)))
		)
		(_port
			((C)(NET522))
			((CE)(VCC))
			((D)(MEM_WB_In(d_70_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(MEM_WB_Out(d_70_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 71)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U1 0 127(_comp cache_D)
		(_port
			((MemRead)(Dangling_Input_Signal))
			((MemWrite)(MemWrite))
			((addr(31))(Dangling_Input_Signal))
			((addr(30))(Dangling_Input_Signal))
			((addr(29))(Dangling_Input_Signal))
			((addr(28))(Dangling_Input_Signal))
			((addr(27))(Dangling_Input_Signal))
			((addr(26))(Dangling_Input_Signal))
			((addr(25))(Dangling_Input_Signal))
			((addr(24))(Dangling_Input_Signal))
			((addr(23))(Dangling_Input_Signal))
			((addr(22))(Dangling_Input_Signal))
			((addr(21))(Dangling_Input_Signal))
			((addr(20))(Dangling_Input_Signal))
			((addr(19))(Dangling_Input_Signal))
			((addr(18))(Dangling_Input_Signal))
			((addr(17))(Dangling_Input_Signal))
			((addr(16))(Dangling_Input_Signal))
			((addr(15))(Dangling_Input_Signal))
			((addr(14))(Dangling_Input_Signal))
			((addr(13))(Dangling_Input_Signal))
			((addr(12))(Dangling_Input_Signal))
			((addr(11))(Dangling_Input_Signal))
			((addr(10))(Dangling_Input_Signal))
			((addr(9))(Dangling_Input_Signal))
			((addr(8))(Dangling_Input_Signal))
			((addr(7))(Dangling_Input_Signal))
			((addr(6))(Dangling_Input_Signal))
			((addr(5))(Dangling_Input_Signal))
			((addr(4))(Dangling_Input_Signal))
			((addr(3))(Dangling_Input_Signal))
			((addr(2))(Dangling_Input_Signal))
			((addr(1))(Dangling_Input_Signal))
			((addr(0))(Dangling_Input_Signal))
			((data_IN(31))(Dangling_Input_Signal))
			((data_IN(30))(Dangling_Input_Signal))
			((data_IN(29))(Dangling_Input_Signal))
			((data_IN(28))(Dangling_Input_Signal))
			((data_IN(27))(Dangling_Input_Signal))
			((data_IN(26))(Dangling_Input_Signal))
			((data_IN(25))(Dangling_Input_Signal))
			((data_IN(24))(Dangling_Input_Signal))
			((data_IN(23))(Dangling_Input_Signal))
			((data_IN(22))(Dangling_Input_Signal))
			((data_IN(21))(Dangling_Input_Signal))
			((data_IN(20))(Dangling_Input_Signal))
			((data_IN(19))(Dangling_Input_Signal))
			((data_IN(18))(Dangling_Input_Signal))
			((data_IN(17))(Dangling_Input_Signal))
			((data_IN(16))(Dangling_Input_Signal))
			((data_IN(15))(Dangling_Input_Signal))
			((data_IN(14))(Dangling_Input_Signal))
			((data_IN(13))(Dangling_Input_Signal))
			((data_IN(12))(Dangling_Input_Signal))
			((data_IN(11))(Dangling_Input_Signal))
			((data_IN(10))(Dangling_Input_Signal))
			((data_IN(9))(Dangling_Input_Signal))
			((data_IN(8))(Dangling_Input_Signal))
			((data_IN(7))(Dangling_Input_Signal))
			((data_IN(6))(Dangling_Input_Signal))
			((data_IN(5))(Dangling_Input_Signal))
			((data_IN(4))(Dangling_Input_Signal))
			((data_IN(3))(Dangling_Input_Signal))
			((data_IN(2))(Dangling_Input_Signal))
			((data_IN(1))(Dangling_Input_Signal))
			((data_IN(0))(Dangling_Input_Signal))
			((data_OUT)(dado_memoria))
		)
		(_use(_ent . cache_D)
			(_port
				((addr)(addr))
				((data_IN)(data_IN))
				((MemWrite)(MemWrite))
				((MemRead)(MemRead))
				((data_OUT)(data_OUT))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 30(_array -1((_dto i 107 i 0)))))
		(_port(_int EX_MEM_Out 0 0 30(_ent(_in))))
		(_port(_int MemRead -1 0 31(_ent(_out))))
		(_port(_int PCSrc -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 33(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 71(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 72(_arch((i 3)))))
		(_sig(_int Branch -1 0 76(_int(_uni))))
		(_sig(_int Jump -1 0 77(_int(_uni))))
		(_sig(_int MemWrite -1 0 78(_arch(_uni))))
		(_sig(_int NET467 -1 0 79(_int(_uni))))
		(_sig(_int NET522 -1 0 80(_arch(_uni))))
		(_sig(_int VCC -1 0 81(_arch(_uni))))
		(_sig(_int zero -1 0 82(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int Controle 4 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 5 0 84(_arch(_uni))))
		(_sig(_int end_memoria 5 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 86(_array -1((_dto i 107 i 0)))))
		(_sig(_int EXE_Out 6 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 87(_array -1((_dto i 70 i 0)))))
		(_sig(_int MEM_WB_In 7 0 87(_arch(_uni))))
		(_sig(_int RtData 5 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int sel_reg 8 0 89(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 92(_arch(_uni))))
		(_prcs
			(line__97(_arch 0 0 97(_assignment(_alias((PC(d_31_0))(EX_MEM_Out(d_31_0))))(_trgt(5(d_31_0)))(_sens(1(d_31_0))))))
			(line__98(_arch 1 0 98(_assignment(_alias((end_memoria(d_31_0))(EX_MEM_Out(d_63_32))))(_trgt(15(d_31_0)))(_sens(1(d_63_32))))))
			(line__99(_arch 2 0 99(_assignment(_alias((sel_reg(d_4_0))(EX_MEM_Out(d_68_64))))(_trgt(19(d_4_0)))(_sens(1(d_68_64))))))
			(line__100(_arch 3 0 100(_assignment(_alias((RtData(d_31_0))(EX_MEM_Out(d_100_69))))(_trgt(18(d_31_0)))(_sens(1(d_100_69))))))
			(line__102(_arch 4 0 102(_assignment(_alias((Controle(d_5_0))(EX_MEM_Out(d_107_102))))(_trgt(13(d_5_0)))(_sens(1(d_107_102))))))
			(line__103(_arch 5 0 103(_assignment(_alias((MEM_WB_In(d_31_0))(dado_memoria(d_31_0))))(_trgt(17(d_31_0)))(_sens(14(d_31_0))))))
			(line__104(_arch 6 0 104(_assignment(_alias((MEM_WB_In(d_36_32))(sel_reg(d_4_0))))(_trgt(17(d_36_32)))(_sens(19(d_4_0))))))
			(line__105(_arch 7 0 105(_assignment(_alias((MEM_WB_In(d_68_37))(end_memoria(d_31_0))))(_trgt(17(d_68_37)))(_sens(15(d_31_0))))))
			(line__106(_arch 8 0 106(_assignment(_alias((MEM_WB_In(d_70_69))(Controle(d_5_4))))(_trgt(17(d_70_69)))(_sens(13(d_5_4))))))
			(line__109(_arch 9 0 109(_assignment(_alias((MemRead)(Controle(2))))(_simpleassign BUF)(_trgt(2))(_sens(13(2))))))
			(line__110(_arch 10 0 110(_assignment(_alias((MemWrite)(Controle(3))))(_simpleassign BUF)(_trgt(8))(_sens(13(3))))))
			(line__200(_arch 11 0 200(_assignment(_trgt(3))(_sens(1(101))(13(1))(13(0))))))
			(line__205(_arch 12 0 205(_assignment(_trgt(11)))))
			(line__210(_arch 13 0 210(_assignment(_alias((NET522)(Clock)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__211(_arch 14 0 211(_assignment(_alias((EXE_Out)(EX_MEM_Out)))(_trgt(16))(_sens(1)))))
			(line__216(_arch 15 0 216(_assignment(_trgt(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (13(2))(13(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Acesso_Memoria 18 -1)
)
V 000065 55 9941          1562044399754 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 39))
	(_version vde)
	(_time 1562044399755 2019.07.02 02:13:19)
	(_source(\./../compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code 94909c9bc5c2c383c39686cfc092979390929d92c2)
	(_ent
		(_time 1562040566440)
	)
	(_comp
		(dualregfile
			(_object
				(_gen(_int NBend -2 0 51(_ent((i 4)))))
				(_gen(_int NBdado -2 0 52(_ent((i 8)))))
				(_gen(_int Tread -3 0 53(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 54(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 58(_array -1((_dto c 19 i 0)))))
				(_port(_int dadoina 14 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 59(_array -1((_dto c 20 i 0)))))
				(_port(_int enda 15 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 60(_array -1((_dto c 21 i 0)))))
				(_port(_int endb 16 0 60(_ent (_in))))
				(_port(_int we -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 62(_array -1((_dto c 22 i 0)))))
				(_port(_int dadoouta 17 0 62(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 63(_array -1((_dto c 23 i 0)))))
				(_port(_int dadooutb 18 0 63(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 97(_ent((i 8)))))
				(_gen(_int NBS -2 0 98(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 101(_array -1((_dto c 24 i 0)))))
				(_port(_int I 14 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 102(_array -1((_dto c 25 i 0)))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 79(_ent((i 8)))))
				(_gen(_int Tprop -3 0 82(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 83(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 87(_ent (_in))))
				(_port(_int CE -1 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 89(_array -1((_dto c 26 i 0)))))
				(_port(_int D 14 0 89(_ent (_in))))
				(_port(_int R -1 0 90(_ent (_in))))
				(_port(_int S -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 92(_array -1((_dto c 27 i 0)))))
				(_port(_int Q 15 0 92(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 68(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 71(_array -1((_dto c 28 i 0)))))
				(_port(_int I0 14 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 72(_array -1((_dto c 29 i 0)))))
				(_port(_int I1 15 0 72(_ent (_in))))
				(_port(_int Sel -1 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 74(_array -1((_dto c 30 i 0)))))
				(_port(_int O 16 0 74(_ent (_out))))
			)
		)
		(Controle
			(_object
				(_port(_int OpCode 5 0 45(_ent (_in))))
				(_port(_int Controle 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 154(_comp dualregfile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(endA(d_4_0)))
			((endb)(Rs(d_4_0)))
			((we)(RegWrite))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
			)
			(_port
				((clk)(clk))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((we)(we))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 169(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 179(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 174)))
		)
		(_port
			((C)(CLK))
			((CE)(VCC))
			((D)(ID_EX_In(d_173_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_173_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 174)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 192(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(RegWrite))
			((O)(endA(d_4_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U1 0 203(_comp Controle)
		(_port
			((OpCode)(OpCode))
			((Controle)(control))
		)
		(_use(_ent . Controle)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 35(_array -1((_dto i 173 i 0)))))
		(_port(_int OutID 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46(_array -1((_dto i 9 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 107(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 108(_arch((i 3)))))
		(_sig(_int VCC -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 113(_array -1((_dto i 9 i 0)))))
		(_sig(_int control 7 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int endA 8 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 115(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 9 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 10 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 117(_array -1((_dto i 173 i 0)))))
		(_sig(_int ID_EX_In 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 12 0 118(_arch(_uni))))
		(_sig(_int Inst 10 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 120(_array -1((_dto i 5 i 0)))))
		(_sig(_int OpCode 13 0 120(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 121(_arch(_uni))))
		(_sig(_int rd 8 0 122(_arch(_uni))))
		(_sig(_int Rs 8 0 123(_arch(_uni))))
		(_sig(_int RsData 10 0 124(_arch(_uni))))
		(_sig(_int Rt 8 0 125(_arch(_uni))))
		(_sig(_int RtData 10 0 126(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 129(_arch(_uni))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(14(d_31_0)))(_sens(2(d_31_0))))))
			(line__135(_arch 1 0 135(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(16(d_31_0)))(_sens(2(d_63_32))))))
			(line__136(_arch 2 0 136(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(18(d_4_0)))(_sens(14(d_25_21))))))
			(line__137(_arch 3 0 137(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(20(d_4_0)))(_sens(14(d_20_16))))))
			(line__138(_arch 4 0 138(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(17(d_4_0)))(_sens(14(d_15_11))))))
			(line__139(_arch 5 0 139(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(13(d_15_0)))(_sens(14(d_15_0))))))
			(line__140(_arch 6 0 140(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(10(d_25_0)))(_sens(14(d_25_0))))))
			(line__141(_arch 7 0 141(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(15(d_5_0)))(_sens(14(d_31_26))))))
			(line__142(_arch 8 0 142(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(14(d_10_0))))))
			(line__143(_arch 9 0 143(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(12(d_4_0)))(_sens(20(d_4_0))))))
			(line__144(_arch 10 0 144(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(12(d_9_5)))(_sens(17(d_4_0))))))
			(line__145(_arch 11 0 145(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(12(d_41_10)))(_sens(11(d_31_0))))))
			(line__146(_arch 12 0 146(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(12(d_73_42)))(_sens(21(d_31_0))))))
			(line__147(_arch 13 0 147(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(12(d_105_74)))(_sens(19(d_31_0))))))
			(line__148(_arch 14 0 148(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(12(d_131_106)))(_sens(10(d_25_0))))))
			(line__149(_arch 15 0 149(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(12(d_163_132)))(_sens(16(d_31_0))))))
			(line__150(_arch 16 0 150(_assignment(_alias((ID_EX_In(d_173_164))(control(d_9_0))))(_trgt(12(d_173_164)))(_sens(8(d_9_0))))))
			(line__212(_arch 17 0 212(_assignment(_trgt(7)))))
			(line__216(_arch 18 0 216(_assignment(_trgt(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 31 -1)
)
V 000066 55 12860         1562044399780 Instruction_Execute_Stage
(_unit VHDL(instruction_execute_stage 0 27(instruction_execute_stage 0 35))
	(_version vde)
	(_time 1562044399781 2019.07.02 02:13:19)
	(_source(\./../compile/Instruction_Execute_Stage.vhd\))
	(_parameters tan)
	(_code b3b7bbe7e5e5e4a4b7b5b1b6a6e9e1b4b7b5bab5e5b5e6)
	(_ent
		(_time 1562044375304)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tprop -3 0 74(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 75(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 79(_ent (_in))))
				(_port(_int CE -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 81(_array -1((_dto c 27 i 0)))))
				(_port(_int D 14 0 81(_ent (_in))))
				(_port(_int R -1 0 82(_ent (_in))))
				(_port(_int S -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 84(_array -1((_dto c 28 i 0)))))
				(_port(_int Q 15 0 84(_ent (_out))))
			)
		)
		(ula
			(_object
				(_gen(_int NB -2 0 89(_ent((i 8)))))
				(_gen(_int Tsom -3 0 90(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsub -3 0 91(_ent((ns 4617315517961601024)))))
				(_gen(_int Ttrans -3 0 92(_ent((ns 4617315517961601024)))))
				(_gen(_int Tgate -3 0 93(_ent((ns 4607182418800017408)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1312 0 96(_array -1((_dto c 29 i 0)))))
				(_port(_int A 14 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1314 0 97(_array -1((_dto c 30 i 0)))))
				(_port(_int B 15 0 97(_ent (_in))))
				(_port(_int Veum -1 0 98(_ent (_in))))
				(_port(_int cUla 5 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1318 0 100(_array -1((_dto c 31 i 0)))))
				(_port(_int C 16 0 100(_ent (_out))))
				(_port(_int Sinal -1 0 101(_ent (_out))))
				(_port(_int Vaum -1 0 102(_ent (_out))))
				(_port(_int Zero -1 0 103(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 60(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 63(_array -1((_dto c 32 i 0)))))
				(_port(_int I0 14 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~136 0 64(_array -1((_dto c 33 i 0)))))
				(_port(_int I1 15 0 64(_ent (_in))))
				(_port(_int Sel -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 66(_array -1((_dto c 34 i 0)))))
				(_port(_int O 16 0 66(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ALUOp 2 0 41(_ent (_in))))
				(_port(_int funct 3 0 42(_ent (_in))))
				(_port(_int Controle_ALU 4 0 43(_ent (_out))))
			)
		)
		(deslocador_combinatorio
			(_object
				(_gen(_int NB -2 0 48(_ent((i 8)))))
				(_gen(_int Tprop -3 0 49(_ent((ns 4607182418800017408)))))
				(_gen(_int NBD -2 0 50(_ent((i 1)))))
				(_port(_int DE -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 54(_array -1((_dto c 35 i 0)))))
				(_port(_int I 14 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 55(_array -1((_dto c 36 i 0)))))
				(_port(_int O 15 0 55(_ent (_out))))
			)
		)
	)
	(_inst EXE_MEM 0 172(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 108)))
		)
		(_port
			((C)(NET704))
			((CE)(VCC))
			((D)(EX_MEM_In(d_107_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(EXE_Out(d_107_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 108)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U10 0 185(_comp ula)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(RsData(d_31_0)))
			((B)(mux_out(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla)(Controle_ALU))
			((C)(ULA_Out(d_31_0)))
			((Zero)(zero))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tsom)((ns 4617315517961601024)))
				((Tsub)((ns 4617315517961601024)))
				((Ttrans)((ns 4617315517961601024)))
				((Tgate)((ns 4607182418800017408)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Veum)(Veum))
				((cUla)(cUla))
				((C)(C))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
			)
		)
	)
	(_inst U12 0 198(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(RtData(d_31_0)))
			((I1)(ext_Immed_off(d_31_0)))
			((Sel)(ALUSrc))
			((O)(mux_out(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U2 0 209(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(Rd(d_4_0)))
			((Sel)(RegDst))
			((O)(sel_reg(d_4_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U3 0 220(_comp ALU_Control)
		(_port
			((ALUOp)(ALUOp))
			((funct)(funct))
			((Controle_ALU)(Controle_ALU))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ALUOp)(ALUOp))
				((Controle_ALU)(Controle_ALU))
				((funct)(funct))
			)
		)
	)
	(_inst U6 0 227(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_branch_final(d_31_0)))
			((I1)(jump_completo(d_31_0)))
			((Sel)(Branch))
			((O)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U7 0 238(_comp ula)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(PC_mais_quatro(d_31_0)))
			((B)(pc_branch_inicial(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla(2))(Dangling_Input_Signal))
			((cUla(1))(Dangling_Input_Signal))
			((cUla(0))(Dangling_Input_Signal))
			((C)(PC_branch_final(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tsom)((ns 4617315517961601024)))
				((Tsub)((ns 4617315517961601024)))
				((Ttrans)((ns 4617315517961601024)))
				((Tgate)((ns 4607182418800017408)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Veum)(Veum))
				((cUla)(cUla))
				((C)(C))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
			)
		)
	)
	(_inst U8 0 252(_comp deslocador_combinatorio)
		(_gen
			((NB)((i 32)))
			((NBD)((i 32)))
		)
		(_port
			((DE)(value_um))
			((I)(ext_Immed_off(d_31_0)))
			((O)(pc_branch_inicial(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tprop)((ns 4607182418800017408)))
				((NBD)((i 32)))
			)
			(_port
				((DE)(DE))
				((I)(I))
				((O)(O))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 30(_array -1((_dto i 173 i 0)))))
		(_port(_int ID_EX_Out 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 31(_array -1((_dto i 107 i 0)))))
		(_port(_int EXE_Out 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 99(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 108(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 109(_arch((i 3)))))
		(_sig(_int ALUSrc -1 0 113(_arch(_uni))))
		(_sig(_int Branch -1 0 114(_arch(_uni))))
		(_sig(_int NET704 -1 0 115(_arch(_uni))))
		(_sig(_int RegDst -1 0 116(_arch(_uni))))
		(_sig(_int value_um -1 0 117(_arch(_uni))))
		(_sig(_int VCC -1 0 118(_arch(_uni))))
		(_sig(_int zero -1 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 120(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp 6 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 121(_array -1((_dto i 9 i 0)))))
		(_sig(_int Controle 7 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 122(_array -1((_dto i 2 i 0)))))
		(_sig(_int Controle_ALU 8 0 122(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 123(_array -1((_dto i 25 i 0)))))
		(_sig(_int end_jump 9 0 123(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 124(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_Immed_off 10 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 125(_array -1((_dto i 107 i 0)))))
		(_sig(_int EX_MEM_In 11 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 126(_array -1((_dto i 5 i 0)))))
		(_sig(_int funct 12 0 126(_arch(_uni))))
		(_sig(_int jump_completo 10 0 127(_arch(_uni))))
		(_sig(_int mux_out 10 0 128(_arch(_uni))))
		(_sig(_int PC 10 0 129(_arch(_uni))))
		(_sig(_int PC_branch_final 10 0 130(_arch(_uni))))
		(_sig(_int pc_branch_inicial 10 0 131(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 133(_array -1((_dto i 4 i 0)))))
		(_sig(_int Rd 13 0 133(_arch(_uni))))
		(_sig(_int RsData 10 0 134(_arch(_uni))))
		(_sig(_int Rt 13 0 135(_arch(_uni))))
		(_sig(_int RtData 10 0 136(_arch(_uni))))
		(_sig(_int sel_reg 13 0 137(_arch(_uni))))
		(_sig(_int ULA_Out 10 0 138(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 141(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((Rt(d_4_0))(ID_EX_Out(d_4_0))))(_trgt(25(d_4_0)))(_sens(1(d_4_0))))))
			(line__147(_arch 1 0 147(_assignment(_alias((Rd(d_4_0))(ID_EX_Out(d_9_5))))(_trgt(23(d_4_0)))(_sens(1(d_9_5))))))
			(line__148(_arch 2 0 148(_assignment(_alias((ext_Immed_off(d_31_0))(ID_EX_Out(d_41_10))))(_trgt(14(d_31_0)))(_sens(1(d_41_10))))))
			(line__149(_arch 3 0 149(_assignment(_alias((RtData(d_31_0))(ID_EX_Out(d_73_42))))(_trgt(26(d_31_0)))(_sens(1(d_73_42))))))
			(line__150(_arch 4 0 150(_assignment(_alias((RsData(d_31_0))(ID_EX_Out(d_105_74))))(_trgt(24(d_31_0)))(_sens(1(d_105_74))))))
			(line__151(_arch 5 0 151(_assignment(_alias((end_jump(d_25_0))(ID_EX_Out(d_131_106))))(_trgt(13(d_25_0)))(_sens(1(d_131_106))))))
			(line__152(_arch 6 0 152(_assignment(_alias((PC_mais_quatro(d_31_0))(ID_EX_Out(d_163_132))))(_trgt(22(d_31_0)))(_sens(1(d_163_132))))))
			(line__153(_arch 7 0 153(_assignment(_alias((Controle(d_9_0))(ID_EX_Out(d_173_164))))(_trgt(11(d_9_0)))(_sens(1(d_173_164))))))
			(line__154(_arch 8 0 154(_assignment(_alias((funct(d_5_0))(ID_EX_Out(d_15_10))))(_trgt(16(d_5_0)))(_sens(1(d_15_10))))))
			(line__155(_arch 9 0 155(_assignment(_alias((EX_MEM_In(d_31_0))(PC(d_31_0))))(_trgt(15(d_31_0)))(_sens(19(d_31_0))))))
			(line__156(_arch 10 0 156(_assignment(_alias((EX_MEM_In(d_63_32))(ULA_Out(d_31_0))))(_trgt(15(d_63_32)))(_sens(28(d_31_0))))))
			(line__157(_arch 11 0 157(_assignment(_alias((EX_MEM_In(d_68_64))(sel_reg(d_4_0))))(_trgt(15(d_68_64)))(_sens(27(d_4_0))))))
			(line__158(_arch 12 0 158(_assignment(_alias((EX_MEM_In(d_100_69))(RtData(d_31_0))))(_trgt(15(d_100_69)))(_sens(26(d_31_0))))))
			(line__159(_arch 13 0 159(_assignment(_alias((EX_MEM_In(101))(zero)))(_trgt(15(101)))(_sens(9)))))
			(line__160(_arch 14 0 160(_assignment(_alias((EX_MEM_In(d_107_102))(Controle(d_9_4))))(_trgt(15(d_107_102)))(_sens(11(d_9_4))))))
			(line__161(_arch 15 0 161(_assignment(_alias((jump_completo(d_31_28))(PC_mais_quatro(d_31_28))))(_trgt(17(d_31_28)))(_sens(22(d_31_28))))))
			(line__162(_arch 16 0 162(_assignment(_alias((jump_completo(d_27_2))(end_jump(d_25_0))))(_trgt(17(d_27_2)))(_sens(13(d_25_0))))))
			(line__163(_arch 17 0 163(_assignment(_trgt(17(1))))))
			(line__164(_arch 18 0 164(_assignment(_trgt(17(0))))))
			(line__165(_arch 19 0 165(_assignment(_alias((RegDst)(Controle(0))))(_simpleassign BUF)(_trgt(6))(_sens(11(0))))))
			(line__166(_arch 20 0 166(_assignment(_alias((ALUOp(d_1_0))(Controle(d_2_1))))(_trgt(10(d_1_0)))(_sens(11(d_2_1))))))
			(line__167(_arch 21 0 167(_assignment(_alias((ALUSrc)(Controle(3))))(_simpleassign BUF)(_trgt(3))(_sens(11(3))))))
			(line__168(_arch 22 0 168(_assignment(_alias((Branch)(Controle(4))))(_simpleassign BUF)(_trgt(4))(_sens(11(4))))))
			(line__266(_arch 23 0 266(_assignment(_trgt(8)))))
			(line__267(_arch 24 0 267(_assignment(_alias((value_um)(VCC)))(_simpleassign BUF)(_trgt(7))(_sens(8)))))
			(line__272(_arch 25 0 272(_assignment(_alias((NET704)(Clock)))(_simpleassign BUF)(_trgt(5))(_sens(0)))))
			(line__277(_arch 26 0 277(_assignment(_trgt(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (11(0))(11(3))(11(4))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Execute_Stage 37 -1)
)
V 000054 55 5577          1562044399795 Esquema_Geral
(_unit VHDL(esquema_geral 0 27(esquema_geral 0 33))
	(_version vde)
	(_time 1562044399796 2019.07.02 02:13:19)
	(_source(\./../compile/Fluxo de dados.vhd\))
	(_parameters tan)
	(_code c3c7c797c39596d4c1c2d699c6c5c2c695c5c4c5c6)
	(_ent
		(_time 1562044121377)
	)
	(_comp
		(Instruction_Fetch_stage
			(_object
				(_port(_int Clock -1 0 67(_ent (_in))))
				(_port(_int OUT_MEM 10 0 68(_ent (_in))))
				(_port(_int PCSrc -1 0 69(_ent (_in))))
				(_port(_int OUT_IF 11 0 70(_ent (_out))))
			)
		)
		(Instruction_Decode_Stage
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int OutIF 3 0 50(_ent (_in))))
				(_port(_int RegWrite -1 0 51(_ent (_in))))
				(_port(_int regDst 4 0 52(_ent (_in))))
				(_port(_int regDstData 5 0 53(_ent (_in))))
				(_port(_int Ctrl_Arit 6 0 54(_ent (_out))))
				(_port(_int OutID 7 0 55(_ent (_out))))
			)
		)
		(Instruction_Execute_Stage
			(_object
				(_port(_int Clock -1 0 60(_ent (_in))))
				(_port(_int ID_EX_Out 8 0 61(_ent (_in))))
				(_port(_int EXE_Out 9 0 62(_ent (_out))))
			)
		)
		(Acesso_Memoria
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
				(_port(_int EX_MEM_Out 0 0 40(_ent (_in))))
				(_port(_int MEM_WB_Out 1 0 41(_ent (_out))))
				(_port(_int MemRead -1 0 42(_ent (_out))))
				(_port(_int PC 2 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
			)
		)
		(Write_Back_Stage
			(_object
				(_port(_int MEM_WB_Out 12 0 75(_ent (_in))))
				(_port(_int RegWrite -1 0 76(_ent (_out))))
				(_port(_int Write_back 13 0 77(_ent (_out))))
				(_port(_int sel_reg 14 0 78(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Instruction_Fetch_stage)
		(_port
			((Clock)(Clock))
			((OUT_MEM)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((OUT_MEM)(OUT_MEM))
				((PCSrc)(PCSrc))
				((OUT_IF)(OUT_IF))
			)
		)
	)
	(_inst U3 0 105(_comp Instruction_Decode_Stage)
		(_port
			((CLK)(Clock))
			((OutIF)(bus510))
			((RegWrite)(NET650))
			((regDst)(bus486))
			((regDstData)(bus662))
			((OutID)(bus640))
		)
		(_use(_ent . Instruction_Decode_Stage)
			(_port
				((CLK)(CLK))
				((RegWrite)(RegWrite))
				((OutIF)(OutIF))
				((regDst)(regDst))
				((regDstData)(regDstData))
				((Ctrl_Arit)(Ctrl_Arit))
				((OutID)(OutID))
			)
		)
	)
	(_inst U4 0 115(_comp Instruction_Execute_Stage)
		(_port
			((Clock)(Clock))
			((ID_EX_Out)(bus640))
			((EXE_Out)(bus518))
		)
		(_use(_ent . Instruction_Execute_Stage)
		)
	)
	(_inst U6 0 122(_comp Acesso_Memoria)
		(_port
			((Clock)(Clock))
			((EX_MEM_Out)(bus518))
			((MEM_WB_Out)(bus632))
			((PC)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Acesso_Memoria)
			(_port
				((Clock)(Clock))
				((EX_MEM_Out)(EX_MEM_Out))
				((MemRead)(MemRead))
				((PCSrc)(PCSrc))
				((MEM_WB_Out)(MEM_WB_Out))
				((PC)(PC))
			)
		)
	)
	(_inst U7 0 131(_comp Write_Back_Stage)
		(_port
			((MEM_WB_Out)(bus632))
			((RegWrite)(NET650))
			((Write_back)(bus662))
			((sel_reg)(bus486))
		)
		(_use(_ent . Write_Back_Stage)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 40(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 41(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 50(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 54(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 55(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~134 0 61(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~136 0 62(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 70(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1312 0 75(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET498 -1 0 84(_arch(_uni))))
		(_sig(_int NET650 -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int bus486 15 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 87(_array -1((_dto i 63 i 0)))))
		(_sig(_int bus510 16 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~1322 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int bus518 17 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1324 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int bus632 18 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1326 0 90(_array -1((_dto i 173 i 0)))))
		(_sig(_int bus640 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int bus662 20 0 91(_arch(_uni))))
		(_sig(_int bus718 20 0 92(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000065 55 6225          1562044399814 Instruction_Fetch_sstage
(_unit VHDL(instruction_fetch_sstage 0 27(instruction_fetch_sstage 0 36))
	(_version vde)
	(_time 1562044399815 2019.07.02 02:13:19)
	(_source(\./../compile/Instruction_Fetch_stage.vhd\))
	(_parameters tan)
	(_code d2d6da80858485c5df83c08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1561933000158)
	)
	(_comp
		(Cache_I
			(_object
				(_port(_int PC 2 0 85(_ent (_in))))
				(_port(_int instrucao 2 0 86(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 5 i 0)))))
				(_port(_int D 5 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 6 0 66(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 7 i 0)))))
				(_port(_int I0 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 8 i 0)))))
				(_port(_int I1 6 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int O 7 0 48(_ent (_out))))
			)
		)
		(somador
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tsoma -3 0 72(_ent((ns 4613937818241073152)))))
				(_gen(_int Tinc -3 0 73(_ent((ns 4611686018427387904)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 76(_array -1((_dto c 10 i 0)))))
				(_port(_int A 5 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 77(_array -1((_dto c 11 i 0)))))
				(_port(_int B 6 0 77(_ent (_in))))
				(_port(_int S -1 0 78(_ent (_in))))
				(_port(_int Vum -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 80(_array -1((_dto c 12 i 0)))))
				(_port(_int C 7 0 80(_ent (_out))))
			)
		)
	)
	(_inst U2 0 116(_comp Cache_I)
		(_port
			((PC)(PC))
			((instrucao)(INST))
		)
		(_use(_ent . Cache_I)
		)
	)
	(_inst U6 0 122(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(PC_in(d_31_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U7 0 135(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_mais_quatro(d_31_0)))
			((I1)(OUT_MEM(d_31_0)))
			((Sel)(PCSrc))
			((O)(PC_in(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U8 0 146(_comp somador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((A)(PC(d_31_0)))
			((B)(value_quatro(d_31_0)))
			((S)(Dangling_Input_Signal))
			((Vum)(Dangling_Input_Signal))
			((C)(PC_mais_quatro(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tsoma)((ns 4613937818241073152)))
				((Tinc)((ns 4611686018427387904)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Vum)(Vum))
				((C)(C))
			)
		)
	)
	(_inst U9 0 158(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 64)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(IF_ID_In(d_63_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OUT_IF(d_63_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 64)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int OUT_MEM 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 32(_array -1((_dto i 63 i 0)))))
		(_port(_int OUT_IF 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 85(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 91(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 92(_arch((i 3)))))
		(_sig(_int VCC -1 0 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 97(_array -1((_dto i 63 i 0)))))
		(_sig(_int IF_ID_In 3 0 97(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 98(_array -1((_dto i 31 i 0)))))
		(_sig(_int INST 4 0 98(_arch(_uni))))
		(_sig(_int PC 4 0 99(_arch(_uni))))
		(_sig(_int PC_in 4 0 100(_arch(_uni))))
		(_sig(_int PC_mais_quatro 4 0 101(_arch(_uni))))
		(_sig(_int value_quatro 4 0 102(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 105(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_alias((IF_ID_In(d_31_0))(PC_mais_quatro(d_31_0))))(_trgt(5(d_31_0)))(_sens(9(d_31_0))))))
			(line__111(_arch 1 0 111(_assignment(_alias((IF_ID_In(d_63_32))(INST(d_31_0))))(_trgt(5(d_63_32)))(_sens(6(d_31_0))))))
			(line__112(_arch 2 0 112(_assignment(_trgt(10(d_31_0))))))
			(line__174(_arch 3 0 174(_assignment(_trgt(4)))))
			(line__178(_arch 4 0 178(_assignment(_trgt(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . Instruction_Fetch_sstage 13 -1)
)
V 000065 55 6225          1562044405816 Instruction_Fetch_sstage
(_unit VHDL(instruction_fetch_sstage 0 27(instruction_fetch_sstage 0 36))
	(_version vde)
	(_time 1562044405817 2019.07.02 02:13:25)
	(_source(\./../compile/Instruction_Fetch_stage.vhd\))
	(_parameters tan)
	(_code 42474240151415554f1350191644414546444b4414)
	(_ent
		(_time 1561933000158)
	)
	(_comp
		(Cache_I
			(_object
				(_port(_int PC 2 0 85(_ent (_in))))
				(_port(_int instrucao 2 0 86(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 5 i 0)))))
				(_port(_int D 5 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 6 0 66(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 7 i 0)))))
				(_port(_int I0 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 8 i 0)))))
				(_port(_int I1 6 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int O 7 0 48(_ent (_out))))
			)
		)
		(somador
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tsoma -3 0 72(_ent((ns 4613937818241073152)))))
				(_gen(_int Tinc -3 0 73(_ent((ns 4611686018427387904)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 76(_array -1((_dto c 10 i 0)))))
				(_port(_int A 5 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 77(_array -1((_dto c 11 i 0)))))
				(_port(_int B 6 0 77(_ent (_in))))
				(_port(_int S -1 0 78(_ent (_in))))
				(_port(_int Vum -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 80(_array -1((_dto c 12 i 0)))))
				(_port(_int C 7 0 80(_ent (_out))))
			)
		)
	)
	(_inst U2 0 116(_comp Cache_I)
		(_port
			((PC)(PC))
			((instrucao)(INST))
		)
		(_use(_ent . Cache_I)
		)
	)
	(_inst U6 0 122(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(PC_in(d_31_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U7 0 135(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_mais_quatro(d_31_0)))
			((I1)(OUT_MEM(d_31_0)))
			((Sel)(PCSrc))
			((O)(PC_in(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U8 0 146(_comp somador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((A)(PC(d_31_0)))
			((B)(value_quatro(d_31_0)))
			((S)(Dangling_Input_Signal))
			((Vum)(Dangling_Input_Signal))
			((C)(PC_mais_quatro(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tsoma)((ns 4613937818241073152)))
				((Tinc)((ns 4611686018427387904)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Vum)(Vum))
				((C)(C))
			)
		)
	)
	(_inst U9 0 158(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 64)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(IF_ID_In(d_63_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OUT_IF(d_63_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 64)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int OUT_MEM 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 32(_array -1((_dto i 63 i 0)))))
		(_port(_int OUT_IF 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 85(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 91(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 92(_arch((i 3)))))
		(_sig(_int VCC -1 0 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 97(_array -1((_dto i 63 i 0)))))
		(_sig(_int IF_ID_In 3 0 97(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 98(_array -1((_dto i 31 i 0)))))
		(_sig(_int INST 4 0 98(_arch(_uni))))
		(_sig(_int PC 4 0 99(_arch(_uni))))
		(_sig(_int PC_in 4 0 100(_arch(_uni))))
		(_sig(_int PC_mais_quatro 4 0 101(_arch(_uni))))
		(_sig(_int value_quatro 4 0 102(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 105(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_alias((IF_ID_In(d_31_0))(PC_mais_quatro(d_31_0))))(_trgt(5(d_31_0)))(_sens(9(d_31_0))))))
			(line__111(_arch 1 0 111(_assignment(_alias((IF_ID_In(d_63_32))(INST(d_31_0))))(_trgt(5(d_63_32)))(_sens(6(d_31_0))))))
			(line__112(_arch 2 0 112(_assignment(_trgt(10(d_31_0))))))
			(line__174(_arch 3 0 174(_assignment(_trgt(4)))))
			(line__178(_arch 4 0 178(_assignment(_trgt(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . Instruction_Fetch_sstage 13 -1)
)
V 000065 55 9941          1562044405839 Instruction_Decode_Stage
(_unit VHDL(instruction_decode_stage 0 27(instruction_decode_stage 0 39))
	(_version vde)
	(_time 1562044405840 2019.07.02 02:13:25)
	(_source(\./../compile/Instruction_Decode_Stage.vhd\))
	(_parameters tan)
	(_code 5257525105040545055040090654515556545b5404)
	(_ent
		(_time 1562040566440)
	)
	(_comp
		(dualregfile
			(_object
				(_gen(_int NBend -2 0 51(_ent((i 4)))))
				(_gen(_int NBdado -2 0 52(_ent((i 8)))))
				(_gen(_int Tread -3 0 53(_ent((ns 4617315517961601024)))))
				(_gen(_int Twrite -3 0 54(_ent((ns 4617315517961601024)))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~13 0 58(_array -1((_dto c 19 i 0)))))
				(_port(_int dadoina 14 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~13 0 59(_array -1((_dto c 20 i 0)))))
				(_port(_int enda 15 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBend-1~downto~0}~132 0 60(_array -1((_dto c 21 i 0)))))
				(_port(_int endb 16 0 60(_ent (_in))))
				(_port(_int we -1 0 61(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~134 0 62(_array -1((_dto c 22 i 0)))))
				(_port(_int dadoouta 17 0 62(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NBdado-1~downto~0}~136 0 63(_array -1((_dto c 23 i 0)))))
				(_port(_int dadooutb 18 0 63(_ent (_out))))
			)
		)
		(xsign
			(_object
				(_gen(_int NBE -2 0 97(_ent((i 8)))))
				(_gen(_int NBS -2 0 98(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{NBE-1~downto~0}~13 0 101(_array -1((_dto c 24 i 0)))))
				(_port(_int I 14 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NBS-1~downto~0}~13 0 102(_array -1((_dto c 25 i 0)))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 79(_ent((i 8)))))
				(_gen(_int Tprop -3 0 82(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 83(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 87(_ent (_in))))
				(_port(_int CE -1 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 89(_array -1((_dto c 26 i 0)))))
				(_port(_int D 14 0 89(_ent (_in))))
				(_port(_int R -1 0 90(_ent (_in))))
				(_port(_int S -1 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 92(_array -1((_dto c 27 i 0)))))
				(_port(_int Q 15 0 92(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 68(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 71(_array -1((_dto c 28 i 0)))))
				(_port(_int I0 14 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 72(_array -1((_dto c 29 i 0)))))
				(_port(_int I1 15 0 72(_ent (_in))))
				(_port(_int Sel -1 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1310 0 74(_array -1((_dto c 30 i 0)))))
				(_port(_int O 16 0 74(_ent (_out))))
			)
		)
		(Controle
			(_object
				(_port(_int OpCode 5 0 45(_ent (_in))))
				(_port(_int Controle 6 0 46(_ent (_out))))
			)
		)
	)
	(_inst Banco_De_Registradores 0 154(_comp dualregfile)
		(_gen
			((NBend)((i 5)))
			((NBdado)((i 32)))
		)
		(_port
			((clk)(CLK))
			((dadoina)(regDstData(d_31_0)))
			((enda)(endA(d_4_0)))
			((endb)(Rs(d_4_0)))
			((we)(RegWrite))
			((dadoouta)(RtData(d_31_0)))
			((dadooutb)(RsData(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBend)((i 5)))
				((NBdado)((i 32)))
				((Tread)((ns 4617315517961601024)))
				((Twrite)((ns 4617315517961601024)))
			)
			(_port
				((clk)(clk))
				((dadoina)(dadoina))
				((enda)(enda))
				((endb)(endb))
				((we)(we))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst Extende_sinal 0 169(_comp xsign)
		(_gen
			((NBE)((i 16)))
			((NBS)((i 32)))
		)
		(_port
			((I)(immed_offset(d_15_0)))
			((O)(ext_immed_off(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NBE)((i 16)))
				((NBS)((i 32)))
			)
			(_port
				((I)(I))
				((O)(O))
			)
		)
	)
	(_inst ID_EX 0 179(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 174)))
		)
		(_port
			((C)(CLK))
			((CE)(VCC))
			((D)(ID_EX_In(d_173_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OutID(d_173_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 174)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst Read_Write_Mux 0 192(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(regDst(d_4_0)))
			((Sel)(RegWrite))
			((O)(endA(d_4_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U1 0 203(_comp Controle)
		(_port
			((OpCode)(OpCode))
			((Controle)(control))
		)
		(_use(_ent . Controle)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 31(_array -1((_dto i 63 i 0)))))
		(_port(_int OutIF 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int regDst 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int regDstData 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 34(_array -1((_dto i 10 i 0)))))
		(_port(_int Ctrl_Arit 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 35(_array -1((_dto i 173 i 0)))))
		(_port(_int OutID 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46(_array -1((_dto i 9 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 107(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 108(_arch((i 3)))))
		(_sig(_int VCC -1 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 113(_array -1((_dto i 9 i 0)))))
		(_sig(_int control 7 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int endA 8 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 115(_array -1((_dto i 25 i 0)))))
		(_sig(_int endJump 9 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_immed_off 10 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 117(_array -1((_dto i 173 i 0)))))
		(_sig(_int ID_EX_In 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_int immed_offset 12 0 118(_arch(_uni))))
		(_sig(_int Inst 10 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 120(_array -1((_dto i 5 i 0)))))
		(_sig(_int OpCode 13 0 120(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 121(_arch(_uni))))
		(_sig(_int rd 8 0 122(_arch(_uni))))
		(_sig(_int Rs 8 0 123(_arch(_uni))))
		(_sig(_int RsData 10 0 124(_arch(_uni))))
		(_sig(_int Rt 8 0 125(_arch(_uni))))
		(_sig(_int RtData 10 0 126(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 129(_arch(_uni))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((Inst(d_31_0))(OutIF(d_31_0))))(_trgt(14(d_31_0)))(_sens(2(d_31_0))))))
			(line__135(_arch 1 0 135(_assignment(_alias((PC_mais_quatro(d_31_0))(OutIF(d_63_32))))(_trgt(16(d_31_0)))(_sens(2(d_63_32))))))
			(line__136(_arch 2 0 136(_assignment(_alias((Rs(d_4_0))(Inst(d_25_21))))(_trgt(18(d_4_0)))(_sens(14(d_25_21))))))
			(line__137(_arch 3 0 137(_assignment(_alias((Rt(d_4_0))(Inst(d_20_16))))(_trgt(20(d_4_0)))(_sens(14(d_20_16))))))
			(line__138(_arch 4 0 138(_assignment(_alias((Rd(d_4_0))(Inst(d_15_11))))(_trgt(17(d_4_0)))(_sens(14(d_15_11))))))
			(line__139(_arch 5 0 139(_assignment(_alias((immed_offset(d_15_0))(Inst(d_15_0))))(_trgt(13(d_15_0)))(_sens(14(d_15_0))))))
			(line__140(_arch 6 0 140(_assignment(_alias((endJump(d_25_0))(Inst(d_25_0))))(_trgt(10(d_25_0)))(_sens(14(d_25_0))))))
			(line__141(_arch 7 0 141(_assignment(_alias((OpCode(d_5_0))(Inst(d_31_26))))(_trgt(15(d_5_0)))(_sens(14(d_31_26))))))
			(line__142(_arch 8 0 142(_assignment(_alias((Ctrl_Arit(d_10_0))(Inst(d_10_0))))(_trgt(5(d_10_0)))(_sens(14(d_10_0))))))
			(line__143(_arch 9 0 143(_assignment(_alias((ID_EX_In(d_4_0))(Rt(d_4_0))))(_trgt(12(d_4_0)))(_sens(20(d_4_0))))))
			(line__144(_arch 10 0 144(_assignment(_alias((ID_EX_In(d_9_5))(Rd(d_4_0))))(_trgt(12(d_9_5)))(_sens(17(d_4_0))))))
			(line__145(_arch 11 0 145(_assignment(_alias((ID_EX_In(d_41_10))(ext_Immed_off(d_31_0))))(_trgt(12(d_41_10)))(_sens(11(d_31_0))))))
			(line__146(_arch 12 0 146(_assignment(_alias((ID_EX_In(d_73_42))(RtData(d_31_0))))(_trgt(12(d_73_42)))(_sens(21(d_31_0))))))
			(line__147(_arch 13 0 147(_assignment(_alias((ID_EX_In(d_105_74))(RsData(d_31_0))))(_trgt(12(d_105_74)))(_sens(19(d_31_0))))))
			(line__148(_arch 14 0 148(_assignment(_alias((ID_EX_In(d_131_106))(endJump(d_25_0))))(_trgt(12(d_131_106)))(_sens(10(d_25_0))))))
			(line__149(_arch 15 0 149(_assignment(_alias((ID_EX_In(d_163_132))(PC_mais_quatro(d_31_0))))(_trgt(12(d_163_132)))(_sens(16(d_31_0))))))
			(line__150(_arch 16 0 150(_assignment(_alias((ID_EX_In(d_173_164))(control(d_9_0))))(_trgt(12(d_173_164)))(_sens(8(d_9_0))))))
			(line__212(_arch 17 0 212(_assignment(_trgt(7)))))
			(line__216(_arch 18 0 216(_assignment(_trgt(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Decode_Stage 31 -1)
)
V 000066 55 12860         1562044405885 Instruction_Execute_Stage
(_unit VHDL(instruction_execute_stage 0 27(instruction_execute_stage 0 35))
	(_version vde)
	(_time 1562044405886 2019.07.02 02:13:25)
	(_source(\./../compile/Instruction_Execute_Stage.vhd\))
	(_parameters tan)
	(_code 8184818fd5d7d6968587838494dbd38685878887d787d4)
	(_ent
		(_time 1562044375304)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tprop -3 0 74(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 75(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 79(_ent (_in))))
				(_port(_int CE -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 81(_array -1((_dto c 27 i 0)))))
				(_port(_int D 14 0 81(_ent (_in))))
				(_port(_int R -1 0 82(_ent (_in))))
				(_port(_int S -1 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 84(_array -1((_dto c 28 i 0)))))
				(_port(_int Q 15 0 84(_ent (_out))))
			)
		)
		(ula
			(_object
				(_gen(_int NB -2 0 89(_ent((i 8)))))
				(_gen(_int Tsom -3 0 90(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsub -3 0 91(_ent((ns 4617315517961601024)))))
				(_gen(_int Ttrans -3 0 92(_ent((ns 4617315517961601024)))))
				(_gen(_int Tgate -3 0 93(_ent((ns 4607182418800017408)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1312 0 96(_array -1((_dto c 29 i 0)))))
				(_port(_int A 14 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1314 0 97(_array -1((_dto c 30 i 0)))))
				(_port(_int B 15 0 97(_ent (_in))))
				(_port(_int Veum -1 0 98(_ent (_in))))
				(_port(_int cUla 5 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~1318 0 100(_array -1((_dto c 31 i 0)))))
				(_port(_int C 16 0 100(_ent (_out))))
				(_port(_int Sinal -1 0 101(_ent (_out))))
				(_port(_int Vaum -1 0 102(_ent (_out))))
				(_port(_int Zero -1 0 103(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 60(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 63(_array -1((_dto c 32 i 0)))))
				(_port(_int I0 14 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~136 0 64(_array -1((_dto c 33 i 0)))))
				(_port(_int I1 15 0 64(_ent (_in))))
				(_port(_int Sel -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~138 0 66(_array -1((_dto c 34 i 0)))))
				(_port(_int O 16 0 66(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ALUOp 2 0 41(_ent (_in))))
				(_port(_int funct 3 0 42(_ent (_in))))
				(_port(_int Controle_ALU 4 0 43(_ent (_out))))
			)
		)
		(deslocador_combinatorio
			(_object
				(_gen(_int NB -2 0 48(_ent((i 8)))))
				(_gen(_int Tprop -3 0 49(_ent((ns 4607182418800017408)))))
				(_gen(_int NBD -2 0 50(_ent((i 1)))))
				(_port(_int DE -1 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 54(_array -1((_dto c 35 i 0)))))
				(_port(_int I 14 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 55(_array -1((_dto c 36 i 0)))))
				(_port(_int O 15 0 55(_ent (_out))))
			)
		)
	)
	(_inst EXE_MEM 0 172(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 108)))
		)
		(_port
			((C)(NET704))
			((CE)(VCC))
			((D)(EX_MEM_In(d_107_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(EXE_Out(d_107_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 108)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U10 0 185(_comp ula)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(RsData(d_31_0)))
			((B)(mux_out(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla)(Controle_ALU))
			((C)(ULA_Out(d_31_0)))
			((Zero)(zero))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tsom)((ns 4617315517961601024)))
				((Tsub)((ns 4617315517961601024)))
				((Ttrans)((ns 4617315517961601024)))
				((Tgate)((ns 4607182418800017408)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Veum)(Veum))
				((cUla)(cUla))
				((C)(C))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
			)
		)
	)
	(_inst U12 0 198(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(RtData(d_31_0)))
			((I1)(ext_Immed_off(d_31_0)))
			((Sel)(ALUSrc))
			((O)(mux_out(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U2 0 209(_comp Mux2x1)
		(_gen
			((NB)((i 5)))
		)
		(_port
			((I0)(Rt(d_4_0)))
			((I1)(Rd(d_4_0)))
			((Sel)(RegDst))
			((O)(sel_reg(d_4_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 5)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U3 0 220(_comp ALU_Control)
		(_port
			((ALUOp)(ALUOp))
			((funct)(funct))
			((Controle_ALU)(Controle_ALU))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ALUOp)(ALUOp))
				((Controle_ALU)(Controle_ALU))
				((funct)(funct))
			)
		)
	)
	(_inst U6 0 227(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_branch_final(d_31_0)))
			((I1)(jump_completo(d_31_0)))
			((Sel)(Branch))
			((O)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U7 0 238(_comp ula)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((A)(PC_mais_quatro(d_31_0)))
			((B)(pc_branch_inicial(d_31_0)))
			((Veum)(Dangling_Input_Signal))
			((cUla(2))(Dangling_Input_Signal))
			((cUla(1))(Dangling_Input_Signal))
			((cUla(0))(Dangling_Input_Signal))
			((C)(PC_branch_final(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tsom)((ns 4617315517961601024)))
				((Tsub)((ns 4617315517961601024)))
				((Ttrans)((ns 4617315517961601024)))
				((Tgate)((ns 4607182418800017408)))
			)
			(_port
				((A)(A))
				((B)(B))
				((Veum)(Veum))
				((cUla)(cUla))
				((C)(C))
				((Sinal)(Sinal))
				((Vaum)(Vaum))
				((Zero)(Zero))
			)
		)
	)
	(_inst U8 0 252(_comp deslocador_combinatorio)
		(_gen
			((NB)((i 32)))
			((NBD)((i 32)))
		)
		(_port
			((DE)(value_um))
			((I)(ext_Immed_off(d_31_0)))
			((O)(pc_branch_inicial(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
				((Tprop)((ns 4607182418800017408)))
				((NBD)((i 32)))
			)
			(_port
				((DE)(DE))
				((I)(I))
				((O)(O))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~12 0 30(_array -1((_dto i 173 i 0)))))
		(_port(_int ID_EX_Out 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 31(_array -1((_dto i 107 i 0)))))
		(_port(_int EXE_Out 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 99(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 108(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 109(_arch((i 3)))))
		(_sig(_int ALUSrc -1 0 113(_arch(_uni))))
		(_sig(_int Branch -1 0 114(_arch(_uni))))
		(_sig(_int NET704 -1 0 115(_arch(_uni))))
		(_sig(_int RegDst -1 0 116(_arch(_uni))))
		(_sig(_int value_um -1 0 117(_arch(_uni))))
		(_sig(_int VCC -1 0 118(_arch(_uni))))
		(_sig(_int zero -1 0 119(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 120(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUOp 6 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 121(_array -1((_dto i 9 i 0)))))
		(_sig(_int Controle 7 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 122(_array -1((_dto i 2 i 0)))))
		(_sig(_int Controle_ALU 8 0 122(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 123(_array -1((_dto i 25 i 0)))))
		(_sig(_int end_jump 9 0 123(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 124(_array -1((_dto i 31 i 0)))))
		(_sig(_int ext_Immed_off 10 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 125(_array -1((_dto i 107 i 0)))))
		(_sig(_int EX_MEM_In 11 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 126(_array -1((_dto i 5 i 0)))))
		(_sig(_int funct 12 0 126(_arch(_uni))))
		(_sig(_int jump_completo 10 0 127(_arch(_uni))))
		(_sig(_int mux_out 10 0 128(_arch(_uni))))
		(_sig(_int PC 10 0 129(_arch(_uni))))
		(_sig(_int PC_branch_final 10 0 130(_arch(_uni))))
		(_sig(_int pc_branch_inicial 10 0 131(_arch(_uni))))
		(_sig(_int PC_mais_quatro 10 0 132(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 133(_array -1((_dto i 4 i 0)))))
		(_sig(_int Rd 13 0 133(_arch(_uni))))
		(_sig(_int RsData 10 0 134(_arch(_uni))))
		(_sig(_int Rt 13 0 135(_arch(_uni))))
		(_sig(_int RtData 10 0 136(_arch(_uni))))
		(_sig(_int sel_reg 13 0 137(_arch(_uni))))
		(_sig(_int ULA_Out 10 0 138(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 141(_arch(_uni))))
		(_prcs
			(line__146(_arch 0 0 146(_assignment(_alias((Rt(d_4_0))(ID_EX_Out(d_4_0))))(_trgt(25(d_4_0)))(_sens(1(d_4_0))))))
			(line__147(_arch 1 0 147(_assignment(_alias((Rd(d_4_0))(ID_EX_Out(d_9_5))))(_trgt(23(d_4_0)))(_sens(1(d_9_5))))))
			(line__148(_arch 2 0 148(_assignment(_alias((ext_Immed_off(d_31_0))(ID_EX_Out(d_41_10))))(_trgt(14(d_31_0)))(_sens(1(d_41_10))))))
			(line__149(_arch 3 0 149(_assignment(_alias((RtData(d_31_0))(ID_EX_Out(d_73_42))))(_trgt(26(d_31_0)))(_sens(1(d_73_42))))))
			(line__150(_arch 4 0 150(_assignment(_alias((RsData(d_31_0))(ID_EX_Out(d_105_74))))(_trgt(24(d_31_0)))(_sens(1(d_105_74))))))
			(line__151(_arch 5 0 151(_assignment(_alias((end_jump(d_25_0))(ID_EX_Out(d_131_106))))(_trgt(13(d_25_0)))(_sens(1(d_131_106))))))
			(line__152(_arch 6 0 152(_assignment(_alias((PC_mais_quatro(d_31_0))(ID_EX_Out(d_163_132))))(_trgt(22(d_31_0)))(_sens(1(d_163_132))))))
			(line__153(_arch 7 0 153(_assignment(_alias((Controle(d_9_0))(ID_EX_Out(d_173_164))))(_trgt(11(d_9_0)))(_sens(1(d_173_164))))))
			(line__154(_arch 8 0 154(_assignment(_alias((funct(d_5_0))(ID_EX_Out(d_15_10))))(_trgt(16(d_5_0)))(_sens(1(d_15_10))))))
			(line__155(_arch 9 0 155(_assignment(_alias((EX_MEM_In(d_31_0))(PC(d_31_0))))(_trgt(15(d_31_0)))(_sens(19(d_31_0))))))
			(line__156(_arch 10 0 156(_assignment(_alias((EX_MEM_In(d_63_32))(ULA_Out(d_31_0))))(_trgt(15(d_63_32)))(_sens(28(d_31_0))))))
			(line__157(_arch 11 0 157(_assignment(_alias((EX_MEM_In(d_68_64))(sel_reg(d_4_0))))(_trgt(15(d_68_64)))(_sens(27(d_4_0))))))
			(line__158(_arch 12 0 158(_assignment(_alias((EX_MEM_In(d_100_69))(RtData(d_31_0))))(_trgt(15(d_100_69)))(_sens(26(d_31_0))))))
			(line__159(_arch 13 0 159(_assignment(_alias((EX_MEM_In(101))(zero)))(_trgt(15(101)))(_sens(9)))))
			(line__160(_arch 14 0 160(_assignment(_alias((EX_MEM_In(d_107_102))(Controle(d_9_4))))(_trgt(15(d_107_102)))(_sens(11(d_9_4))))))
			(line__161(_arch 15 0 161(_assignment(_alias((jump_completo(d_31_28))(PC_mais_quatro(d_31_28))))(_trgt(17(d_31_28)))(_sens(22(d_31_28))))))
			(line__162(_arch 16 0 162(_assignment(_alias((jump_completo(d_27_2))(end_jump(d_25_0))))(_trgt(17(d_27_2)))(_sens(13(d_25_0))))))
			(line__163(_arch 17 0 163(_assignment(_trgt(17(1))))))
			(line__164(_arch 18 0 164(_assignment(_trgt(17(0))))))
			(line__165(_arch 19 0 165(_assignment(_alias((RegDst)(Controle(0))))(_simpleassign BUF)(_trgt(6))(_sens(11(0))))))
			(line__166(_arch 20 0 166(_assignment(_alias((ALUOp(d_1_0))(Controle(d_2_1))))(_trgt(10(d_1_0)))(_sens(11(d_2_1))))))
			(line__167(_arch 21 0 167(_assignment(_alias((ALUSrc)(Controle(3))))(_simpleassign BUF)(_trgt(3))(_sens(11(3))))))
			(line__168(_arch 22 0 168(_assignment(_alias((Branch)(Controle(4))))(_simpleassign BUF)(_trgt(4))(_sens(11(4))))))
			(line__266(_arch 23 0 266(_assignment(_trgt(8)))))
			(line__267(_arch 24 0 267(_assignment(_alias((value_um)(VCC)))(_simpleassign BUF)(_trgt(7))(_sens(8)))))
			(line__272(_arch 25 0 272(_assignment(_alias((NET704)(Clock)))(_simpleassign BUF)(_trgt(5))(_sens(0)))))
			(line__277(_arch 26 0 277(_assignment(_trgt(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (11(0))(11(3))(11(4))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Instruction_Execute_Stage 37 -1)
)
V 000055 55 8696          1562044405913 Acesso_Memoria
(_unit VHDL(acesso_memoria 0 27(acesso_memoria 0 38))
	(_version vde)
	(_time 1562044405914 2019.07.02 02:13:25)
	(_source(\./../compile/Acesso_Memoria_Stage.vhd\))
	(_parameters tan)
	(_code a0a5a8f7a3f7f1b7f0a2b3faa7a5f6a6f4a6a5a6f4)
	(_ent
		(_time 1562044375341)
	)
	(_comp
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 16 i 0)))))
				(_port(_int D 9 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 66(_array -1((_dto c 17 i 0)))))
				(_port(_int Q 10 0 66(_ent (_out))))
			)
		)
		(cache_D
			(_object
				(_port(_int MemRead -1 0 44(_ent (_in))))
				(_port(_int MemWrite -1 0 45(_ent (_in))))
				(_port(_int addr 3 0 46(_ent (_in))))
				(_port(_int data_IN 3 0 47(_ent (_in))))
				(_port(_int data_OUT 3 0 48(_ent (_out))))
			)
		)
	)
	(_inst MEM_WB 0 114(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 71)))
		)
		(_port
			((C)(NET522))
			((CE)(VCC))
			((D)(MEM_WB_In(d_70_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(MEM_WB_Out(d_70_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 71)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U1 0 127(_comp cache_D)
		(_port
			((MemRead)(Dangling_Input_Signal))
			((MemWrite)(MemWrite))
			((addr(31))(Dangling_Input_Signal))
			((addr(30))(Dangling_Input_Signal))
			((addr(29))(Dangling_Input_Signal))
			((addr(28))(Dangling_Input_Signal))
			((addr(27))(Dangling_Input_Signal))
			((addr(26))(Dangling_Input_Signal))
			((addr(25))(Dangling_Input_Signal))
			((addr(24))(Dangling_Input_Signal))
			((addr(23))(Dangling_Input_Signal))
			((addr(22))(Dangling_Input_Signal))
			((addr(21))(Dangling_Input_Signal))
			((addr(20))(Dangling_Input_Signal))
			((addr(19))(Dangling_Input_Signal))
			((addr(18))(Dangling_Input_Signal))
			((addr(17))(Dangling_Input_Signal))
			((addr(16))(Dangling_Input_Signal))
			((addr(15))(Dangling_Input_Signal))
			((addr(14))(Dangling_Input_Signal))
			((addr(13))(Dangling_Input_Signal))
			((addr(12))(Dangling_Input_Signal))
			((addr(11))(Dangling_Input_Signal))
			((addr(10))(Dangling_Input_Signal))
			((addr(9))(Dangling_Input_Signal))
			((addr(8))(Dangling_Input_Signal))
			((addr(7))(Dangling_Input_Signal))
			((addr(6))(Dangling_Input_Signal))
			((addr(5))(Dangling_Input_Signal))
			((addr(4))(Dangling_Input_Signal))
			((addr(3))(Dangling_Input_Signal))
			((addr(2))(Dangling_Input_Signal))
			((addr(1))(Dangling_Input_Signal))
			((addr(0))(Dangling_Input_Signal))
			((data_IN(31))(Dangling_Input_Signal))
			((data_IN(30))(Dangling_Input_Signal))
			((data_IN(29))(Dangling_Input_Signal))
			((data_IN(28))(Dangling_Input_Signal))
			((data_IN(27))(Dangling_Input_Signal))
			((data_IN(26))(Dangling_Input_Signal))
			((data_IN(25))(Dangling_Input_Signal))
			((data_IN(24))(Dangling_Input_Signal))
			((data_IN(23))(Dangling_Input_Signal))
			((data_IN(22))(Dangling_Input_Signal))
			((data_IN(21))(Dangling_Input_Signal))
			((data_IN(20))(Dangling_Input_Signal))
			((data_IN(19))(Dangling_Input_Signal))
			((data_IN(18))(Dangling_Input_Signal))
			((data_IN(17))(Dangling_Input_Signal))
			((data_IN(16))(Dangling_Input_Signal))
			((data_IN(15))(Dangling_Input_Signal))
			((data_IN(14))(Dangling_Input_Signal))
			((data_IN(13))(Dangling_Input_Signal))
			((data_IN(12))(Dangling_Input_Signal))
			((data_IN(11))(Dangling_Input_Signal))
			((data_IN(10))(Dangling_Input_Signal))
			((data_IN(9))(Dangling_Input_Signal))
			((data_IN(8))(Dangling_Input_Signal))
			((data_IN(7))(Dangling_Input_Signal))
			((data_IN(6))(Dangling_Input_Signal))
			((data_IN(5))(Dangling_Input_Signal))
			((data_IN(4))(Dangling_Input_Signal))
			((data_IN(3))(Dangling_Input_Signal))
			((data_IN(2))(Dangling_Input_Signal))
			((data_IN(1))(Dangling_Input_Signal))
			((data_IN(0))(Dangling_Input_Signal))
			((data_OUT)(dado_memoria))
		)
		(_use(_ent . cache_D)
			(_port
				((addr)(addr))
				((data_IN)(data_IN))
				((MemWrite)(MemWrite))
				((MemRead)(MemRead))
				((data_OUT)(data_OUT))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~12 0 30(_array -1((_dto i 107 i 0)))))
		(_port(_int EX_MEM_Out 0 0 30(_ent(_in))))
		(_port(_int MemRead -1 0 31(_ent(_out))))
		(_port(_int PCSrc -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 33(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 71(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 72(_arch((i 3)))))
		(_sig(_int Branch -1 0 76(_int(_uni))))
		(_sig(_int Jump -1 0 77(_int(_uni))))
		(_sig(_int MemWrite -1 0 78(_arch(_uni))))
		(_sig(_int NET467 -1 0 79(_int(_uni))))
		(_sig(_int NET522 -1 0 80(_arch(_uni))))
		(_sig(_int VCC -1 0 81(_arch(_uni))))
		(_sig(_int zero -1 0 82(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83(_array -1((_dto i 5 i 0)))))
		(_sig(_int Controle 4 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 5 0 84(_arch(_uni))))
		(_sig(_int end_memoria 5 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 86(_array -1((_dto i 107 i 0)))))
		(_sig(_int EXE_Out 6 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 87(_array -1((_dto i 70 i 0)))))
		(_sig(_int MEM_WB_In 7 0 87(_arch(_uni))))
		(_sig(_int RtData 5 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int sel_reg 8 0 89(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 92(_arch(_uni))))
		(_prcs
			(line__97(_arch 0 0 97(_assignment(_alias((PC(d_31_0))(EX_MEM_Out(d_31_0))))(_trgt(5(d_31_0)))(_sens(1(d_31_0))))))
			(line__98(_arch 1 0 98(_assignment(_alias((end_memoria(d_31_0))(EX_MEM_Out(d_63_32))))(_trgt(15(d_31_0)))(_sens(1(d_63_32))))))
			(line__99(_arch 2 0 99(_assignment(_alias((sel_reg(d_4_0))(EX_MEM_Out(d_68_64))))(_trgt(19(d_4_0)))(_sens(1(d_68_64))))))
			(line__100(_arch 3 0 100(_assignment(_alias((RtData(d_31_0))(EX_MEM_Out(d_100_69))))(_trgt(18(d_31_0)))(_sens(1(d_100_69))))))
			(line__102(_arch 4 0 102(_assignment(_alias((Controle(d_5_0))(EX_MEM_Out(d_107_102))))(_trgt(13(d_5_0)))(_sens(1(d_107_102))))))
			(line__103(_arch 5 0 103(_assignment(_alias((MEM_WB_In(d_31_0))(dado_memoria(d_31_0))))(_trgt(17(d_31_0)))(_sens(14(d_31_0))))))
			(line__104(_arch 6 0 104(_assignment(_alias((MEM_WB_In(d_36_32))(sel_reg(d_4_0))))(_trgt(17(d_36_32)))(_sens(19(d_4_0))))))
			(line__105(_arch 7 0 105(_assignment(_alias((MEM_WB_In(d_68_37))(end_memoria(d_31_0))))(_trgt(17(d_68_37)))(_sens(15(d_31_0))))))
			(line__106(_arch 8 0 106(_assignment(_alias((MEM_WB_In(d_70_69))(Controle(d_5_4))))(_trgt(17(d_70_69)))(_sens(13(d_5_4))))))
			(line__109(_arch 9 0 109(_assignment(_alias((MemRead)(Controle(2))))(_simpleassign BUF)(_trgt(2))(_sens(13(2))))))
			(line__110(_arch 10 0 110(_assignment(_alias((MemWrite)(Controle(3))))(_simpleassign BUF)(_trgt(8))(_sens(13(3))))))
			(line__200(_arch 11 0 200(_assignment(_trgt(3))(_sens(1(101))(13(1))(13(0))))))
			(line__205(_arch 12 0 205(_assignment(_trgt(11)))))
			(line__210(_arch 13 0 210(_assignment(_alias((NET522)(Clock)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__211(_arch 14 0 211(_assignment(_alias((EXE_Out)(EX_MEM_Out)))(_trgt(16))(_sens(1)))))
			(line__216(_arch 15 0 216(_assignment(_trgt(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_part (13(2))(13(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Acesso_Memoria 18 -1)
)
V 000052 55 1068          1562044405932 ALU_Control
(_unit VHDL(alu_control 0 28(alu_control 0 38))
	(_version vde)
	(_time 1562044405933 2019.07.02 02:13:25)
	(_source(\./../src/Controle_ALU.vhd\))
	(_parameters tan)
	(_code b0b5b8e4e3e6e1a5e7b0a3eab7b6e5b7b4b7b2b6e6)
	(_ent
		(_time 1562044375370)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int Controle_ALU 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 2 0 32(_ent(_in))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131842)
		(769)
		(131843)
		(259)
		(33685761 514)
		(33685761 515)
		(50462977 514)
		(131586)
		(50462977 770)
		(197122)
		(33751297 515)
		(197379)
	)
	(_model . ALU_Control 1 -1)
)
V 000054 55 5577          1562044405966 Esquema_Geral
(_unit VHDL(esquema_geral 0 27(esquema_geral 0 33))
	(_version vde)
	(_time 1562044405967 2019.07.02 02:13:25)
	(_source(\./../compile/Fluxo de dados.vhd\))
	(_parameters tan)
	(_code cfcac39b9a999ad8cdceda95cac9ceca99c9c8c9ca)
	(_ent
		(_time 1562044121377)
	)
	(_comp
		(Instruction_Fetch_stage
			(_object
				(_port(_int Clock -1 0 67(_ent (_in))))
				(_port(_int OUT_MEM 10 0 68(_ent (_in))))
				(_port(_int PCSrc -1 0 69(_ent (_in))))
				(_port(_int OUT_IF 11 0 70(_ent (_out))))
			)
		)
		(Instruction_Decode_Stage
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int OutIF 3 0 50(_ent (_in))))
				(_port(_int RegWrite -1 0 51(_ent (_in))))
				(_port(_int regDst 4 0 52(_ent (_in))))
				(_port(_int regDstData 5 0 53(_ent (_in))))
				(_port(_int Ctrl_Arit 6 0 54(_ent (_out))))
				(_port(_int OutID 7 0 55(_ent (_out))))
			)
		)
		(Instruction_Execute_Stage
			(_object
				(_port(_int Clock -1 0 60(_ent (_in))))
				(_port(_int ID_EX_Out 8 0 61(_ent (_in))))
				(_port(_int EXE_Out 9 0 62(_ent (_out))))
			)
		)
		(Acesso_Memoria
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
				(_port(_int EX_MEM_Out 0 0 40(_ent (_in))))
				(_port(_int MEM_WB_Out 1 0 41(_ent (_out))))
				(_port(_int MemRead -1 0 42(_ent (_out))))
				(_port(_int PC 2 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
			)
		)
		(Write_Back_Stage
			(_object
				(_port(_int MEM_WB_Out 12 0 75(_ent (_in))))
				(_port(_int RegWrite -1 0 76(_ent (_out))))
				(_port(_int Write_back 13 0 77(_ent (_out))))
				(_port(_int sel_reg 14 0 78(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Instruction_Fetch_stage)
		(_port
			((Clock)(Clock))
			((OUT_MEM)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((OUT_MEM)(OUT_MEM))
				((PCSrc)(PCSrc))
				((OUT_IF)(OUT_IF))
			)
		)
	)
	(_inst U3 0 105(_comp Instruction_Decode_Stage)
		(_port
			((CLK)(Clock))
			((OutIF)(bus510))
			((RegWrite)(NET650))
			((regDst)(bus486))
			((regDstData)(bus662))
			((OutID)(bus640))
		)
		(_use(_ent . Instruction_Decode_Stage)
			(_port
				((CLK)(CLK))
				((RegWrite)(RegWrite))
				((OutIF)(OutIF))
				((regDst)(regDst))
				((regDstData)(regDstData))
				((Ctrl_Arit)(Ctrl_Arit))
				((OutID)(OutID))
			)
		)
	)
	(_inst U4 0 115(_comp Instruction_Execute_Stage)
		(_port
			((Clock)(Clock))
			((ID_EX_Out)(bus640))
			((EXE_Out)(bus518))
		)
		(_use(_ent . Instruction_Execute_Stage)
		)
	)
	(_inst U6 0 122(_comp Acesso_Memoria)
		(_port
			((Clock)(Clock))
			((EX_MEM_Out)(bus518))
			((MEM_WB_Out)(bus632))
			((PC)(bus718))
			((PCSrc)(NET498))
		)
		(_use(_ent . Acesso_Memoria)
			(_port
				((Clock)(Clock))
				((EX_MEM_Out)(EX_MEM_Out))
				((MemRead)(MemRead))
				((PCSrc)(PCSrc))
				((MEM_WB_Out)(MEM_WB_Out))
				((PC)(PC))
			)
		)
	)
	(_inst U7 0 131(_comp Write_Back_Stage)
		(_port
			((MEM_WB_Out)(bus632))
			((RegWrite)(NET650))
			((Write_back)(bus662))
			((sel_reg)(bus486))
		)
		(_use(_ent . Write_Back_Stage)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 40(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 41(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 50(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 54(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~13 0 55(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~134 0 61(_array -1((_dto i 173 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~136 0 62(_array -1((_dto i 107 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1310 0 70(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1312 0 75(_array -1((_dto i 70 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET498 -1 0 84(_arch(_uni))))
		(_sig(_int NET650 -1 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int bus486 15 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1320 0 87(_array -1((_dto i 63 i 0)))))
		(_sig(_int bus510 16 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~1322 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int bus518 17 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~1324 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int bus632 18 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{173~downto~0}~1326 0 90(_array -1((_dto i 173 i 0)))))
		(_sig(_int bus640 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int bus662 20 0 91(_arch(_uni))))
		(_sig(_int bus718 20 0 92(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000057 55 3274          1562044405981 Write_Back_Stage
(_unit VHDL(write_back_stage 0 27(write_back_stage 0 36))
	(_version vde)
	(_time 1562044405982 2019.07.02 02:13:25)
	(_source(\./../compile/Write_Back_Stage.vhd\))
	(_parameters tan)
	(_code dfdbd18c8b8882c8dfd0ca86d8d9ddd9ded9dcd98d)
	(_ent
		(_time 1562044375395)
	)
	(_comp
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 8 i 0)))))
				(_port(_int I0 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 9 i 0)))))
				(_port(_int I1 6 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 10 i 0)))))
				(_port(_int O 7 0 48(_ent (_out))))
			)
		)
	)
	(_inst U1 0 75(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(end_memoria(d_31_0)))
			((I1)(dado_memoria(d_31_0)))
			((Sel)(MemtoReg))
			((O)(Write_back(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~12 0 29(_array -1((_dto i 70 i 0)))))
		(_port(_int MEM_WB_Out 0 0 29(_ent(_in))))
		(_port(_int RegWrite -1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Write_back 1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int sel_reg 2 0 32(_ent(_out))))
		(_sig(_int MemtoReg -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1((_dto i 1 i 0)))))
		(_sig(_int BusOutput1 3 0 55(_arch(_uni))))
		(_sig(_int Controle 3 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int dado_memoria 4 0 57(_arch(_uni))))
		(_sig(_int end_memoria 4 0 58(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_alias((dado_memoria(d_31_0))(MEM_WB_Out(d_31_0))))(_trgt(7(d_31_0)))(_sens(0(d_31_0))))))
			(line__64(_arch 1 0 64(_assignment(_alias((sel_reg(d_4_0))(MEM_WB_Out(d_36_32))))(_trgt(3(d_4_0)))(_sens(0(d_36_32))))))
			(line__65(_arch 2 0 65(_assignment(_alias((end_memoria(d_31_0))(MEM_WB_Out(d_68_37))))(_trgt(8(d_31_0)))(_sens(0(d_68_37))))))
			(line__66(_arch 3 0 66(_assignment(_alias((Controle(d_1_0))(MEM_WB_Out(d_70_69))))(_trgt(6(d_1_0)))(_sens(0(d_70_69))))))
			(line__68(_arch 4 0 68(_assignment(_alias((RegWrite)(Controle(0))))(_simpleassign BUF)(_trgt(1))(_sens(6(0))))))
			(line__69(_arch 5 0 69(_assignment(_alias((MemtoReg)(Controle(1))))(_simpleassign BUF)(_trgt(4))(_sens(6(1))))))
			(line__90(_arch 6 0 90(_assignment(_alias((sel_reg(3))(BusOutput1(0))))(_trgt(3(3)))(_sens(5(0))))))
			(line__91(_arch 7 0 91(_assignment(_alias((sel_reg(4))(BusOutput1(1))))(_trgt(3(4)))(_sens(5(1))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(0))(6(1))(5(0))(5(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Write_Back_Stage 11 -1)
)
V 000048 55 1517          1562044405995 cache_D
(_unit VHDL(cache_d 0 31(cache_d 0 43))
	(_version vde)
	(_time 1562044405996 2019.07.02 02:13:25)
	(_source(\./../src/cache_D.vhd\))
	(_parameters tan)
	(_code eeebe4bdbab9b9f8e4e8fbb7e9e8eae8ede8efe8ed)
	(_ent
		(_time 1562044375421)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 33(_ent(_in))))
		(_port(_int data_IN 0 0 34(_ent(_in))))
		(_port(_int MemWrite -1 0 35(_ent(_in))))
		(_port(_int MemRead -1 0 36(_ent(_in))))
		(_port(_int data_OUT 0 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int dados 1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 45(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((data_OUT)(dados)))(_trgt(4))(_sens(5)))))
			(line__49(_arch 1 0 49(_assignment(_alias((seletor)(addr(d_7_0))))(_trgt(6))(_sens(0(d_7_0))))))
			(line__51(_arch 2 0 51(_prcs(_simple)(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . cache_D 3 -1)
)
V 000049 55 1001          1562044406020 Controle
(_unit VHDL(controle 0 28(controle 0 37))
	(_version vde)
	(_time 1562044406021 2019.07.02 02:13:26)
	(_source(\./../src/Controle.vhd\))
	(_parameters tan)
	(_code 0d085f0b0f5a0c1a080e1f570a0b5e0b080b0e0b5b)
	(_ent
		(_time 1562040389773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int OpCode 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 31(_array -1((_dto i 9 i 0)))))
		(_port(_int Controle 1 0 31(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33686275 33686018 515)
		(33686019 771)
		(50463234 33751554 771)
		(33751555 771)
		(50463233 50463234 258)
		(50463234 514)
		(33751553 33686019 258)
		(33686018 515)
		(33751553 33686274 258)
		(33686018 33686018 514)
	)
	(_model . Controle 1 -1)
)
V 000048 55 1432          1562044406036 Cache_I
(_unit VHDL(cache_i 0 31(cache_i 0 40))
	(_version vde)
	(_time 1562044406037 2019.07.02 02:13:26)
	(_source(\./../src/cache_I.vhd\))
	(_parameters tan)
	(_code 1d184f1a484a4a0b171808441a1b141b1e1b1c1b1e)
	(_ent
		(_time 1562042131556)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int PC 0 0 33(_ent(_in))))
		(_port(_int instrucao 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int prox_instrucao 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int seletor 2 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((instrucao)(prox_instrucao)))(_trgt(1))(_sens(2)))))
			(line__46(_arch 1 0 46(_assignment(_alias((seletor)(PC(d_7_0))))(_trgt(3))(_sens(0(d_7_0))))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 33686275 33686018 50463234 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33751554 33686018 33686018 33686018 33686274)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 50463234 33686019 33751554 33686018)
	)
	(_model . Cache_I 3 -1)
)
V 000050 55 711           1562044406059 top_level
(_unit VHDL(top_level 0 27(top_level 0 33))
	(_version vde)
	(_time 1562044406060 2019.07.02 02:13:26)
	(_source(\./../compile/top_level.vhd\))
	(_parameters tan)
	(_code 2d2978292f7b7938792b6e77792a2b2b282b7e2a29)
	(_ent
		(_time 1562044375475)
	)
	(_comp
		(Esquema_Geral
			(_object
				(_port(_int Clock -1 0 39(_ent (_in))))
			)
		)
	)
	(_inst U1 0 47(_comp Esquema_Geral)
		(_port
			((Clock)(CLK))
		)
		(_use(_ent . Esquema_Geral)
		)
	)
	(_object
		(_port(_int CLK -1 0 29(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000065 55 6225          1562044945446 Instruction_Fetch_sstage
(_unit VHDL(instruction_fetch_sstage 0 27(instruction_fetch_sstage 0 36))
	(_version vde)
	(_time 1562044945447 2019.07.02 02:22:25)
	(_source(\./../compile/Instruction_Fetch_stage.vhd\))
	(_parameters tan)
	(_code 2b2a272f2c7d7c3c267a39707f2d282c2f2d222d7d)
	(_ent
		(_time 1561933000158)
	)
	(_comp
		(Cache_I
			(_object
				(_port(_int PC 2 0 85(_ent (_in))))
				(_port(_int instrucao 2 0 86(_ent (_out))))
			)
		)
		(Reg_ClkEnable
			(_object
				(_gen(_int NumeroBits -2 0 53(_ent((i 8)))))
				(_gen(_int Tprop -3 0 56(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 57(_ent((ns 4611686018427387904)))))
				(_port(_int C -1 0 61(_ent (_in))))
				(_port(_int CE -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 63(_array -1((_dto c 5 i 0)))))
				(_port(_int D 5 0 63(_ent (_in))))
				(_port(_int R -1 0 64(_ent (_in))))
				(_port(_int S -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 6 0 66(_ent (_out))))
			)
		)
		(Mux2x1
			(_object
				(_gen(_int NB -2 0 42(_ent((i 8)))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~13 0 45(_array -1((_dto c 7 i 0)))))
				(_port(_int I0 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~132 0 46(_array -1((_dto c 8 i 0)))))
				(_port(_int I1 6 0 46(_ent (_in))))
				(_port(_int Sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NB-1~downto~0}~134 0 48(_array -1((_dto c 9 i 0)))))
				(_port(_int O 7 0 48(_ent (_out))))
			)
		)
		(somador
			(_object
				(_gen(_int NumeroBits -2 0 71(_ent((i 8)))))
				(_gen(_int Tsoma -3 0 72(_ent((ns 4613937818241073152)))))
				(_gen(_int Tinc -3 0 73(_ent((ns 4611686018427387904)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 76(_array -1((_dto c 10 i 0)))))
				(_port(_int A 5 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 77(_array -1((_dto c 11 i 0)))))
				(_port(_int B 6 0 77(_ent (_in))))
				(_port(_int S -1 0 78(_ent (_in))))
				(_port(_int Vum -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 80(_array -1((_dto c 12 i 0)))))
				(_port(_int C 7 0 80(_ent (_out))))
			)
		)
	)
	(_inst U2 0 116(_comp Cache_I)
		(_port
			((PC)(PC))
			((instrucao)(INST))
		)
		(_use(_ent . Cache_I)
		)
	)
	(_inst U6 0 122(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(PC_in(d_31_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(PC(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_inst U7 0 135(_comp Mux2x1)
		(_gen
			((NB)((i 32)))
		)
		(_port
			((I0)(PC_mais_quatro(d_31_0)))
			((I1)(OUT_MEM(d_31_0)))
			((Sel)(PCSrc))
			((O)(PC_in(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NB)((i 32)))
			)
			(_port
				((I0)(I0))
				((I1)(I1))
				((Sel)(Sel))
				((O)(O))
			)
		)
	)
	(_inst U8 0 146(_comp somador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((A)(PC(d_31_0)))
			((B)(value_quatro(d_31_0)))
			((S)(Dangling_Input_Signal))
			((Vum)(Dangling_Input_Signal))
			((C)(PC_mais_quatro(d_31_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
				((Tsoma)((ns 4613937818241073152)))
				((Tinc)((ns 4611686018427387904)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Vum)(Vum))
				((C)(C))
			)
		)
	)
	(_inst U9 0 158(_comp Reg_ClkEnable)
		(_gen
			((NumeroBits)((i 64)))
		)
		(_port
			((C)(Clock))
			((CE)(VCC))
			((D)(IF_ID_In(d_63_0)))
			((R)(Dangling_Input_Signal))
			((S)(Dangling_Input_Signal))
			((Q)(OUT_IF(d_63_0)))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 64)))
				((Tprop)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
			)
			(_port
				((C)(C))
				((CE)(CE))
				((D)(D))
				((R)(R))
				((S)(S))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int OUT_MEM 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 32(_array -1((_dto i 63 i 0)))))
		(_port(_int OUT_IF 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 85(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 91(_arch((i 4)))))
		(_cnst(_int VCC_CONSTANT -1 0 92(_arch((i 3)))))
		(_sig(_int VCC -1 0 96(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 97(_array -1((_dto i 63 i 0)))))
		(_sig(_int IF_ID_In 3 0 97(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 98(_array -1((_dto i 31 i 0)))))
		(_sig(_int INST 4 0 98(_arch(_uni))))
		(_sig(_int PC 4 0 99(_arch(_uni))))
		(_sig(_int PC_in 4 0 100(_arch(_uni))))
		(_sig(_int PC_mais_quatro 4 0 101(_arch(_uni))))
		(_sig(_int value_quatro 4 0 102(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 105(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_alias((IF_ID_In(d_31_0))(PC_mais_quatro(d_31_0))))(_trgt(5(d_31_0)))(_sens(9(d_31_0))))))
			(line__111(_arch 1 0 111(_assignment(_alias((IF_ID_In(d_63_32))(INST(d_31_0))))(_trgt(5(d_63_32)))(_sens(6(d_31_0))))))
			(line__112(_arch 2 0 112(_assignment(_trgt(10(d_31_0))))))
			(line__174(_arch 3 0 174(_assignment(_trgt(4)))))
			(line__178(_arch 4 0 178(_assignment(_trgt(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . Instruction_Fetch_sstage 13 -1)
)
