{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576731966954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576731966955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 13:06:06 2019 " "Processing started: Thu Dec 19 13:06:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576731966955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576731966955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sort2 -c Sort2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sort2 -c Sort2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576731966955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576731967654 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sort2.v(20) " "Verilog HDL warning at Sort2.v(20): extended using \"x\" or \"z\"" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576731967724 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Sort2.v(50) " "Verilog HDL Module Instantiation warning at Sort2.v(50): ignored dangling comma in List of Port Connections" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1576731967724 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sort2.v(135) " "Verilog HDL warning at Sort2.v(135): extended using \"x\" or \"z\"" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1576731967724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sort2.v 2 2 " "Found 2 design units, including 2 entities, in source file sort2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sort2 " "Found entity 1: Sort2" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576731967726 ""} { "Info" "ISGN_ENTITY_NAME" "2 U7447 " "Found entity 2: U7447" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576731967726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576731967726 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "List_Sort2.v(12) " "Verilog HDL information at List_Sort2.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "List_Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/List_Sort2.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576731967730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "list_sort2.v 1 1 " "Found 1 design units, including 1 entities, in source file list_sort2.v" { { "Info" "ISGN_ENTITY_NAME" "1 List_Sort2 " "Found entity 1: List_Sort2" {  } { { "List_Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/List_Sort2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576731967731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576731967731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sort2 " "Elaborating entity \"Sort2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576731967780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sort2.v(32) " "Verilog HDL assignment warning at Sort2.v(32): truncated value with size 32 to match size of target (10)" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576731967792 "|Sort2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Sort2.v(88) " "Verilog HDL assignment warning at Sort2.v(88): truncated value with size 32 to match size of target (2)" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576731967792 "|Sort2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sort2.v(94) " "Verilog HDL assignment warning at Sort2.v(94): truncated value with size 32 to match size of target (3)" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576731967792 "|Sort2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Sort2.v(116) " "Verilog HDL assignment warning at Sort2.v(116): truncated value with size 32 to match size of target (2)" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576731967792 "|Sort2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "List_Sort2 List_Sort2:listsort " "Elaborating entity \"List_Sort2\" for hierarchy \"List_Sort2:listsort\"" {  } { { "Sort2.v" "listsort" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576731967794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 List_Sort2.v(16) " "Verilog HDL assignment warning at List_Sort2.v(16): truncated value with size 8 to match size of target (1)" {  } { { "List_Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/List_Sort2.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576731967800 "|Sort2|List_Sort2:listsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 List_Sort2.v(21) " "Verilog HDL assignment warning at List_Sort2.v(21): truncated value with size 32 to match size of target (3)" {  } { { "List_Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/List_Sort2.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576731967800 "|Sort2|List_Sort2:listsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 List_Sort2.v(52) " "Verilog HDL assignment warning at List_Sort2.v(52): truncated value with size 8 to match size of target (1)" {  } { { "List_Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/List_Sort2.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576731967800 "|Sort2|List_Sort2:listsort"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U7447 U7447:U1 " "Elaborating entity \"U7447\" for hierarchy \"U7447:U1\"" {  } { { "Sort2.v" "U1" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576731967802 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ot\[0\] U7447:U1\|WideOr6 " "Converted the fan-out from the tri-state buffer \"ot\[0\]\" to the node \"U7447:U1\|WideOr6\" into an OR gate" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 134 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576731968333 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ot\[1\] U7447:U1\|WideOr6 " "Converted the fan-out from the tri-state buffer \"ot\[1\]\" to the node \"U7447:U1\|WideOr6\" into an OR gate" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 134 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576731968333 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ot\[2\] U7447:U1\|WideOr6 " "Converted the fan-out from the tri-state buffer \"ot\[2\]\" to the node \"U7447:U1\|WideOr6\" into an OR gate" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 134 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576731968333 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ot\[3\] U7447:U1\|WideOr6 " "Converted the fan-out from the tri-state buffer \"ot\[3\]\" to the node \"U7447:U1\|WideOr6\" into an OR gate" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 134 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576731968333 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ot\[4\] U7447:U2\|WideOr6 " "Converted the fan-out from the tri-state buffer \"ot\[4\]\" to the node \"U7447:U2\|WideOr6\" into an OR gate" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 134 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576731968333 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ot\[5\] U7447:U2\|WideOr6 " "Converted the fan-out from the tri-state buffer \"ot\[5\]\" to the node \"U7447:U2\|WideOr6\" into an OR gate" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 134 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576731968333 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ot\[6\] U7447:U2\|WideOr6 " "Converted the fan-out from the tri-state buffer \"ot\[6\]\" to the node \"U7447:U2\|WideOr6\" into an OR gate" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 134 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576731968333 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ot\[7\] U7447:U2\|WideOr6 " "Converted the fan-out from the tri-state buffer \"ot\[7\]\" to the node \"U7447:U2\|WideOr6\" into an OR gate" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 134 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576731968333 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1576731968333 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 14 -1 0 } } { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1576731968335 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1576731968336 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UE_N VCC " "Pin \"SRAM_UE_N\" is stuck at VCC" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_UE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LE_N GND " "Pin \"SRAM_LE_N\" is stuck at GND" {  } { { "Sort2.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191212/Sort2/Sort2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576731968411 "|Sort2|SRAM_LE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576731968411 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576731968538 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1576731968702 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/school/Sophomore/verilog2/20191212/Sort2/output_files/Sort2.map.smsg " "Generated suppressed messages file D:/Code/school/Sophomore/verilog2/20191212/Sort2/output_files/Sort2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576731968751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576731968863 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576731968863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576731968937 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576731968937 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1576731968937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "249 " "Implemented 249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576731968937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576731968937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576731968981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 13:06:08 2019 " "Processing ended: Thu Dec 19 13:06:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576731968981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576731968981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576731968981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576731968981 ""}
