INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Basic_Gates/Basic_Gates.srcs/sources_1/new/Gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gates
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Basic_Gates/Basic_Gates.srcs/sim_1/new/Gates_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gates_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Basic_Gates/Basic_Gates.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
