
---------- Begin Simulation Statistics ----------
final_tick                               568025644500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   7834                       # Simulator instruction rate (inst/s)
host_mem_usage                                7859456                       # Number of bytes of host memory used
host_op_rate                                    15129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2233.91                       # Real time elapsed on the host
host_tick_rate                              254273951                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17501211                       # Number of instructions simulated
sim_ops                                      33796204                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.568026                       # Number of seconds simulated
sim_ticks                                568025644500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             2462820                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 3                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            63551                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          2579660                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1071214                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        2462820                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1391606                       # Number of indirect misses.
system.cpu0.branchPred.lookups                2893114                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                 145392                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        57935                       # Number of mispredicted indirect branches.
system.cpu0.cache.hitRatio                   0.991347                       # The ratio of hits to the total accesses to the cache
system.cpu0.cache.hits                        5143182                       # Number of hits
system.cpu0.cache.missLatency::samples          44895                       # Ticks for misses to the cache
system.cpu0.cache.missLatency::mean      12588182.447934                       # Ticks for misses to the cache
system.cpu0.cache.missLatency::gmean     7182568.587394                       # Ticks for misses to the cache
system.cpu0.cache.missLatency::stdev     16620282.272317                       # Ticks for misses to the cache
system.cpu0.cache.missLatency::0-8.38861e+06        20804     46.34%     46.34% # Ticks for misses to the cache
system.cpu0.cache.missLatency::8.38861e+06-1.67772e+07        18082     40.28%     86.62% # Ticks for misses to the cache
system.cpu0.cache.missLatency::1.67772e+07-2.51658e+07         3680      8.20%     94.81% # Ticks for misses to the cache
system.cpu0.cache.missLatency::2.51658e+07-3.35544e+07          203      0.45%     95.26% # Ticks for misses to the cache
system.cpu0.cache.missLatency::3.35544e+07-4.1943e+07            3      0.01%     95.27% # Ticks for misses to the cache
system.cpu0.cache.missLatency::4.1943e+07-5.03316e+07            0      0.00%     95.27% # Ticks for misses to the cache
system.cpu0.cache.missLatency::5.03316e+07-5.87203e+07            0      0.00%     95.27% # Ticks for misses to the cache
system.cpu0.cache.missLatency::5.87203e+07-6.71089e+07            0      0.00%     95.27% # Ticks for misses to the cache
system.cpu0.cache.missLatency::6.71089e+07-7.54975e+07          134      0.30%     95.57% # Ticks for misses to the cache
system.cpu0.cache.missLatency::7.54975e+07-8.38861e+07         1126      2.51%     98.08% # Ticks for misses to the cache
system.cpu0.cache.missLatency::8.38861e+07-9.22747e+07          765      1.70%     99.78% # Ticks for misses to the cache
system.cpu0.cache.missLatency::9.22747e+07-1.00663e+08           98      0.22%    100.00% # Ticks for misses to the cache
system.cpu0.cache.missLatency::1.00663e+08-1.09052e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu0.cache.missLatency::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu0.cache.missLatency::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu0.cache.missLatency::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu0.cache.missLatency::total            44895                       # Ticks for misses to the cache
system.cpu0.cache.misses                        44895                       # Number of misses
system.cpu0.cc_regfile_reads                 12361997                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 6003466                       # number of cc regfile writes
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            63551                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   2219434                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1744258                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            113                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3434065                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            10000002                       # Number of instructions committed
system.cpu0.commit.committedOps              19299099                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1023651838                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.018853                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.358237                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1019890944     99.63%     99.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       723822      0.07%     99.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       364332      0.04%     99.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       406025      0.04%     99.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       193538      0.02%     99.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       139351      0.01%     99.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       123409      0.01%     99.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        66159      0.01%     99.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1744258      0.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1023651838                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                    273407                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              124789                       # Number of function calls committed.
system.cpu0.commit.int_insts                 19104086                       # Number of committed integer instructions.
system.cpu0.commit.loads                      2189330                       # Number of loads committed
system.cpu0.commit.membars                         32                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        57455      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15028677     77.87%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          62846      0.33%     78.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          134793      0.70%     79.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         23790      0.12%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            32      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd           1040      0.01%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu           1209      0.01%     79.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp             20      0.00%     79.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt          26664      0.14%     79.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc        108790      0.56%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift          475      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     80.03% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2126938     11.02%     91.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1627429      8.43%     99.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        62392      0.32%     99.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        36549      0.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         19299099                       # Class of committed instruction
system.cpu0.commit.refs                       3853308                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   10000002                       # Number of Instructions Simulated
system.cpu0.committedOps                     19299099                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                            113.605106                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                      113.605106                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            662625660                       # Number of cycles decode is blocked
system.cpu0.decode.DecodedInsts              23781430                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               358200994                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  2365707                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 64095                       # Number of cycles decode is squashing
system.cpu0.decode.UnblockCycles               869408                       # Number of cycles decode is unblocking
system.cpu0.dtb.rdAccesses                    2504104                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                          508                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1742284                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          784                       # TLB misses on write requests
system.cpu0.fetch.Branches                    2893114                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  1730894                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    341169764                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 4501                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles    627768571                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      13008295                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles            54297423                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.SquashCycles                 128190                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.002547                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles            826002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           1216606                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.011450                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1024125864                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.024518                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.414721                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1019969057     99.59%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  258050      0.03%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  303623      0.03%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  378274      0.04%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  268943      0.03%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  290116      0.03%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  210053      0.02%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  259495      0.03%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2188253      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1024125864                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                   339846                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  221265                       # number of floating regfile writes
system.cpu0.idleCycles                      111925426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               77106                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 2336545                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.025532                       # Inst execution rate
system.cpu0.iew.exec_refs                    12101964                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1742278                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              657848803                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              2773300                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               231                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts             4556                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1936968                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           22733263                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10359686                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           222757                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             29005164                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 17433                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                22314                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 64095                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                53700                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      4000231                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          553711                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          328                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       583966                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       272987                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           679                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        74944                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          2162                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 27087183                       # num instructions consuming a value
system.cpu0.iew.wb_count                     20973168                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.559819                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 15163915                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.018461                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      20991287                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                47414049                       # number of integer regfile reads
system.cpu0.int_regfile_writes               16962820                       # number of integer regfile writes
system.cpu0.ipc                              0.008802                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.008802                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            93669      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             16541827     56.60%     56.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               65401      0.22%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               135223      0.46%     57.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              24399      0.08%     57.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     57.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 32      0.00%     57.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     57.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     57.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                1200      0.00%     57.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                2374      0.01%     57.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                  26      0.00%     57.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt               27542      0.09%     57.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc             109340      0.37%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift               816      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              1      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     58.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             9995825     34.20%     92.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1718252      5.88%     98.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         470059      1.61%     99.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         41942      0.14%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              29227928                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                 706196                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads            1407562                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses       288685                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes            380359                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1513163                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.051771                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 323774     21.40%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     1      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                    17      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     5      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    2      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                800823     52.92%     74.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               372621     24.63%     98.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            12494      0.83%     99.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3426      0.23%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              29941226                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1082916138                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     20684483                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         25787578                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  22732777                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 29227928                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                486                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        3434059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           228824                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           373                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5760498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1024125864                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.028539                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.419245                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1018610940     99.46%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             313107      0.03%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             427930      0.04%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             484146      0.05%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             781156      0.08%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             760871      0.07%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             823905      0.08%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             656358      0.06%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1267451      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1024125864                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.025728                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1730894                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          324                       # TLB misses on write requests
system.cpu0.memDep0.conflictingLoads           386585                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          204877                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             2773300                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1936968                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               16942525                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu0.numCycles                      1136051290                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles              659579902                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             21449799                       # Number of HB maps that are committed
system.cpu0.rename.FullRegisterEvents              11                       # Number of times there has been no free registers
system.cpu0.rename.IQFullEvents                987386                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               358567631                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                  5132                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                33056                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             60326833                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              23381020                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           25797423                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  2854263                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1375268                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 64095                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2589269                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 4347469                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups           376324                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        35785159                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        470704                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               135                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3860133                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           118                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1044640744                       # The number of ROB reads
system.cpu0.rob.rob_writes                   45942294                       # The number of ROB writes
system.cpu0.timesIdled                           7004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   47                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1748056                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect            42445                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1815235                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            792891                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1748056                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          955165                       # Number of indirect misses.
system.cpu1.branchPred.lookups                2056483                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                 110692                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        37030                       # Number of mispredicted indirect branches.
system.cpu1.cache.hitRatio                   0.991292                       # The ratio of hits to the total accesses to the cache
system.cpu1.cache.hits                        3809016                       # Number of hits
system.cpu1.cache.missLatency::samples          33460                       # Ticks for misses to the cache
system.cpu1.cache.missLatency::mean      16911643.454871                       # Ticks for misses to the cache
system.cpu1.cache.missLatency::gmean     8826268.775545                       # Ticks for misses to the cache
system.cpu1.cache.missLatency::stdev     22114494.502095                       # Ticks for misses to the cache
system.cpu1.cache.missLatency::0-1.67772e+07        24155     72.19%     72.19% # Ticks for misses to the cache
system.cpu1.cache.missLatency::1.67772e+07-3.35544e+07         5978     17.87%     90.06% # Ticks for misses to the cache
system.cpu1.cache.missLatency::3.35544e+07-5.03316e+07          996      2.98%     93.03% # Ticks for misses to the cache
system.cpu1.cache.missLatency::5.03316e+07-6.71089e+07          169      0.51%     93.54% # Ticks for misses to the cache
system.cpu1.cache.missLatency::6.71089e+07-8.38861e+07          750      2.24%     95.78% # Ticks for misses to the cache
system.cpu1.cache.missLatency::8.38861e+07-1.00663e+08          926      2.77%     98.55% # Ticks for misses to the cache
system.cpu1.cache.missLatency::1.00663e+08-1.17441e+08          338      1.01%     99.56% # Ticks for misses to the cache
system.cpu1.cache.missLatency::1.17441e+08-1.34218e+08          112      0.33%     99.89% # Ticks for misses to the cache
system.cpu1.cache.missLatency::1.34218e+08-1.50995e+08           27      0.08%     99.97% # Ticks for misses to the cache
system.cpu1.cache.missLatency::1.50995e+08-1.67772e+08            6      0.02%     99.99% # Ticks for misses to the cache
system.cpu1.cache.missLatency::1.67772e+08-1.84549e+08            3      0.01%    100.00% # Ticks for misses to the cache
system.cpu1.cache.missLatency::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu1.cache.missLatency::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu1.cache.missLatency::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu1.cache.missLatency::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu1.cache.missLatency::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu1.cache.missLatency::total            33460                       # Ticks for misses to the cache
system.cpu1.cache.misses                        33461                       # Number of misses
system.cpu1.cc_regfile_reads                  8936915                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 4382706                       # number of cc regfile writes
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts            42445                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   1580271                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1222657                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            111                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2666697                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             7151191                       # Number of instructions committed
system.cpu1.commit.committedOps              13805897                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1025318309                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.013465                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.301074                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1022554673     99.73%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       547900      0.05%     99.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       299827      0.03%     99.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       314919      0.03%     99.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       140995      0.01%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       109359      0.01%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        74298      0.01%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        53681      0.01%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1222657      0.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1025318309                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    199992                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               90340                       # Number of function calls committed.
system.cpu1.commit.int_insts                 13663255                       # Number of committed integer instructions.
system.cpu1.commit.loads                      1578896                       # Number of loads committed
system.cpu1.commit.membars                         32                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        41798      0.30%      0.30% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        10728558     77.71%     78.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          43112      0.31%     78.32% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           96761      0.70%     79.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         17229      0.12%     79.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt            32      0.00%     79.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd           1040      0.01%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu           1209      0.01%     79.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp             20      0.00%     79.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt          19690      0.14%     79.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc         78842      0.57%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift          475      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     79.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1533316     11.11%     90.99% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1171524      8.49%     99.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        45580      0.33%     99.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        26711      0.19%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         13805897                       # Class of committed instruction
system.cpu1.commit.refs                       2777131                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    7151191                       # Number of Instructions Simulated
system.cpu1.committedOps                     13805897                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                            158.861830                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                      158.861830                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            674128609                       # Number of cycles decode is blocked
system.cpu1.decode.DecodedInsts              17073218                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               349207140                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  1644907                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                 42917                       # Number of cycles decode is squashing
system.cpu1.decode.UnblockCycles               666318                       # Number of cycles decode is unblocking
system.cpu1.dtb.rdAccesses                    1823081                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                          445                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1290534                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          588                       # TLB misses on write requests
system.cpu1.fetch.Branches                    2056483                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1319480                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    350793766                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 3391                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles    619508505                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       9432203                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles            54791228                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.SquashCycles                  85834                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.001810                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            553466                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            903583                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.008303                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1025689891                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.017599                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.349939                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1022665509     99.71%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  182031      0.02%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  226769      0.02%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  295146      0.03%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  194933      0.02%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  251975      0.02%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  156747      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  183966      0.02%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1532815      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1025689891                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   249890                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  161970                       # number of floating regfile writes
system.cpu1.idleCycles                      110361399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts               50104                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1691917                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.018973                       # Inst execution rate
system.cpu1.iew.exec_refs                     9283459                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1290501                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              669119131                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1983424                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1100                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts             2785                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1414800                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           16472674                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7992958                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           129194                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21554525                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 12445                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                58593                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                 42917                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                81623                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2978343                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          407578                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          337                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          616                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       404519                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       216557                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           616                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        47796                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          2308                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19766954                       # num instructions consuming a value
system.cpu1.iew.wb_count                     15268880                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.559155                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 11052796                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.013440                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      15292683                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35502888                       # number of integer regfile reads
system.cpu1.int_regfile_writes               12359899                       # number of integer regfile writes
system.cpu1.ipc                              0.006295                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.006295                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            54482      0.25%      0.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12005814     55.37%     55.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               45266      0.21%     55.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                97149      0.45%     56.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              17871      0.08%     56.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     56.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                 32      0.00%     56.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     56.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     56.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                1190      0.01%     56.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                2301      0.01%     56.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                  26      0.00%     56.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt               20329      0.09%     56.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc              79316      0.37%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift               852      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              1      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7708477     35.55%     92.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1268951      5.85%     98.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead         351686      1.62%     99.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         29976      0.14%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21683719                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 526425                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads            1043595                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       210427                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            282818                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1257830                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.058008                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 222977     17.73%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     1      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                    15      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     3      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    2      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                671216     53.36%     71.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               350040     27.83%     98.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            12192      0.97%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            1384      0.11%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              22360642                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1069401411                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     15058453                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         18857110                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  16471267                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21683719                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               1407                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2666695                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           129847                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          1296                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4111528                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1025689891                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.021141                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.360351                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1021612597     99.60%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             206318      0.02%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             303988      0.03%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             353271      0.03%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             580542      0.06%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             612308      0.06%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             614416      0.06%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             512200      0.05%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             894251      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1025689891                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.019087                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1319480                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          300                       # TLB misses on write requests
system.cpu1.memDep0.conflictingLoads           282005                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          153937                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1983424                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1414800                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               12767028                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu1.numCycles                      1136051290                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.rename.BlockCycles              671204484                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             15331934                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                791676                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               349478383                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                  3432                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                24387                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             43697365                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              16838698                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           18697161                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  2025804                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1444380                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                 42917                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2425566                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3365121                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           281213                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        25932182                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        512737                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               987                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3062954                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           978                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1040568246                       # The number of ROB reads
system.cpu1.rob.rob_writes                   33318988                       # The number of ROB writes
system.cpu1.timesIdled                           5974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.workload.numSyscalls                   45                       # Number of system calls
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              133660                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 3                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect            10553                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           145673                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             40874                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         133660                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           92786                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 161149                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                   6427                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         7290                       # Number of mispredicted indirect branches.
system.cpu2.cache.hitRatio                   0.979433                       # The ratio of hits to the total accesses to the cache
system.cpu2.cache.hits                         211251                       # Number of hits
system.cpu2.cache.missLatency::samples           4435                       # Ticks for misses to the cache
system.cpu2.cache.missLatency::mean      127992647.237880                       # Ticks for misses to the cache
system.cpu2.cache.missLatency::gmean     14998095.057997                       # Ticks for misses to the cache
system.cpu2.cache.missLatency::stdev     377972042.831896                       # Ticks for misses to the cache
system.cpu2.cache.missLatency::0-5.36871e+08         4131     93.15%     93.15% # Ticks for misses to the cache
system.cpu2.cache.missLatency::5.36871e+08-1.07374e+09          180      4.06%     97.20% # Ticks for misses to the cache
system.cpu2.cache.missLatency::1.07374e+09-1.61061e+09           49      1.10%     98.31% # Ticks for misses to the cache
system.cpu2.cache.missLatency::1.61061e+09-2.14748e+09           42      0.95%     99.26% # Ticks for misses to the cache
system.cpu2.cache.missLatency::2.14748e+09-2.68435e+09           12      0.27%     99.53% # Ticks for misses to the cache
system.cpu2.cache.missLatency::2.68435e+09-3.22123e+09           13      0.29%     99.82% # Ticks for misses to the cache
system.cpu2.cache.missLatency::3.22123e+09-3.7581e+09            3      0.07%     99.89% # Ticks for misses to the cache
system.cpu2.cache.missLatency::3.7581e+09-4.29497e+09            1      0.02%     99.91% # Ticks for misses to the cache
system.cpu2.cache.missLatency::4.29497e+09-4.83184e+09            3      0.07%     99.98% # Ticks for misses to the cache
system.cpu2.cache.missLatency::4.83184e+09-5.36871e+09            1      0.02%    100.00% # Ticks for misses to the cache
system.cpu2.cache.missLatency::5.36871e+09-5.90558e+09            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu2.cache.missLatency::5.90558e+09-6.44245e+09            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu2.cache.missLatency::6.44245e+09-6.97932e+09            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu2.cache.missLatency::6.97932e+09-7.51619e+09            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu2.cache.missLatency::7.51619e+09-8.05306e+09            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu2.cache.missLatency::8.05306e+09-8.58993e+09            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu2.cache.missLatency::total             4435                       # Ticks for misses to the cache
system.cpu2.cache.misses                         4436                       # Number of misses
system.cpu2.cc_regfile_reads                   471100                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  275442                       # number of cc regfile writes
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts            10553                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                     63267                       # Number of branches committed
system.cpu2.commit.bw_lim_events                31659                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts         505875                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts              299396                       # Number of instructions committed
system.cpu2.commit.committedOps                583645                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    268342406                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.002175                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.108984                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    268179975     99.94%     99.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        42986      0.02%     99.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        34045      0.01%     99.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        25277      0.01%     99.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        11877      0.00%     99.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         7425      0.00%     99.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         5301      0.00%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         3861      0.00%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        31659      0.01%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    268342406                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                     32461                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                2939                       # Number of function calls committed.
system.cpu2.commit.int_insts                   558290                       # Number of committed integer instructions.
system.cpu2.commit.loads                        80735                       # Number of loads committed
system.cpu2.commit.membars                          6                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         6774      1.16%      1.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          446813     76.56%     77.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             32      0.01%     77.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv            2631      0.45%     78.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd           488      0.08%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     78.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt           112      0.02%     78.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     78.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     78.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     78.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     78.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     78.28% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd           3280      0.56%     78.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     78.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu           4972      0.85%     79.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              6      0.00%     79.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt           7060      1.21%     80.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc          4057      0.70%     81.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     81.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     81.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift         1641      0.28%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     81.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          72641     12.45%     94.32% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         22756      3.90%     98.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead         8094      1.39%     99.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite         2288      0.39%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           583645                       # Class of committed instruction
system.cpu2.commit.refs                        105779                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                     299396                       # Number of Instructions Simulated
system.cpu2.committedOps                       583645                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                           3793.044029                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                     3793.044029                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             52975795                       # Number of cycles decode is blocked
system.cpu2.decode.DecodedInsts               1262514                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles               215261959                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                   121103                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                 10668                       # Number of cycles decode is squashing
system.cpu2.decode.UnblockCycles                45553                       # Number of cycles decode is unblocking
system.cpu2.dtb.rdAccesses                     122167                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                          794                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                      34930                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                           87                       # TLB misses on write requests
system.cpu2.fetch.Branches                     161149                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                    92903                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     25659043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  599                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles     39527980                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                        746679                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles           197117460                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                  21336                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.000142                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           6099927                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches             47301                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.000658                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         268415078                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.005477                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.198563                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               268180684     99.91%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   15349      0.01%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   13166      0.00%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   17985      0.01%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   12280      0.00%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   15780      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   11165      0.00%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    9780      0.00%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  138889      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           268415078                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                    80856                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                   45079                       # number of floating regfile writes
system.cpu2.idleCycles                      867207132                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts               13592                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                   79428                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.001036                       # Inst execution rate
system.cpu2.iew.exec_refs                      474002                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                     34903                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               40363068                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts               151104                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               275                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              330                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts               45759                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            1089596                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts               439099                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            30825                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              1175967                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                  1247                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               343694                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                 10668                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               346111                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       140176                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            5914                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads        70367                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        20715                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           137                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        11708                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect          1884                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  1140106                       # num instructions consuming a value
system.cpu2.iew.wb_count                       836861                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.568324                       # average fanout of values written-back
system.cpu2.iew.wb_producers                   647950                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.000737                       # insts written-back per cycle
system.cpu2.iew.wb_sent                        840586                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 1771079                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 677821                       # number of integer regfile writes
system.cpu2.ipc                              0.000264                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.000264                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            14944      1.24%      1.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               663583     54.99%     56.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  61      0.01%     56.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                 2974      0.25%     56.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               3480      0.29%     56.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     56.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                112      0.01%     56.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     56.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     56.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     56.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     56.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     56.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                4167      0.35%     57.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     57.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                9911      0.82%     57.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   6      0.00%     57.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt               10141      0.84%     58.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc               5259      0.44%     59.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     59.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     59.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift              3671      0.30%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     59.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              399034     33.07%     92.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              32614      2.70%     95.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          52990      4.39%     99.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite          3845      0.32%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               1206792                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                  97918                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads             196580                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses        52469                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes            146317                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      56669                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.046958                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   7386     13.03%     13.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     13.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     13.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     13.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     13.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     13.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     13.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     13.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     13.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     13.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     13.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     13.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     13.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                    66      0.12%     13.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     13.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                    46      0.08%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    1      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   1      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     13.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 39770     70.18%     83.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 6062     10.70%     94.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead             2373      4.19%     98.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             964      1.70%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               1150599                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         270709852                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses       784392                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          1449347                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   1089293                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  1206792                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                303                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined         505935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            21101                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           134                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       857566                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    268415078                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.004496                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.161375                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          268161165     99.91%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              25050      0.01%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              25692      0.01%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              26368      0.01%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              39492      0.01%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              36543      0.01%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              34670      0.01%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              26233      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              39865      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      268415078                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.001063                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                      92903                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                          339                       # TLB misses on write requests
system.cpu2.memDep0.conflictingLoads             4594                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            4468                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads              151104                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              45759                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                 654910                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    63                       # number of misc regfile writes
system.cpu2.numCycles                      1135622210                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.BlockCycles               40722017                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps               719273                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                 51195                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles               215281589                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                  3070                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  168                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              3105497                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               1199975                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            1447694                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                   144315                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1982881                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                 10668                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2046165                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  728397                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups           159918                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         1706078                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      10210324                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               334                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   170802                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           316                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   269400267                       # The number of ROB reads
system.cpu2.rob.rob_writes                    2252630                       # The number of ROB writes
system.cpu2.timesIdled                           3523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.workload.numSyscalls                   97                       # Number of system calls
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups               32740                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             3384                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted            32846                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              6774                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          32740                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           25966                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  38614                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                   2302                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2678                       # Number of mispredicted indirect branches.
system.cpu3.cache.hitRatio                   0.966952                       # The ratio of hits to the total accesses to the cache
system.cpu3.cache.hits                          40202                       # Number of hits
system.cpu3.cache.missLatency::samples           1373                       # Ticks for misses to the cache
system.cpu3.cache.missLatency::mean      57619797.887837                       # Ticks for misses to the cache
system.cpu3.cache.missLatency::gmean     7297070.345933                       # Ticks for misses to the cache
system.cpu3.cache.missLatency::stdev     161638658.239998                       # Ticks for misses to the cache
system.cpu3.cache.missLatency::0-2.68435e+08         1340     97.60%     97.60% # Ticks for misses to the cache
system.cpu3.cache.missLatency::2.68435e+08-5.36871e+08           15      1.09%     98.69% # Ticks for misses to the cache
system.cpu3.cache.missLatency::5.36871e+08-8.05306e+08            9      0.66%     99.34% # Ticks for misses to the cache
system.cpu3.cache.missLatency::8.05306e+08-1.07374e+09            2      0.15%     99.49% # Ticks for misses to the cache
system.cpu3.cache.missLatency::1.07374e+09-1.34218e+09            3      0.22%     99.71% # Ticks for misses to the cache
system.cpu3.cache.missLatency::1.34218e+09-1.61061e+09            0      0.00%     99.71% # Ticks for misses to the cache
system.cpu3.cache.missLatency::1.61061e+09-1.87905e+09            1      0.07%     99.78% # Ticks for misses to the cache
system.cpu3.cache.missLatency::1.87905e+09-2.14748e+09            1      0.07%     99.85% # Ticks for misses to the cache
system.cpu3.cache.missLatency::2.14748e+09-2.41592e+09            0      0.00%     99.85% # Ticks for misses to the cache
system.cpu3.cache.missLatency::2.41592e+09-2.68435e+09            1      0.07%     99.93% # Ticks for misses to the cache
system.cpu3.cache.missLatency::2.68435e+09-2.95279e+09            1      0.07%    100.00% # Ticks for misses to the cache
system.cpu3.cache.missLatency::2.95279e+09-3.22123e+09            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu3.cache.missLatency::3.22123e+09-3.48966e+09            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu3.cache.missLatency::3.48966e+09-3.7581e+09            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu3.cache.missLatency::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu3.cache.missLatency::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Ticks for misses to the cache
system.cpu3.cache.missLatency::total             1373                       # Ticks for misses to the cache
system.cpu3.cache.misses                         1374                       # Number of misses
system.cpu3.cc_regfile_reads                    92968                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   48172                       # number of cc regfile writes
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts             3384                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                     11920                       # Number of branches committed
system.cpu3.commit.bw_lim_events                 4946                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls             54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts         132766                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts               50622                       # Number of instructions committed
system.cpu3.commit.committedOps                107563                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     49346235                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.002180                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.105952                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     49314122     99.93%     99.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         8791      0.02%     99.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         7914      0.02%     99.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         4445      0.01%     99.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         2775      0.01%     99.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1361      0.00%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         1031      0.00%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          850      0.00%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         4946      0.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     49346235                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                      8254                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                 855                       # Number of function calls committed.
system.cpu3.commit.int_insts                   101090                       # Number of committed integer instructions.
system.cpu3.commit.loads                        12167                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1655      1.54%      1.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           83009     77.17%     78.71% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             22      0.02%     78.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              45      0.04%     78.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd            72      0.07%     78.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     78.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     78.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     78.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     78.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     78.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     78.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     78.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd            760      0.71%     79.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu           1277      1.19%     80.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     80.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt           1834      1.71%     82.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc          1244      1.16%     83.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.60% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift          394      0.37%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     83.96% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          10193      9.48%     93.44% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          4516      4.20%     97.64% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead         1974      1.84%     99.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite          568      0.53%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           107563                       # Class of committed instruction
system.cpu3.commit.refs                         17251                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                      50622                       # Number of Instructions Simulated
system.cpu3.committedOps                       107563                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                           3127.040220                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                     3127.040220                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             18227803                       # Number of cycles decode is blocked
system.cpu3.decode.DecodedInsts                294679                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                31095826                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                    30649                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                  3437                       # Number of cycles decode is squashing
system.cpu3.decode.UnblockCycles                 8358                       # Number of cycles decode is unblocking
system.cpu3.dtb.rdAccesses                      21884                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                          321                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                       7484                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                           58                       # TLB misses on write requests
system.cpu3.fetch.Branches                      38614                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                    19947                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     10529556                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  338                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles     12770946                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                        172581                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles            23743415                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                   6874                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.000244                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2318719                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches              9076                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.001090                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          49366073                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.007199                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.229803                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                49311989     99.89%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    2519      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    3298      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    2429      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    2472      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    2998      0.01%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    3216      0.01%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    2402      0.00%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   34750      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            49366073                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                    22318                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   12463                       # number of floating regfile writes
system.cpu3.idleCycles                      108930957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                4542                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                   16330                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.001357                       # Inst execution rate
system.cpu3.iew.exec_refs                       66303                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                      7478                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                9474561                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                29926                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               110                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              165                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts               11542                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts             240470                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                58825                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             9177                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts               214883                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                   128                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               203236                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                  3437                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               203465                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        20463                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             887                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads        17739                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores         6451                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            66                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect         4153                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect           389                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                   228038                       # num instructions consuming a value
system.cpu3.iew.wb_count                       172501                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.571343                       # average fanout of values written-back
system.cpu3.iew.wb_producers                   130288                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.001090                       # insts written-back per cycle
system.cpu3.iew.wb_sent                        173602                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                  298370                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 135000                       # number of integer regfile writes
system.cpu3.ipc                              0.000320                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.000320                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             4060      1.81%      1.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               139458     62.24%     64.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.02%     64.07% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.04%     64.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                913      0.41%     64.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                 990      0.44%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                2936      1.31%     66.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                2770      1.24%     67.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc               1803      0.80%     68.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     68.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     68.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift               941      0.42%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     68.73% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               47503     21.20%     89.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               7408      3.31%     93.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          14463      6.45%     99.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite           681      0.30%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                224060                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                  26369                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads              53397                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses        14115                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes             42990                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                       6545                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029211                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2509     38.33%     38.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     38.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     38.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     38.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     38.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     38.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     38.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     38.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     38.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     38.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     38.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     38.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     38.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                    41      0.63%     38.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     38.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     7      0.11%     39.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    2      0.03%     39.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     39.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     39.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   1      0.02%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     39.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  2883     44.05%     83.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  547      8.36%     91.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead              520      7.94%     99.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              35      0.53%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                200176                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          49772576                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses       158386                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes           330310                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                    240360                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                   224060                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                110                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined         132765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued             5235                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved            56                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       218944                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     49366073                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.004539                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.158625                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           49315341     99.90%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               6114      0.01%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               6763      0.01%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               5992      0.01%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               7477      0.02%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5               6833      0.01%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               6504      0.01%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               5045      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               6004      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       49366073                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.001415                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                      19947                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                          215                       # TLB misses on write requests
system.cpu3.memDep0.conflictingLoads              249                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             420                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads               29926                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              11542                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                 104084                       # number of misc regfile reads
system.cpu3.numCycles                       158297030                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.BlockCycles                9679229                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps               125545                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  6735                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                31099876                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                    75                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                   25                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups               699230                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                275427                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands             313956                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                    34474                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5574927                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                  3437                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              5583014                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  188216                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups            46455                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups          380869                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2966043                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               149                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                    25058                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           136                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    49581618                       # The number of ROB reads
system.cpu3.rob.rob_writes                     500902                       # The number of ROB writes
system.cpu3.timesIdled                            974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.workload.numSyscalls                   54                       # Number of system calls
system.l2cache.hitRatio                      0.343274                       # The ratio of hits to the total accesses to the cache
system.l2cache.hits                             50164                       # Number of hits
system.l2cache.missLatency::samples             95969                       # Ticks for misses to the cache
system.l2cache.missLatency::mean         5918066.302660                       # Ticks for misses to the cache
system.l2cache.missLatency::gmean        2190147.053666                       # Ticks for misses to the cache
system.l2cache.missLatency::stdev        10862874.597282                       # Ticks for misses to the cache
system.l2cache.missLatency::0-8.38861e+06        88869     92.60%     92.60% # Ticks for misses to the cache
system.l2cache.missLatency::8.38861e+06-1.67772e+07         4929      5.14%     97.74% # Ticks for misses to the cache
system.l2cache.missLatency::1.67772e+07-2.51658e+07           48      0.05%     97.79% # Ticks for misses to the cache
system.l2cache.missLatency::2.51658e+07-3.35544e+07            0      0.00%     97.79% # Ticks for misses to the cache
system.l2cache.missLatency::3.35544e+07-4.1943e+07            0      0.00%     97.79% # Ticks for misses to the cache
system.l2cache.missLatency::4.1943e+07-5.03316e+07            0      0.00%     97.79% # Ticks for misses to the cache
system.l2cache.missLatency::5.03316e+07-5.87203e+07            0      0.00%     97.79% # Ticks for misses to the cache
system.l2cache.missLatency::5.87203e+07-6.71089e+07            0      0.00%     97.79% # Ticks for misses to the cache
system.l2cache.missLatency::6.71089e+07-7.54975e+07          904      0.94%     98.73% # Ticks for misses to the cache
system.l2cache.missLatency::7.54975e+07-8.38861e+07         1204      1.25%     99.98% # Ticks for misses to the cache
system.l2cache.missLatency::8.38861e+07-9.22747e+07           15      0.02%    100.00% # Ticks for misses to the cache
system.l2cache.missLatency::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.l2cache.missLatency::1.00663e+08-1.09052e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.l2cache.missLatency::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.l2cache.missLatency::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.l2cache.missLatency::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Ticks for misses to the cache
system.l2cache.missLatency::total               95969                       # Ticks for misses to the cache
system.l2cache.misses                           95970                       # Number of misses
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.oramcontroller.batchPaths::samples         2123                       # Number of paths in a batch set
system.oramcontroller.batchPaths::mean      61.833726                       # Number of paths in a batch set
system.oramcontroller.batchPaths::gmean     61.809363                       # Number of paths in a batch set
system.oramcontroller.batchPaths::stdev      1.761766                       # Number of paths in a batch set
system.oramcontroller.batchPaths::0-31              0      0.00%      0.00% # Number of paths in a batch set
system.oramcontroller.batchPaths::32-63          1867     87.94%     87.94% # Number of paths in a batch set
system.oramcontroller.batchPaths::64-95           256     12.06%    100.00% # Number of paths in a batch set
system.oramcontroller.batchPaths::96-127            0      0.00%    100.00% # Number of paths in a batch set
system.oramcontroller.batchPaths::total          2123                       # Number of paths in a batch set
system.oramcontroller.diversions                   12                       # Number of path diversion schedulings made
system.oramcontroller.hitRatio               0.175079                       # The ratio of hits to the total accesses to the cache
system.oramcontroller.hits                      27865                       # Number of hits
system.oramcontroller.missLatency::samples       131304                       # Ticks for misses to the cache
system.oramcontroller.missLatency::mean  1918099.589502                       # Ticks for misses to the cache
system.oramcontroller.missLatency::gmean 1668020.932979                       # Ticks for misses to the cache
system.oramcontroller.missLatency::stdev 759575.732144                       # Ticks for misses to the cache
system.oramcontroller.missLatency::0-262143         5513      4.20%      4.20% # Ticks for misses to the cache
system.oramcontroller.missLatency::262144-524287         3423      2.61%      6.81% # Ticks for misses to the cache
system.oramcontroller.missLatency::524288-786431         5255      4.00%     10.81% # Ticks for misses to the cache
system.oramcontroller.missLatency::786432-1.04858e+06         4409      3.36%     14.17% # Ticks for misses to the cache
system.oramcontroller.missLatency::1.04858e+06-1.31072e+06         8125      6.19%     20.35% # Ticks for misses to the cache
system.oramcontroller.missLatency::1.31072e+06-1.57286e+06        13917     10.60%     30.95% # Ticks for misses to the cache
system.oramcontroller.missLatency::1.57286e+06-1.83501e+06        10386      7.91%     38.86% # Ticks for misses to the cache
system.oramcontroller.missLatency::1.83501e+06-2.09715e+06        16958     12.92%     51.78% # Ticks for misses to the cache
system.oramcontroller.missLatency::2.09715e+06-2.3593e+06        22147     16.87%     68.64% # Ticks for misses to the cache
system.oramcontroller.missLatency::2.3593e+06-2.62144e+06        16624     12.66%     81.31% # Ticks for misses to the cache
system.oramcontroller.missLatency::2.62144e+06-2.88358e+06        15598     11.88%     93.18% # Ticks for misses to the cache
system.oramcontroller.missLatency::2.88358e+06-3.14573e+06         6402      4.88%     98.06% # Ticks for misses to the cache
system.oramcontroller.missLatency::3.14573e+06-3.40787e+06         2441      1.86%     99.92% # Ticks for misses to the cache
system.oramcontroller.missLatency::3.40787e+06-3.67002e+06          106      0.08%    100.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::3.67002e+06-3.93216e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::3.93216e+06-4.1943e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.oramcontroller.missLatency::total       131304                       # Ticks for misses to the cache
system.oramcontroller.misses                   131292                       # Number of misses
system.oramcontroller.oramRequests             159157                       # Number of oramRequests
system.oramcontroller.queueOcc                      6                       # Maximum request queue occupation
system.oramcontroller.reqLatency::samples       131304                       # Ticks from request arrival to request response
system.oramcontroller.reqLatency::mean   6760629.440078                       # Ticks from request arrival to request response
system.oramcontroller.reqLatency::gmean  4113366.559194                       # Ticks from request arrival to request response
system.oramcontroller.reqLatency::stdev  12267250.540765                       # Ticks from request arrival to request response
system.oramcontroller.reqLatency::0-8.38861e+06       117129     89.20%     89.20% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::8.38861e+06-1.67772e+07         7143      5.44%     94.64% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::1.67772e+07-2.51658e+07         2512      1.91%     96.56% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::2.51658e+07-3.35544e+07         1125      0.86%     97.41% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::3.35544e+07-4.1943e+07           53      0.04%     97.45% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::4.1943e+07-5.03316e+07            0      0.00%     97.45% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::5.03316e+07-5.87203e+07            0      0.00%     97.45% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::5.87203e+07-6.71089e+07            0      0.00%     97.45% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::6.71089e+07-7.54975e+07         1479      1.13%     98.58% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::7.54975e+07-8.38861e+07         1393      1.06%     99.64% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::8.38861e+07-9.22747e+07          154      0.12%     99.76% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::9.22747e+07-1.00663e+08          281      0.21%     99.97% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::1.00663e+08-1.09052e+08           35      0.03%    100.00% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Ticks from request arrival to request response
system.oramcontroller.reqLatency::total        131304                       # Ticks from request arrival to request response
system.oramcontroller.savedReadRate::samples       131291                       # The ratio of block reads saved by cached effect to the total reads in a path
system.oramcontroller.savedReadRate::mean     0.320423                       # The ratio of block reads saved by cached effect to the total reads in a path
system.oramcontroller.savedReadRate::gmean            0                       # The ratio of block reads saved by cached effect to the total reads in a path
system.oramcontroller.savedReadRate::stdev     0.156195                       # The ratio of block reads saved by cached effect to the total reads in a path
system.oramcontroller.savedReadRate::0         131291    100.00%    100.00% # The ratio of block reads saved by cached effect to the total reads in a path
system.oramcontroller.savedReadRate::1              0      0.00%    100.00% # The ratio of block reads saved by cached effect to the total reads in a path
system.oramcontroller.savedReadRate::total       131291                       # The ratio of block reads saved by cached effect to the total reads in a path
system.oramcontroller.savedReads::samples       131291                       # Number of block reads saved by cached effect
system.oramcontroller.savedReads::mean      30.760646                       # Number of block reads saved by cached effect
system.oramcontroller.savedReads::gmean             0                       # Number of block reads saved by cached effect
system.oramcontroller.savedReads::stdev     14.994748                       # Number of block reads saved by cached effect
system.oramcontroller.savedReads::0-31          72347     55.10%     55.10% # Number of block reads saved by cached effect
system.oramcontroller.savedReads::32-63         52109     39.69%     94.79% # Number of block reads saved by cached effect
system.oramcontroller.savedReads::64-95          6835      5.21%    100.00% # Number of block reads saved by cached effect
system.oramcontroller.savedReads::96-127            0      0.00%    100.00% # Number of block reads saved by cached effect
system.oramcontroller.savedReads::total        131291                       # Number of block reads saved by cached effect
system.oramcontroller.savedWriteRate::samples         2123                       # The ratio of block writes saved by batch eviction to the total writes in a batch
system.oramcontroller.savedWriteRate::mean     0.319928                       # The ratio of block writes saved by batch eviction to the total writes in a batch
system.oramcontroller.savedWriteRate::gmean     0.319428                       # The ratio of block writes saved by batch eviction to the total writes in a batch
system.oramcontroller.savedWriteRate::stdev     0.018239                       # The ratio of block writes saved by batch eviction to the total writes in a batch
system.oramcontroller.savedWriteRate::0          2123    100.00%    100.00% # The ratio of block writes saved by batch eviction to the total writes in a batch
system.oramcontroller.savedWriteRate::1             0      0.00%    100.00% # The ratio of block writes saved by batch eviction to the total writes in a batch
system.oramcontroller.savedWriteRate::total         2123                       # The ratio of block writes saved by batch eviction to the total writes in a batch
system.oramcontroller.savedWrites::samples         2123                       # Number of block writes saved by batch eviction
system.oramcontroller.savedWrites::mean   1902.138483                       # Number of block writes saved by batch eviction
system.oramcontroller.savedWrites::gmean  1895.388472                       # Number of block writes saved by batch eviction
system.oramcontroller.savedWrites::stdev   166.433933                       # Number of block writes saved by batch eviction
system.oramcontroller.savedWrites::0-1023            0      0.00%      0.00% # Number of block writes saved by batch eviction
system.oramcontroller.savedWrites::1024-2047         1867     87.94%     87.94% # Number of block writes saved by batch eviction
system.oramcontroller.savedWrites::2048-3071          254     11.96%     99.91% # Number of block writes saved by batch eviction
system.oramcontroller.savedWrites::3072-4095            2      0.09%    100.00% # Number of block writes saved by batch eviction
system.oramcontroller.savedWrites::total         2123                       # Number of block writes saved by batch eviction
system.membus.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             8565390                       # Transaction distribution
system.membus.trans_dist::ReadResp            8565389                       # Transaction distribution
system.membus.trans_dist::WriteReq            8563968                       # Transaction distribution
system.membus.trans_dist::WriteResp           8563968                       # Transaction distribution
system.membus.pkt_count_system.oramcontroller.mem_side::system.mem_ctrl.port     34258715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.oramcontroller.mem_side::total     34258715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               34258715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.oramcontroller.mem_side::system.mem_ctrl.port   1096278848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.oramcontroller.mem_side::total   1096278848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1096278848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17129358                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17129358    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17129358                       # Request fanout histogram
system.membus.reqLayer8.occupancy         25692615000                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy        26334907470                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.6                       # Layer utilization (%)
system.oramcontroller.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.writebacks     548184960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total           548184960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks    548093952                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total        548093952                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.writebacks        8565390                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              8565390                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks       8563968                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total             8563968                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.writebacks        965070794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              965070794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       964910576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             964910576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks      1929981371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1929981371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples  17022309.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000410975492                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds        413268                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds        413268                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState             24587567                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState             8212155                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      8565390                       # Number of read requests accepted
system.mem_ctrl.writeReqs                     8563968                       # Number of write requests accepted
system.mem_ctrl.readBursts                    8565390                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                   8563968                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                  107049                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0             317614                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1             335755                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2             318898                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3             325480                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4             332472                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5             242184                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6             324768                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7             309568                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8             280824                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9             285828                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10            229204                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11            209520                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12            277344                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13            253704                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14            283836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15            253488                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::16            226708                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::17            265540                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::18            246080                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::19            276188                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::20            217576                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::21            227528                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::22            222896                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::23            237260                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::24            235632                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::25            241840                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::26            240996                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::27            273352                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::28            223954                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::29            278196                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::30            231060                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::31            233048                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0             422627                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1             337520                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2             318856                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3             325408                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4             332428                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5             242156                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6             324688                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7             309524                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8             280776                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9             285796                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10            229180                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11            209484                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12            277304                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13            253636                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14            283800                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15            253448                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::16            226672                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::17            265508                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::18            246048                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::19            276140                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::20            217548                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::21            227488                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::22            222868                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::23            237220                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::24            235612                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::25            241796                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::26            240952                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::27            273304                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::28            223924                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::29            278156                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::30            231020                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::31            233028                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       56.85                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   60690842250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                 28183192212                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat             208644143022                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       7175.27                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     3332.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 24667.27                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                   6346314                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                  6896444                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.03                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 80.53                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                8565390                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6               8563968                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  8458341                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                  413215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                  456407                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                  467827                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                  568986                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                  583314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                  458224                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                  469698                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                  574104                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                  450146                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                  428619                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                  422785                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                  421290                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                  420607                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                  420368                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                  420611                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                  420855                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                  420300                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::64                  420127                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::65                   23391                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::66                   23209                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::67                   23165                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::68                   22657                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::69                   22288                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::70                   21582                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::71                   20863                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::72                   19706                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::73                   19212                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::74                   18411                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::75                   17596                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::76                   16696                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::77                   15821                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::78                   14617                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::79                   13066                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::80                   11286                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::81                    9068                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::82                    6690                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::83                    4293                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::84                    2224                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::85                     597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples      3779490                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     288.245891                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    268.346356                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    146.104885                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         54670      1.45%      1.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255       101715      2.69%      4.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383      3312196     87.64%     91.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        10778      0.29%     92.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639       154786      4.10%     96.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         4796      0.13%     96.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895        37578      0.99%     97.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         3528      0.09%     97.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        99443      2.63%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total       3779490                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples       413268                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       20.463631                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     284.781190                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63          411145     99.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3904-3967          558      0.14%     99.62% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3968-4031         1555      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4032-4095           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total         413268                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples       413268                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       20.722425                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      20.398020                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       4.685890                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                24      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 2      0.00%      0.01% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                98      0.02%      0.03% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19            119492     28.91%     28.94% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20            263369     63.73%     92.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21              7595      1.84%     94.51% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22              1466      0.35%     94.86% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23              1892      0.46%     95.32% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24               204      0.05%     95.37% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::25               198      0.05%     95.42% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::26               310      0.08%     95.49% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::27               306      0.07%     95.57% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::28               341      0.08%     95.65% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::29               428      0.10%     95.76% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::30               852      0.21%     95.96% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::31               282      0.07%     96.03% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::32               211      0.05%     96.08% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::33               154      0.04%     96.12% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::34               163      0.04%     96.16% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::35               135      0.03%     96.19% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::36               160      0.04%     96.23% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::37               275      0.07%     96.30% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::38               424      0.10%     96.40% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::39               733      0.18%     96.58% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::40              1082      0.26%     96.84% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::41              1528      0.37%     97.21% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::42              1820      0.44%     97.65% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::43              1890      0.46%     98.10% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::44              1798      0.44%     98.54% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::45              1979      0.48%     99.02% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::46              1768      0.43%     99.45% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::47              1042      0.25%     99.70% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::48               400      0.10%     99.80% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::49               450      0.11%     99.90% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::50               284      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::51                38      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::52                 6      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::53                15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::54                26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::55                13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::56                 5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::57                 8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::59                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::61                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total         413268                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM               541333824                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                  6851136                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                548090560                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                548184960                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys             548093952                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        953.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        964.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     965.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     964.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.99                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.96                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     5.02                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   568025610000                       # Total gap between requests
system.mem_ctrl.avgGap                       33160.94                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.writebacks    541333824                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks    548090560                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.writebacks 953009479.838722229004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 964904604.760322570801                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.writebacks      8565390                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks      8563968                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.writebacks 208644143022                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 30927192953786                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.writebacks     24358.98                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   3611315.80                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     77.80                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy          2789255851.199821                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy          4924092850.689239                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy         10636575043.450672                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy        9146730083.903996                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      49307717476.561134                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      257724523084.315155                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy      7482072245.493364                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        342010966635.689209                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         602.104799                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  20840108852                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  25534600000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 521650935648                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy          3104402622.047544                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy          5480459123.126638                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy         12563828785.468184                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy        11056024980.336004                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      49307717476.561134                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      263137460340.992798                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy      3745222159.658173                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        348395115488.279480                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         613.343990                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   9397844258                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  25534600000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 533093200242                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.pwrStateResidencyTicks::ON   568025644500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.cache.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::ON   568025644500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.cache.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON   568025644500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.cache.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           500                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l2cache.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON   568025644500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.cache.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 568025644500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
