<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
      <RtlPort>
        <name>compressed_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>compressed_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>compressed_d0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>compressed_q0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>compressed_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_samples_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_samples_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_samples_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_samples_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_samples_q0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>input_samples_q1</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>result_address0</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>result_address1</name>
        <type>Unsigned</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>result_ce0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>result_ce1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>result_d0</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>result_d1</name>
        <type>Signed</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>result_we0</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
      <RtlPort>
        <name>result_we1</name>
        <type>bool</type>
        <fractionWidth>0</fractionWidth>
      </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>5</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>484050</latency>
    <II>484051</II>
  </modelParameters>
</AdditionalInfo>
