C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/axis_accelerator_adapter_v2_1_16
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap axis_accelerator_adapter_v2_1_16 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/axis_accelerator_adapter_v2_1_16
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom  -93 -work axis_accelerator_adapter_v2_1_16 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/axis_accelerator_adapter_v2_1_16/.cxl.vhdl.axis_accelerator_adapter_v2_1_16.axis_accelerator_adapter_v2_1_16.nt64.cmf
