INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sida/workspace/local.sida.com/class247/project/cs247/cs247.gen/sources_1/ip/ProgramMemory_1/sim/ProgramMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sida/workspace/local.sida.com/class247/project/cs247/cs247.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sida/workspace/local.sida.com/class247/project/cs247/cs247.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Q, assumed default net type wire [/home/sida/workspace/local.sida.com/class247/project/cs247/cs247.srcs/sources_1/new/CPU.v:228]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sida/workspace/local.sida.com/class247/project/cs247/cs247.srcs/sources_1/new/CalPart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CalPart
WARNING: [VRFC 10-3380] identifier 'R' is used before its declaration [/home/sida/workspace/local.sida.com/class247/project/cs247/cs247.srcs/sources_1/new/CalPart.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sida/workspace/local.sida.com/class247/project/cs247/cs247.srcs/sources_1/new/Memorypart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryPart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sida/workspace/local.sida.com/class247/project/cs247/cs247.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sida/workspace/local.sida.com/class247/project/cs247/cs247.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
