# General Description

- 4 bit nibbles
- 1 bit databus
- 2 bit interface to load code
- 6 input bits/registeres
- 8 io bits/registers
- 8 output bits/registers
- X bit data stack (let's see how big it can be made?)
- X nibble code memory
- 1 8-bit timer/counter with clock divisor
- 1 main clock divisor (to take the system/instruction clock to a cycle clock)

# Opcodes

PUSH reg              1000 RRRR
POP  reg              1001 RRRR
SET  reg              1010 RRRR
RESET reg             1011 RRRR

SETUP reg             1100 RRRR IPFF I=input/output P=pullup F=Filter
SETUP CLOCK           1101 DDDD DDDD D=clock divisor
SETUP TIMER period    1110 PPPP PPPP P=period

SET TIMER reg         1111 RRRR 1MXX M=cycle/one-shot
RESET TIMER           1111 XXXX 0XXX

NOT                   0000
AND                   0001
OR                    0010
XOR                   0011


# Filter
  - 0 None
  - 1 Rising
  - 2 Faling
  - 3 Change

