C:/mce/cards/readout_card/wbs_fb_data/source/rtl/pid_ram_admin.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/pid_ram_admin.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity pid_ram_admin
-- Compiling architecture rtl of pid_ram_admin

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_sub45.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_sub45.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fsfb_calc_sub45
-- Compiling architecture syn of fsfb_calc_sub45

} {} {}} C:/mce/cards/library/components/source/rtl/spi_if.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/library/components/source/rtl/spi_if.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity spi_if
-- Compiling architecture rtl of spi_if

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_queue.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_queue.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package async_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Loading package issue_reply_pack
-- Compiling entity cmd_queue
-- Compiling architecture behav of cmd_queue

} {} {}} C:/mce/cards/library/sys_param/source/rtl/command_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/sys_param/source/rtl/command_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling package command_pack

} {} {}} C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_wbs.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_wbs.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Compiling entity sync_gen_wbs
-- Compiling architecture rtl of sync_gen_wbs

} {} {}} C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling entity frame_timing_wbs
-- Compiling architecture rtl of frame_timing_wbs

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder65.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder65.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_adder65
-- Compiling architecture syn of fsfb_calc_adder65

} {} {}} C:/mce/cards/clk_card/psu_ctrl/source/rtl/psu_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/psu_ctrl/source/rtl/psu_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity psu_ctrl
-- Compiling architecture top of psu_ctrl

} {} {}} C:/mce/cards/addr_card/pll/source/rtl/pll.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/pll/source/rtl/pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity pll
-- Compiling architecture syn of pll

} {} {}} C:/mce/cards/all_cards/dispatch/source/rtl/dispatch.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/dispatch/source/rtl/dispatch.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity dispatch
-- Compiling architecture rtl of dispatch

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/reply_translator_frame_head_ram.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/reply_translator_frame_head_ram.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity reply_translator_frame_head_ram
-- Compiling architecture syn of reply_translator_frame_head_ram

} {} {}} C:/mce/cards/library/components/source/rtl/fifo.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/fifo.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package altera_mf_components
-- Loading package lpm_components
-- Compiling entity fifo
-- Compiling architecture rtl of fifo

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_processor.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_processor.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_processor
-- Compiling architecture rtl of fsfb_processor

} {} {}} C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package offset_ctrl_pack

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package fsfb_calc_pack

} {} {}} C:/mce/cards/clk_card/config_fpga/source/rtl/config_fpga.vhd {2 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/config_fpga/source/rtl/config_fpga.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity config_fpga
-- Compiling architecture top of config_fpga
** Warning: C:/mce/cards/clk_card/config_fpga/source/rtl/config_fpga.vhd(868): (vcom-1400) Synthesis Warning: Signal "timeout_count" is read in the process but is not in the sensitivity list.
** Warning: C:/mce/cards/clk_card/config_fpga/source/rtl/config_fpga.vhd(876): (vcom-1400) Synthesis Warning: Signal "timeout_count" is read in the process but is not in the sensitivity list.

} {} {}} C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package addr_card_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package component_pack
-- Compiling entity ac_dac_ctrl
-- Compiling architecture rtl of ac_dac_ctrl

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Loading package issue_reply_pack
-- Loading package reply_queue_pack
-- Compiling entity reply_queue
-- Compiling architecture behav of reply_queue

} {} {}} C:/mce/cards/clk_card/pll/source/rtl/cc_pll.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/pll/source/rtl/cc_pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity cc_pll
-- Compiling architecture syn of cc_pll

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/raw_dat_manager_data_path.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/raw_dat_manager_data_path.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity raw_dat_manager_data_path
-- Compiling architecture beh of raw_dat_manager_data_path

} {} {}} C:/mce/cards/bias_card/test/source/bc_sqwave.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_sqwave.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity bc_sqwave_spi_if
-- Compiling architecture rtl of bc_sqwave_spi_if

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_queue.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_queue.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity fsfb_queue
-- Compiling architecture syn of fsfb_queue

} {} {}} C:/mce/cards/readout_card/readout_card/source/rtl/readout_card_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/readout_card/source/rtl/readout_card_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package readout_card_pack

} {} {}} C:/mce/cards/library/components/source/rtl/obs/crc.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/obs/crc.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity crc
-- Compiling architecture behav of crc

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/flux_quanta_ram_admin.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/flux_quanta_ram_admin.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity flux_quanta_ram_admin
-- Compiling architecture rtl of flux_quanta_ram_admin

} {} {}} C:/mce/cards/library/components/source/rtl/slow2fast_clk_domain_crosser.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/library/components/source/rtl/slow2fast_clk_domain_crosser.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity slow2fast_clk_domain_crosser
-- Compiling architecture rtl of slow2fast_clk_domain_crosser

} {} {}} C:/mce/cards/clk_card/clk_switchover/source/rtl/clk_switchover.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/clk_switchover/source/rtl/clk_switchover.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Compiling entity clk_switchover
-- Compiling architecture top of clk_switchover

} {} {}} C:/mce/cards/readout_card/readout_card/source/rtl/d_flipflop.vhd {1 {vcom -work work -2002 -explicit -cover s2 -vopt C:/mce/cards/readout_card/readout_card/source/rtl/d_flipflop.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity d_flipflop
-- Compiling architecture syn of d_flipflop

} {} {}} C:/mce/cards/clk_card/psu_ctrl/source/rtl/ram_32bit_x_64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/psu_ctrl/source/rtl/ram_32bit_x_64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_32bit_x_64
-- Compiling architecture syn of ram_32bit_x_64

} {} {}} C:/mce/cards/library/components/source/rtl/rs232_data_tx.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/rs232_data_tx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity rs232_data_tx
-- Compiling architecture rtl of rs232_data_tx

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd {2 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package textio
-- Loading package std_logic_textio
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity tb_fsfb_calc
-- Compiling architecture test of tb_fsfb_calc
** Warning: C:/mce/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_calc.vhd(130): (vcom-1236) Shared variables must be of a protected type.

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder32.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder32.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fsfb_calc_adder32
-- Compiling architecture syn of fsfb_calc_adder32

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/servo_rst_ram_admin.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/servo_rst_ram_admin.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity servo_rst_ram_admin
-- Compiling architecture rtl of servo_rst_ram_admin

} {} {}} C:/mce/cards/bias_card/test/source/tb_bc_sa_htr_test.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/tb_bc_sa_htr_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity tb_bc_sa_htr_test
-- Compiling architecture beh of tb_bc_sa_htr_test
-- Compiling configuration cfg_tb_bc_sa_htr_test
-- Loading entity tb_bc_sa_htr_test
-- Loading architecture beh of tb_bc_sa_htr_test
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading entity bc_sa_htr_test

} {} {}} C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr_subtractor.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr_subtractor.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fsfb_corr_subtractor
-- Compiling architecture syn of fsfb_corr_subtractor

} {} {}} C:/mce/cards/library/components/source/rtl/counter.vhd {2 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/counter.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity counter
-- Compiling architecture behav of counter
** Warning: C:/mce/cards/library/components/source/rtl/counter.vhd(108): Synthesis Warning: Signal 'count_i' appears in the sensitivity list of process 'line__108', but it is not used in the clock or reset expressions.
** Warning: C:/mce/cards/library/components/source/rtl/counter.vhd(108): Synthesis Warning: Signal 'count_new' appears in the sensitivity list of process 'line__108', but it is not used in the clock or reset expressions.
** Warning: [5] C:/mce/cards/library/components/source/rtl/counter.vhd(78): Nonresolved signal 'count_reset' may have multiple sources.
  Drivers:
    C:/mce/cards/library/components/source/rtl/counter.vhd(85):Conditional signal assignment line__85
    C:/mce/cards/library/components/source/rtl/counter.vhd(89):Conditional signal assignment line__89
** Warning: [5] C:/mce/cards/library/components/source/rtl/counter.vhd(79): Nonresolved signal 'count_new' may have multiple sources.
  Drivers:
    C:/mce/cards/library/components/source/rtl/counter.vhd(93):Conditional signal assignment line__93
    C:/mce/cards/library/components/source/rtl/counter.vhd(97):Conditional signal assignment line__97
    C:/mce/cards/library/components/source/rtl/counter.vhd(101):Conditional signal assignment line__101
    C:/mce/cards/library/components/source/rtl/counter.vhd(105):Conditional signal assignment line__105

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/dynamic_manager_data_path.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/dynamic_manager_data_path.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity dynamic_manager_data_path
-- Compiling architecture rtl of dynamic_manager_data_path

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Loading package issue_reply_pack
-- Compiling package reply_queue_pack

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_sub29.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_sub29.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fsfb_calc_sub29
-- Compiling architecture syn of fsfb_calc_sub29

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_rx.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_rx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package altera_mf_components
-- Loading package command_pack
-- Loading package component_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Loading package issue_reply_pack
-- Compiling entity fibre_rx
-- Compiling architecture rtl of fibre_rx

} {} {}} C:/mce/cards/library/components/source/rtl/reg.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/reg.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity reg
-- Compiling architecture behav of reg

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/ram_1x64.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/ram_1x64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_1x64
-- Compiling architecture syn of ram_1x64

} {} {}} C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr_multiplier.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr_multiplier.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fsfb_corr_multiplier
-- Compiling architecture syn of fsfb_corr_multiplier

} {} {}} C:/mce/cards/all_cards/async/source/tb/tb_rs232_rx.vhd {2 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/all_cards/async/source/tb/tb_rs232_rx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_rs232_rx
-- Compiling architecture beh of tb_rs232_rx
** Warning: [4] C:/mce/cards/all_cards/async/source/tb/tb_rs232_rx.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_io_controller.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_io_controller.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_io_controller
-- Compiling architecture rtl of fsfb_io_controller

} {} {}} C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_spi_if.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_spi_if.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package offset_ctrl_pack
-- Compiling entity offset_spi_if
-- Compiling architecture rtl of offset_spi_if

} {} {}} C:/mce/cards/clk_card/backplane_id_thermo/source/rtl/backplane_id_thermo.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/backplane_id_thermo/source/rtl/backplane_id_thermo.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package component_pack
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity backplane_id_thermo
-- Compiling architecture behav of backplane_id_thermo

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_queue_tpram.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_queue_tpram.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity cmd_queue_tpram
-- Compiling architecture syn of cmd_queue_tpram

} {} {}} C:/mce/cards/library/components/source/rtl/sync_fifo_rx.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/sync_fifo_rx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity sync_fifo_rx
-- Compiling architecture syn of sync_fifo_rx

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_multiplier.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_multiplier.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_multiplier
-- Compiling architecture syn of fsfb_calc_multiplier

} {} {}} C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_wishbone.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_wishbone.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity dispatch_wishbone
-- Compiling architecture rtl of dispatch_wishbone

} {} {}} C:/mce/cards/all_cards/async/source/rtl/lvds_rx.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/async/source/rtl/lvds_rx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package altera_mf_components
-- Loading package component_pack
-- Compiling entity lvds_rx
-- Compiling architecture rtl of lvds_rx

} {} {}} C:/mce/cards/library/components/source/rtl/tri_state_buf.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/tri_state_buf.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity tri_state_buf
-- Compiling architecture rtl of tri_state_buf

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_add_sub32.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_add_sub32.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_add_sub32
-- Compiling architecture syn of fsfb_calc_add_sub32

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_manager_data_path.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_manager_data_path.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity coadd_manager_data_path
-- Compiling architecture beh of coadd_manager_data_path

} {} {}} C:/mce/cards/library/components/source/rtl/us_timer.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/us_timer.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Compiling entity us_timer
-- Compiling architecture behav of us_timer

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/reply_translator.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/reply_translator.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package component_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Loading package issue_reply_pack
-- Compiling entity reply_translator
-- Compiling architecture rtl of reply_translator

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_dynamic_manager_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_dynamic_manager_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity coadd_dynamic_manager_ctrl
-- Compiling architecture timing_beh of coadd_dynamic_manager_ctrl

} {} {}} C:/mce/cards/bias_card/test/source/bc_test_reset.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_test_reset.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity bc_test_reset
-- Compiling architecture behaviour of bc_test_reset

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_sample_coadd_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_sample_coadd_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package adc_sample_coadd_pack

} {} {}} C:/mce/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity sram_ctrl
-- Compiling architecture behav of sram_ctrl

} {} {}} C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package offset_ctrl_pack
-- Compiling entity offset_ctrl
-- Compiling architecture struct of offset_ctrl

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_calc
-- Compiling architecture struct of fsfb_calc

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue_receive.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue_receive.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package async_pack
-- Compiling entity reply_queue_receive
-- Compiling architecture rtl of reply_queue_receive

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_sample_coadd.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_sample_coadd.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity adc_sample_coadd
-- Compiling architecture struct of adc_sample_coadd

} {} {}} C:/mce/cards/clk_card/ret_dat/source/rtl/ret_dat_wbs.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/ret_dat/source/rtl/ret_dat_wbs.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Compiling entity ret_dat_wbs
-- Compiling architecture rtl of ret_dat_wbs

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/pid_ram.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/pid_ram.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity pid_ram
-- Compiling architecture syn of pid_ram

} {} {}} C:/mce/cards/readout_card/readout_card/source/rtl/readout_card_stratix_iii.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/readout_card/source/rtl/readout_card_stratix_iii.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity readout_card_stratix_iii
-- Compiling architecture top of readout_card_stratix_iii

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_wn_queue.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_wn_queue.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fsfb_wn_queue
-- Compiling architecture syn of fsfb_wn_queue

} {} {}} C:/mce/cards/all_cards/spi_dac_ctrl/source/rtl/spi_dac_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/all_cards/spi_dac_ctrl/source/rtl/spi_dac_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Compiling entity spi_dac_ctrl
-- Compiling architecture struct of spi_dac_ctrl

} {} {}} C:/mce/cards/readout_card/pll/source/rtl/adc_pll_stratix_iii.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/pll/source/rtl/adc_pll_stratix_iii.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity adc_pll_stratix_iii
-- Compiling architecture syn of adc_pll_stratix_iii

} {} {}} C:/mce/cards/all_cards/leds/source/rtl/leds.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/leds/source/rtl/leds.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Compiling entity leds
-- Compiling architecture rtl of leds

} {} {}} C:/mce/cards/bias_card/bias_card/source/rtl/bias_card_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/bias_card/bias_card/source/rtl/bias_card_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Compiling package bias_card_pack

} {} {}} C:/mce/cards/library/components/source/rtl/parallel_crc.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/parallel_crc.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity parallel_crc
-- Compiling architecture behav of parallel_crc

} {} {}} C:/mce/cards/all_cards/all_cards/source/rtl/all_cards.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/all_cards/source/rtl/all_cards.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Compiling entity all_cards
-- Compiling architecture rtl of all_cards

} {} {}} C:/mce/cards/library/sys_param/source/rtl/general_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/sys_param/source/rtl/general_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package general_pack

} {} {}} C:/mce/cards/clk_card/dv_rx/source/rtl/dv_rx.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/dv_rx/source/rtl/dv_rx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Compiling entity dv_rx
-- Compiling architecture top of dv_rx

} {} {}} C:/mce/cards/readout_card/wbs_frame_data/source/rtl/rectangle_ram_bank.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_frame_data/source/rtl/rectangle_ram_bank.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity rectangle_ram_bank
-- Compiling architecture syn of rectangle_ram_bank

} {} {}} C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/ram_16x16.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/ram_16x16.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_16x16
-- Compiling architecture syn of ram_16x16

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/tb/tb_dynamic_manager_data_path.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/tb/tb_dynamic_manager_data_path.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity tb_dynamic_manager_data_path
-- Compiling architecture beh of tb_dynamic_manager_data_path

} {} {}} C:/mce/cards/library/components/source/rtl/shift_reg.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/shift_reg.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity shift_reg
-- Compiling architecture behav of shift_reg

} {} {}} C:/mce/cards/library/components/source/rtl/smb_master.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/smb_master.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Compiling entity smb_master
-- Compiling architecture behav of smb_master

} {} {}} C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package sa_bias_ctrl_pack
-- Compiling entity sa_bias_ctrl
-- Compiling architecture struct of sa_bias_ctrl

} {} {}} C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_corr_pack
-- Compiling entity fsfb_corr
-- Compiling architecture rtl of fsfb_corr

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_proc_pidz.vhd {1 {vcom -work work -2008 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_proc_pidz.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_proc_pidz
-- Compiling architecture rtl of fsfb_proc_pidz

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd {1 {vcom -work work -2008 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Loading package issue_reply_pack
-- Compiling entity cmd_translator
-- Compiling architecture rtl of cmd_translator

} {} {}} C:/mce/cards/bias_card/test/source/bc_dac_xtalk_test.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_dac_xtalk_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Loading package bc_test_pack
-- Compiling entity bc_dac_xtalk_test_wrapper
-- Compiling architecture rtl of bc_dac_xtalk_test_wrapper

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_serdes.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_serdes.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity adc_serdes
-- Compiling architecture syn of adc_serdes

} {} {}} C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/ram_16x64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/ram_16x64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_16x64
-- Compiling architecture syn of ram_16x64

} {} {}} C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tpram_14bit_x_64
-- Compiling architecture syn of tpram_14bit_x_64

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/ram_8x64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/ram_8x64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_8x64
-- Compiling architecture syn of ram_8x64

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_tx.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_tx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package altera_mf_components
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package component_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Loading package issue_reply_pack
-- Compiling entity fibre_tx
-- Compiling architecture rtl of fibre_tx

} {} {}} C:/mce/cards/clk_card/pll/source/rtl/pll.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/pll/source/rtl/pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity pll
-- Compiling architecture syn of pll

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/raw_dat_bank.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/raw_dat_bank.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity raw_dat_bank
-- Compiling architecture syn of raw_dat_bank

} {} {}} C:/mce/cards/readout_card/fsfb_ctrl/source/rtl/fsfb_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_ctrl/source/rtl/fsfb_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package fsfb_ctrl_pack

} {} {}} C:/mce/cards/addr_card/test/source/ac_test.vhd {0 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/addr_card/test/source/ac_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package ascii_pack
-- Loading package async_pack
** Error: (vcom-11) Could not find work.ac_test_pack.
** Error: C:/mce/cards/addr_card/test/source/ac_test.vhd(98): (vcom-1195) Cannot find expanded name "work.ac_test_pack".
** Error: C:/mce/cards/addr_card/test/source/ac_test.vhd(98): Unknown expanded name.
** Error: C:/mce/cards/addr_card/test/source/ac_test.vhd(100): VHDL Compiler exiting

} {10.0 14.0} {}} C:/mce/cards/library/components/source/rtl/counter_xstep.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/counter_xstep.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity counter_xstep
-- Compiling architecture behav of counter_xstep

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder31.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder31.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fsfb_calc_adder31
-- Compiling architecture syn of fsfb_calc_adder31

} {} {}} C:/mce/cards/readout_card/readout_card/source/rtl/readout_card.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/readout_card/source/rtl/readout_card.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity readout_card
-- Compiling architecture top of readout_card

} {} {}} C:/mce/cards/library/components/source/rtl/binary_counter.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/binary_counter.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity binary_counter
-- Compiling architecture behav of binary_counter

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/tb/pidz_queue.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/tb/pidz_queue.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity pidz_queue
-- Compiling architecture syn of pidz_queue

} {} {}} C:/mce/cards/all_cards/async/source/rtl/rs232_rx.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/async/source/rtl/rs232_rx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package altera_mf_components
-- Loading package component_pack
-- Compiling entity rs232_rx
-- Compiling architecture rtl of rs232_rx

} {} {}} C:/mce/cards/library/components/source/rtl/fast2slow_clk_domain_crosser.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/library/components/source/rtl/fast2slow_clk_domain_crosser.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fast2slow_clk_domain_crosser
-- Compiling architecture rtl of fast2slow_clk_domain_crosser

} {} {}} C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Compiling entity dispatch_cmd_receive
-- Compiling architecture rtl of dispatch_cmd_receive

} {} {}} C:/mce/cards/library/components/source/rtl/lfsr.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/lfsr.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity lfsr
-- Compiling architecture behav of lfsr

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/misc_banks_admin.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/misc_banks_admin.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity misc_banks_admin
-- Compiling architecture rtl of misc_banks_admin

} {} {}} C:/mce/cards/bias_card/test/source/bc_test.vhd {2 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package ascii_pack
-- Loading package async_pack
-- Loading package bc_test_pack
-- Compiling entity bc_test
-- Compiling architecture behaviour of bc_test
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(456): Case choice must be a locally static expression.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(457): Case choice must be a locally static expression.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(458): Case choice must be a locally static expression.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(459): Case choice must be a locally static expression.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(460): Case choice must be a locally static expression.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(461): Case choice must be a locally static expression.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(462): Case choice must be a locally static expression.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(494): (vcom-1400) Synthesis Warning: Signal "status_done" is read in the process but is not in the sensitivity list.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(430): (vcom-1401) Synthesis Warning: Signal "sa_htr1_done" is in the sensitivity list but is not read in the process.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(430): (vcom-1401) Synthesis Warning: Signal "sa_htr2_done" is in the sensitivity list but is not read in the process.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(586): (vcom-1400) Synthesis Warning: Signal "ramp_msg" is read in the process but is not in the sensitivity list.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(627): (vcom-1400) Synthesis Warning: Signal "status_reg" is read in the process but is not in the sensitivity list.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(628): (vcom-1400) Synthesis Warning: Signal "status" is read in the process but is not in the sensitivity list.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(629): (vcom-1400) Synthesis Warning: Signal "pass_msg" is read in the process but is not in the sensitivity list.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(631): (vcom-1400) Synthesis Warning: Signal "fail_msg" is read in the process but is not in the sensitivity list.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(648): Synthesis Warning: Signal 'status_ena' appears in the sensitivity list of process 'gen_status_done', but it is not used in the clock or reset expressions.

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_proc_ramp.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_proc_ramp.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_proc_ramp
-- Loading package std_logic_signed
-- Compiling architecture rtl of fsfb_proc_ramp

} {} {}} C:/mce/cards/all_cards/reset_clr/source/rtl/reset_clr.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/all_cards/reset_clr/source/rtl/reset_clr.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity reset_clr
-- Compiling architecture rtl of reset_clr

} {} {}} C:/mce/cards/library/components/source/rtl/one_wire_master.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/one_wire_master.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Compiling entity one_wire_master
-- Compiling architecture behav of one_wire_master

} {} {}} C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package component_pack
-- Compiling entity frame_timing
-- Compiling architecture beh of frame_timing

} {} {}} C:/mce/cards/bias_card/test/source/bc_sqwave_domain_crosser.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_sqwave_domain_crosser.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity bc_sqwave_domain_crosser
-- Compiling architecture rtl of bc_sqwave_domain_crosser

} {} {}} C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tpram_32bit_x_64
-- Compiling architecture syn of tpram_32bit_x_64

} {} {}} C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package bias_card_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling entity bc_dac_ctrl_wbs
-- Compiling architecture rtl of bc_dac_ctrl_wbs

} {} {}} C:/mce/cards/library/components/source/rtl/hex2ascii.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/hex2ascii.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity hex2ascii
-- Compiling architecture behav of hex2ascii

} {} {}} C:/mce/cards/addr_card/addr_card/source/rtl/addr_card.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/addr_card/source/rtl/addr_card.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Compiling entity addr_card
-- Compiling architecture top of addr_card

} {} {}} C:/mce/cards/clk_card/subarray_id/source/rtl/subarray_id.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/subarray_id/source/rtl/subarray_id.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Compiling entity subarray_id
-- Compiling architecture rtl of subarray_id

} {} {}} C:/mce/cards/library/components/source/rtl/sync_fifo_tx.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/sync_fifo_tx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity sync_fifo_tx
-- Compiling architecture syn of sync_fifo_tx

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/flipflop_56.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/flipflop_56.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity flipflop_56
-- Compiling architecture syn of flipflop_56

} {} {}} C:/mce/cards/bias_card/test/source/bc_dac_ramp_test.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_dac_ramp_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Loading package bc_test_pack
-- Compiling entity bc_dac_ramp_test_wrapper
-- Compiling architecture rtl of bc_dac_ramp_test_wrapper

} {} {}} C:/mce/cards/readout_card/pll/source/rtl/rc_pll_stratix_iii.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/pll/source/rtl/rc_pll_stratix_iii.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity rc_pll_stratix_iii
-- Compiling architecture syn of rc_pll_stratix_iii

} {} {}} C:/mce/cards/all_cards/async/source/rtl/ascii_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/all_cards/async/source/rtl/ascii_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling package ascii_pack
-- Compiling package body ascii_pack
-- Loading package ascii_pack

} {} {}} C:/mce/cards/readout_card/flux_loop_ctrl/source/rtl/flux_loop_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/flux_loop_ctrl/source/rtl/flux_loop_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Compiling package flux_loop_ctrl_pack

} {} {}} C:/mce/cards/readout_card/pll/source/rtl/adc_clk_pll_stratix_iii.vhd {1 {vcom -work work -2002 -explicit -cover s2 -vopt C:/mce/cards/readout_card/pll/source/rtl/adc_clk_pll_stratix_iii.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity adc_clk_pll_stratix_iii
-- Compiling architecture syn of adc_clk_pll_stratix_iii

} {} {}} C:/mce/cards/all_cards/async/source/rtl/lvds_tx.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/async/source/rtl/lvds_tx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Compiling entity lvds_tx
-- Compiling architecture rtl of lvds_tx

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_filter_storage.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_filter_storage.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fsfb_filter_storage
-- Compiling architecture syn of fsfb_filter_storage

} {} {}} C:/mce/cards/bias_card/test/source/bc_sa_htr_test.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_sa_htr_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Compiling entity bc_sa_htr_test
-- Compiling architecture rtl of bc_sa_htr_test

} {} {}} C:/mce/cards/library/components/source/rtl/ns_timer.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/ns_timer.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Compiling entity ns_timer
-- Compiling architecture rtl of ns_timer

} {} {}} C:/mce/cards/bias_card/pll/source/rtl/bc_pll.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/bias_card/pll/source/rtl/bc_pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity bc_pll
-- Compiling architecture syn of bc_pll

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_data.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_data.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity wbs_fb_data
-- Compiling architecture struct of wbs_fb_data

} {} {}} C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Compiling package sync_gen_pack

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder66.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder66.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_adder66
-- Compiling architecture syn of fsfb_calc_adder66

} {} {}} C:/mce/cards/addr_card/pll/source/rtl/ac_pll.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/pll/source/rtl/ac_pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity ac_pll
-- Compiling architecture syn of ac_pll

} {} {}} C:/mce/cards/readout_card/wbs_frame_data/source/rtl/wbs_frame_data.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_frame_data/source/rtl/wbs_frame_data.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package textio
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package wbs_frame_data_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_corr_pack
-- Compiling entity wbs_frame_data
-- Compiling architecture rtl of wbs_frame_data

} {} {}} C:/mce/cards/library/components/source/rtl/three_wire_master.vhd {1 {vcom -work components -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/three_wire_master.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Compiling entity three_wire_master
-- Compiling architecture behav of three_wire_master

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_40x64
-- Compiling architecture syn of ram_40x64

} {} {}} C:/mce/cards/readout_card/fsfb_ctrl/source/rtl/fsfb_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_ctrl/source/rtl/fsfb_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling entity fsfb_ctrl
-- Compiling architecture rtl of fsfb_ctrl

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue_sequencer.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue_sequencer.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Loading package issue_reply_pack
-- Loading package reply_queue_pack
-- Compiling entity reply_queue_sequencer
-- Compiling architecture rtl of reply_queue_sequencer

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/issue_reply_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/issue_reply_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Compiling package issue_reply_pack

} {} {}} C:/mce/cards/addr_card/addr_card/source/rtl/addr_card_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/addr_card/source/rtl/addr_card_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package addr_card_pack

} {} {}} C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_clk_domain_crosser.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_clk_domain_crosser.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity sa_bias_clk_domain_crosser
-- Compiling architecture rtl of sa_bias_clk_domain_crosser

} {} {}} C:/mce/cards/library/sys_param/source/rtl/wishbone_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/sys_param/source/rtl/wishbone_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Compiling package wishbone_pack

} {} {}} C:/mce/cards/library/components/source/rtl/serial_crc.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/serial_crc.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity serial_crc
-- Compiling architecture behav of serial_crc

} {} {}} C:/mce/cards/readout_card/flux_loop/source/rtl/flux_loop.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/flux_loop/source/rtl/flux_loop.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity flux_loop
-- Compiling architecture struct of flux_loop

} {} {}} C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package bias_card_pack
-- Compiling package bc_dac_ctrl_pack

} {} {}} C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_spi_if.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_spi_if.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package sa_bias_ctrl_pack
-- Compiling entity sa_bias_spi_if
-- Compiling architecture rtl of sa_bias_spi_if

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_flux_cnt_queue.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_flux_cnt_queue.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity fsfb_flux_cnt_queue
-- Compiling architecture syn of fsfb_flux_cnt_queue

} {} {}} C:/mce/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package sram_ctrl_pack

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/flipflop_112.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/flipflop_112.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity flipflop_112
-- Compiling architecture syn of flipflop_112

} {} {}} C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package bias_card_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling entity bc_dac_ctrl
-- Compiling architecture rtl of bc_dac_ctrl

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/raw_dat_manager_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/raw_dat_manager_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity raw_dat_manager_ctrl
-- Compiling architecture timing_beh of raw_dat_manager_ctrl

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_processor.vhd {0 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_processor.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package textio
-- Loading package std_logic_textio
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity tb_fsfb_processor
-- Compiling architecture test of tb_fsfb_processor
** Warning: C:/mce/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_processor.vhd(112): (vcom-1236) Shared variables must be of a protected type.
** Error: C:/mce/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_processor.vhd(480): (vcom-1035) Formal port "current_qterm_dat_i" has OPEN or no actual associated with it.
** Error: C:/mce/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_processor.vhd(480): (vcom-1035) Formal port "filter_coeff0_i" has OPEN or no actual associated with it.
** Error: C:/mce/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_processor.vhd(480): (vcom-1035) Formal port "filter_coeff1_i" has OPEN or no actual associated with it.
** Error: C:/mce/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_processor.vhd(480): (vcom-1035) Formal port "filter_coeff2_i" has OPEN or no actual associated with it.
** Error: C:/mce/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_processor.vhd(480): (vcom-1035) Formal port "filter_coeff3_i" has OPEN or no actual associated with it.
** Error: C:/mce/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_processor.vhd(480): (vcom-1035) Formal port "filter_coeff4_i" has OPEN or no actual associated with it.
** Error: C:/mce/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_processor.vhd(480): (vcom-1035) Formal port "filter_coeff5_i" has OPEN or no actual associated with it.
** Error: C:/mce/cards/readout_card/fsfb_calc/source/tb/tb_fsfb_processor.vhd(603): VHDL Compiler exiting

} {18.0 26.0} {}} C:/mce/cards/clk_card/pll/source/rtl/manch_pll.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/pll/source/rtl/manch_pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity manch_pll
-- Compiling architecture syn of manch_pll

} {} {}} C:/mce/cards/readout_card/flux_loop/source/rtl/raw_ram_bank.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/flux_loop/source/rtl/raw_ram_bank.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity raw_ram_bank
-- Compiling architecture syn of raw_ram_bank

} {} {}} C:/mce/cards/bias_card/test/source/bc_test_pack.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_test_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package bc_test_pack

} {} {}} C:/mce/cards/readout_card/flux_loop/source/rtl/flux_loop_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/flux_loop/source/rtl/flux_loop_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Compiling package flux_loop_pack

} {} {}} C:/mce/cards/all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package component_pack
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity fpga_thermo
-- Compiling architecture rtl of fpga_thermo

} {} {}} C:/mce/cards/clk_card/config_fpga/source/rtl/jtag_data_bank.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/config_fpga/source/rtl/jtag_data_bank.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity jtag_data_bank
-- Compiling architecture syn of jtag_data_bank

} {} {}} C:/mce/cards/all_cards/id_thermo/source/rtl/id_thermo.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/id_thermo/source/rtl/id_thermo.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package component_pack
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity id_thermo
-- Compiling architecture behav of id_thermo

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/adc_offset_banks_admin.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/adc_offset_banks_admin.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity adc_offset_banks_admin
-- Compiling architecture rtl of adc_offset_banks_admin

} {} {}} C:/mce/cards/library/components/source/rtl/wb_slave.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/wb_slave.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity wb_slave
-- Compiling architecture behav of wb_slave

} {} {}} C:/mce/cards/clk_card/clk_card/source/rtl/clk_card_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/clk_card/source/rtl/clk_card_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Compiling package clk_card_pack

} {} {}} C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_core.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_core.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Compiling entity sync_gen_core
-- Compiling architecture beh of sync_gen_core

} {} {}} C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Loading package sync_gen_pack
-- Compiling entity sync_gen
-- Compiling architecture beh of sync_gen

} {} {}} C:/mce/cards/library/components/source/rtl/component_pack.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/component_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package component_pack

} {} {}} C:/mce/cards/readout_card/flux_loop_ctrl/source/rtl/flux_loop_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/flux_loop_ctrl/source/rtl/flux_loop_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling entity flux_loop_ctrl
-- Compiling architecture struct of flux_loop_ctrl

} {} {}} C:/mce/cards/system/test/source/rtl/system_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/system/test/source/rtl/system_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package bias_card_pack
-- Loading package readout_card_pack
-- Compiling package system_pack

} {} {}} C:/mce/cards/clk_card/cc_reset/source/rtl/cc_reset_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/cc_reset/source/rtl/cc_reset_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package cc_reset_pack

} {} {}} C:/mce/cards/all_cards/async/source/rtl/rs232_tx.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/async/source/rtl/rs232_tx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Compiling entity rs232_tx
-- Compiling architecture rtl of rs232_tx

} {} {}} C:/mce/cards/bias_card/test/source/bc_test_pll.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_test_pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity bc_test_pll
-- Compiling architecture syn of bc_test_pll

} {} {}} C:/mce/cards/library/components/source/rtl/tri_state_buf_vec.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/tri_state_buf_vec.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity tri_state_buf_vec
-- Compiling architecture rtl of tri_state_buf_vec

} {} {}} C:/mce/cards/all_cards/watchdog/source/rtl/watchdog.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/watchdog/source/rtl/watchdog.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity watchdog
-- Compiling architecture rtl of watchdog

} {} {}} C:/mce/cards/all_cards/async/source/rtl/async_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/async/source/rtl/async_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package async_pack

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_storage.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_storage.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity coadd_storage
-- Compiling architecture syn of coadd_storage

} {} {}} C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package sa_bias_ctrl_pack

} {} {}} C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package fsfb_corr_pack

} {} {}} C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package addr_card_pack
-- Loading package frame_timing_pack
-- Compiling package ac_dac_ctrl_pack

} {} {}} C:/mce/cards/readout_card/wbs_frame_data/source/rtl/wbs_frame_data_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_frame_data/source/rtl/wbs_frame_data_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling package wbs_frame_data_pack

} {} {}} C:/mce/cards/clk_card/cc_reset/source/rtl/cc_reset.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/cc_reset/source/rtl/cc_reset.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package cc_reset_pack
-- Loading package component_pack
-- Compiling entity cc_reset
-- Compiling architecture rtl of cc_reset

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder29.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder29.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fsfb_calc_adder29
-- Compiling architecture syn of fsfb_calc_adder29

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/ram_14x64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/ram_14x64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_14x64
-- Compiling architecture syn of ram_14x64

} {} {}} C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_core.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt {C:\mce\cards\bias_card\bc_dac_ctrl\source\rtl\bc_dac_ctrl_core.vhd}
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package bias_card_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling entity bc_dac_ctrl_core
-- Compiling architecture rtl of bc_dac_ctrl_core

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_storage.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_storage.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity wbs_fb_storage
-- Compiling architecture syn of wbs_fb_storage

} {} {}} C:/mce/cards/clk_card/clk_card/source/rtl/clk_card.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/clk_card/source/rtl/clk_card.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Compiling entity clk_card
-- Compiling architecture top of clk_card

} {} {}} C:/mce/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity dip_switch
-- Compiling architecture behav of dip_switch

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_data_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_data_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Compiling package wbs_fb_data_pack
-- Compiling package body wbs_fb_data_pack
-- Loading package wbs_fb_data_pack

} {} {}} C:/mce/cards/clk_card/test/source/cc_test_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/test/source/cc_test_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package cc_test_pack

} {} {}} C:/mce/cards/library/components/source/rtl/prand.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/prand.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity prand
-- Compiling architecture behaviour of prand

} {} {}} C:/mce/cards/bias_card/bias_card/source/rtl/bias_card.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/bias_card/bias_card/source/rtl/bias_card.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package bias_card_pack
-- Compiling entity bias_card
-- Compiling architecture top of bias_card

} {} {}} C:/mce/cards/library/components/source/rtl/write_spi_with_cs.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/write_spi_with_cs.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package component_pack
-- Compiling entity write_spi_with_cs
-- Compiling architecture rtl of write_spi_with_cs

} {} {}} C:/mce/cards/bias_card/test/source/bc_dac_ctrl_test.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Loading package bc_test_pack
-- Compiling entity bc_dac_ctrl_test_wrapper
-- Compiling architecture rtl of bc_dac_ctrl_test_wrapper

} {} {}} C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_clk_domain_crosser.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_clk_domain_crosser.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity offset_clk_domain_crosser
-- Compiling architecture rtl of offset_clk_domain_crosser

} {} {}} C:/mce/cards/library/sys_param/source/rtl/data_types_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/sys_param/source/rtl/data_types_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package data_types_pack

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_fltr_regs.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_fltr_regs.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_fltr_regs
-- Compiling architecture rtl of fsfb_fltr_regs

} {} {}} C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Compiling entity dispatch_reply_transmit
-- Compiling architecture rtl of dispatch_reply_transmit

} {} {}} C:/mce/cards/readout_card/pll/source/rtl/rc_pll.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/pll/source/rtl/rc_pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity rc_pll
-- Compiling architecture syn of rc_pll

} {} {}} C:/mce/cards/clk_card/ret_dat/source/rtl/awg_data_bank.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/ret_dat/source/rtl/awg_data_bank.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity awg_data_bank
-- Compiling architecture syn of awg_data_bank

} {} {}} C:/mce/cards/library/components/source/rtl/slave_ctrl.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/slave_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity slave_ctrl
-- Compiling architecture rtl of slave_ctrl

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/issue_reply.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/issue_reply.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package clk_card_pack
-- Loading package issue_reply_pack
-- Compiling entity issue_reply
-- Compiling architecture rtl of issue_reply

} {} {}}
