$date
	Sun Oct 23 00:14:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#413571
b11010 !
1"
#413574
b11010 &
b11010 %
1$
#413575
0"
#413578
b1101 &
b1101 %
#413582
b101000 &
b101000 %
#413586
b10100 &
b10100 %
#413590
b1010 &
b1010 %
#413594
b101 &
b101 %
#413598
b10000 &
b10000 %
#413602
b1000 &
b1000 %
#413606
b100 &
b100 %
#413610
b10 &
b10 %
#413614
b1 &
1#
b1 %
#413618
b0 &
b0 %
0#
0$
#1409691
b10100 !
1"
#1409694
b10100 &
b10100 %
1$
#1409695
0"
#1409698
b1010 &
b1010 %
#1409702
b101 &
b101 %
#1409706
b10000 &
b10000 %
#1409710
b1000 &
b1000 %
#1409714
b100 &
b100 %
#1409718
b10 &
b10 %
#1409722
b1 &
b1 %
1#
#1409726
b0 &
0#
b0 %
0$
#2465209
b1100 !
1"
#2465210
b1100 &
b1100 %
1$
#2465211
0"
#2465214
b110 &
b110 %
#2465218
b11 &
b11 %
#2465222
b1010 &
b1010 %
#2465226
b101 &
b101 %
#2465230
b10000 &
b10000 %
#2465234
b1000 &
b1000 %
#2465238
b100 &
b100 %
#2465242
b10 &
b10 %
#2465246
b1 &
1#
b1 %
#2465250
b0 &
b0 %
0#
0$
#4500012
