Time resolution is 1 ps
$finish called at time : 70 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/lab1/4BitIncrementor/4BitIncrementor.srcs/sim_1/new/incrementor_4bit_tb.v" Line 48
