{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699908676625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699908676626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 21:51:16 2023 " "Processing started: Mon Nov 13 21:51:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699908676626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699908676626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off compas -c compas " "Command: quartus_map --read_settings_files=on --write_settings_files=off compas -c compas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699908676626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699908677165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699908677165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mae.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mae.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE-bhv " "Found design unit 1: MAE-bhv" {  } { { "MAE.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/MAE.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699908699724 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE " "Found entity 1: MAE" {  } { { "MAE.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/MAE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699908699724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699908699724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-bhv " "Found design unit 1: pwm-bhv" {  } { { "pwm.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/pwm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699908699727 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/pwm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699908699727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699908699727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compas-bhv " "Found design unit 1: compas-bhv" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/compas.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699908699730 ""} { "Info" "ISGN_ENTITY_NAME" "1 compas " "Found entity 1: compas" {  } { { "compas.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/compas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699908699730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699908699730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-comp " "Found design unit 1: compteur-comp" {  } { { "compteur.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/compteur.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699908699732 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "compteur.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/compteur.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699908699732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699908699732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider10khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider10khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider10khz-bhv " "Found design unit 1: divider10khz-bhv" {  } { { "divider10khz.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/divider10khz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699908699735 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider10khz " "Found entity 1: divider10khz" {  } { { "divider10khz.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/divider10khz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699908699735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699908699735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8Bit-bhv " "Found design unit 1: Register8Bit-bhv" {  } { { "Register8Bit.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/Register8Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699908699738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8Bit " "Found entity 1: Register8Bit" {  } { { "Register8Bit.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/Register8Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699908699738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699908699738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider1khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider1khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider1khz-bhv " "Found design unit 1: divider1khz-bhv" {  } { { "divider1khz.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/divider1khz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699908699741 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider1khz " "Found entity 1: divider1khz" {  } { { "divider1khz.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/divider1khz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699908699741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699908699741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "compas " "Elaborating entity \"compas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699908699803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider10khz divider10khz:div10k " "Elaborating entity \"divider10khz\" for hierarchy \"divider10khz:div10k\"" {  } { { "compas.vhd" "div10k" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/compas.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699908699809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:compt " "Elaborating entity \"compteur\" for hierarchy \"compteur:compt\"" {  } { { "compas.vhd" "compt" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/compas.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699908699812 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset compteur.vhd(20) " "VHDL Process Statement warning at compteur.vhd(20): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compteur.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/compteur.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699908699814 "|compas|compteur:compt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:pmw " "Elaborating entity \"pwm\" for hierarchy \"pwm:pmw\"" {  } { { "compas.vhd" "pmw" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/compas.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699908699815 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "freq pwm.vhd(19) " "VHDL Signal Declaration warning at pwm.vhd(19): used explicit default value for signal \"freq\" because signal was never assigned a value" {  } { { "pwm.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/pwm.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699908699817 "|compas|pwm:pmw"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "duty pwm.vhd(20) " "VHDL Signal Declaration warning at pwm.vhd(20): used explicit default value for signal \"duty\" because signal was never assigned a value" {  } { { "pwm.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/pwm.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699908699817 "|compas|pwm:pmw"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "period pwm.vhd(21) " "VHDL Signal Declaration warning at pwm.vhd(21): used explicit default value for signal \"period\" because signal was never assigned a value" {  } { { "pwm.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/pwm.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699908699818 "|compas|pwm:pmw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp pwm.vhd(43) " "VHDL Process Statement warning at pwm.vhd(43): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/pwm.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699908699818 "|compas|pwm:pmw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAE MAE:machine " "Elaborating entity \"MAE\" for hierarchy \"MAE:machine\"" {  } { { "compas.vhd" "machine" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/compas.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699908699818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8Bit Register8Bit:regis " "Elaborating entity \"Register8Bit\" for hierarchy \"Register8Bit:regis\"" {  } { { "compas.vhd" "regis" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/compas.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699908699821 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Register8Bit.vhd(17) " "VHDL Process Statement warning at Register8Bit.vhd(17): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register8Bit.vhd" "" { Text "C:/Users/DELL/Desktop/VHDL project/compasse/Register8Bit.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699908699824 "|compas|Register8Bit:regis"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699908700610 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699908701564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699908701564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699908701778 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699908701778 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699908701778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699908701778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699908701803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 21:51:41 2023 " "Processing ended: Mon Nov 13 21:51:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699908701803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699908701803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699908701803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699908701803 ""}
