$date
	Fri May  6 14:47:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module CPU $end
$var reg 1 ! clk $end
$upscope $end
$scope module CPU $end
$var wire 16 " instruc [15:0] $end
$upscope $end
$scope module CPU $end
$var reg 8 # pc [7:0] $end
$upscope $end
$scope module CPU $end
$var wire 4 $ opcode [3:0] $end
$upscope $end
$scope module CPU $end
$var reg 1 % regfileWrite $end
$upscope $end
$scope module CPU $end
$var reg 1 & enbuf $end
$upscope $end
$scope module CPU $end
$var reg 1 ' enjump $end
$upscope $end
$scope module CPU $end
$var wire 8 ( regoutA [7:0] $end
$upscope $end
$scope module CPU $end
$var wire 8 ) aluB [7:0] $end
$upscope $end
$scope module CPU $end
$var wire 8 * data [7:0] $end
$upscope $end
$scope module CPU $end
$var wire 2 + flagsStored [1:0] $end
$upscope $end
$enddefinitions $end
#10
$dumpvars
b0 +
bz *
b0 )
b0 (
0'
0&
0%
b0 $
b0 #
b1111 "
1!
$end
#20
0!
#30
b11110110 *
b1010 )
b10 $
b10000010100000 "
b1 #
1!
#31
1&
#32
b11101100 *
b11110110 (
b10 +
1%
#33
0&
0%
#40
0!
#50
bz *
b0 )
b0 (
b0 $
b1111 "
b10 #
1!
#60
0!
#70
b111 *
b111 )
b1 $
b1000001110101 "
b11 #
1!
#71
1&
#72
b1110 *
b111 (
b0 +
1%
#73
0&
0%
#80
0!
#90
b11111101 *
b11110110 (
b1000 $
b1000000000010010 "
b100 #
1!
#91
1&
#92
b10 +
1%
#93
0&
0%
#100
0!
#110
b0 )
b11111101 (
b1 $
b1000000001010 "
b101 #
1!
#111
1&
#112
1%
#113
0&
0%
#120
0!
#130
b0 *
b11110110 )
b11110110 (
b1001 $
b1001000000000000 "
b110 #
1!
#131
1&
#132
b0 )
b0 (
b1 +
1%
#133
0&
0%
#140
0!
#150
bz *
b10100 )
b11111101 (
b0 $
b101001000 "
b111 #
1!
#151
1'
#160
0!
#170
b11110110 *
b1010 )
b0 (
b10 $
0'
b10000010100000 "
b10100 #
1!
#171
1&
#172
b11101100 *
b11110110 (
b10 +
1%
#173
0&
0%
#180
0!
#190
bz *
b0 )
b0 $
b0 "
b10101 #
1!
#191
