INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.srcs/sources_1/ip/mem/sim/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.srcs/sources_1/new/mem_cir_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_cir_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.srcs/sim_1/imports/lab_4/memory_cir_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/lab_4/project_4_2/project_4_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
