{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633720863754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633720863754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 15:20:53 2021 " "Processing started: Fri Oct 08 15:20:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633720863754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633720863754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_pipe -c lab1_pipe " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_pipe -c lab1_pipe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633720863754 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1633720864386 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lab1.sv " "Can't analyze file -- file lab1.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1633720874712 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lab1_tb.v " "Can't analyze file -- file lab1_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1633720874715 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab1_pipe.sv 4 4 " "Using design file lab1_pipe.sv, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_pipe " "Found entity 1: lab1_pipe" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633720874758 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult16x16 " "Found entity 2: mult16x16" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633720874758 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult32x16 " "Found entity 3: mult32x16" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633720874758 ""} { "Info" "ISGN_ENTITY_NAME" "4 addr32p16 " "Found entity 4: addr32p16" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633720874758 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1633720874758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_pipe " "Elaborating entity \"lab1_pipe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633720874759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult16x16 mult16x16:Mult0 " "Elaborating entity \"mult16x16\" for hierarchy \"mult16x16:Mult0\"" {  } { { "lab1_pipe.sv" "Mult0" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633720874776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr32p16 addr32p16:Addr0 " "Elaborating entity \"addr32p16\" for hierarchy \"addr32p16:Addr0\"" {  } { { "lab1_pipe.sv" "Addr0" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633720874785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult32x16 mult32x16:Mult1 " "Elaborating entity \"mult32x16\" for hierarchy \"mult32x16:Mult1\"" {  } { { "lab1_pipe.sv" "Mult1" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633720874792 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633720875702 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633720875939 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "53 " "Design contains 53 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_valid " "Pin \"o_valid\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ready " "Pin \"o_ready\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 20 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[0\] " "Pin \"o_y\[0\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[1\] " "Pin \"o_y\[1\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[2\] " "Pin \"o_y\[2\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[3\] " "Pin \"o_y\[3\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[4\] " "Pin \"o_y\[4\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[5\] " "Pin \"o_y\[5\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[6\] " "Pin \"o_y\[6\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[7\] " "Pin \"o_y\[7\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[8\] " "Pin \"o_y\[8\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[9\] " "Pin \"o_y\[9\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[10\] " "Pin \"o_y\[10\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[11\] " "Pin \"o_y\[11\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[12\] " "Pin \"o_y\[12\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[13\] " "Pin \"o_y\[13\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[14\] " "Pin \"o_y\[14\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[15\] " "Pin \"o_y\[15\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[16\] " "Pin \"o_y\[16\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[17\] " "Pin \"o_y\[17\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[18\] " "Pin \"o_y\[18\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[19\] " "Pin \"o_y\[19\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[20\] " "Pin \"o_y\[20\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[21\] " "Pin \"o_y\[21\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[22\] " "Pin \"o_y\[22\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[23\] " "Pin \"o_y\[23\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[24\] " "Pin \"o_y\[24\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[25\] " "Pin \"o_y\[25\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[26\] " "Pin \"o_y\[26\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[27\] " "Pin \"o_y\[27\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[28\] " "Pin \"o_y\[28\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[29\] " "Pin \"o_y\[29\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[30\] " "Pin \"o_y\[30\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[31\] " "Pin \"o_y\[31\]\" is virtual output pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 24 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ready " "Pin \"i_ready\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 18 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "reset " "Pin \"reset\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_valid " "Pin \"i_valid\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 17 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[0\] " "Pin \"i_x\[0\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[1\] " "Pin \"i_x\[1\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[2\] " "Pin \"i_x\[2\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[3\] " "Pin \"i_x\[3\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[4\] " "Pin \"i_x\[4\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[5\] " "Pin \"i_x\[5\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[6\] " "Pin \"i_x\[6\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[7\] " "Pin \"i_x\[7\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[8\] " "Pin \"i_x\[8\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[9\] " "Pin \"i_x\[9\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[10\] " "Pin \"i_x\[10\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[11\] " "Pin \"i_x\[11\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[12\] " "Pin \"i_x\[12\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[13\] " "Pin \"i_x\[13\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[14\] " "Pin \"i_x\[14\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[15\] " "Pin \"i_x\[15\]\" is virtual input pin" {  } { { "lab1_pipe.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab1/lab1_pipe/lab1_pipe.sv" 22 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1633720876397 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1633720876397 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "3 " "Ignored 3 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_valid~0 " "Ignored Virtual Pin assignment to node \"o_valid~0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633720876399 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "o_y " "Ignored Virtual Pin assignment to \"o_y\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1633720876399 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "i_x " "Ignored Virtual Pin assignment to \"i_x\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1633720876399 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1633720876399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "624 " "Implemented 624 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633720876425 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633720876425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "614 " "Implemented 614 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633720876425 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1633720876425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633720876425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633720876442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 15:21:16 2021 " "Processing ended: Fri Oct 08 15:21:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633720876442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633720876442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633720876442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633720876442 ""}
