{
  "Top": "mmult_hw_wrapped",
  "RtlTop": "mmult_hw_wrapped",
  "RtlPrefix": "",
  "RtlSubPrefix": "mmult_hw_wrapped_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "INPUT_STREAM": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 4, 5, 5>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "INPUT_STREAM",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "OUTPUT_STREAM": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 4, 5, 5>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "OUTPUT_STREAM",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top mmult_hw_wrapped -name mmult_hw_wrapped"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mmult_hw_wrapped"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "67739",
    "Latency": "67738"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mmult_hw_wrapped",
    "Version": "1.0",
    "DisplayName": "Mmult_hw_wrapped",
    "Revision": "2113637868",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mmult_hw_wrapped_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/Archivos_Fuente\/mmult\/mmult_accel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mmult_hw_wrapped_a_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/mmult_hw_wrapped_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/mmult_hw_wrapped_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/mmult_hw_wrapped_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_L1_L2.vhd",
      "impl\/vhdl\/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.vhd",
      "impl\/vhdl\/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.vhd",
      "impl\/vhdl\/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.vhd",
      "impl\/vhdl\/mmult_hw_wrapped_out_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/mmult_hw_wrapped_regslice_both.vhd",
      "impl\/vhdl\/mmult_hw_wrapped.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mmult_hw_wrapped_a_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/mmult_hw_wrapped_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/mmult_hw_wrapped_fifo_w32_d2_S.v",
      "impl\/verilog\/mmult_hw_wrapped_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_L1_L2.v",
      "impl\/verilog\/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.v",
      "impl\/verilog\/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.v",
      "impl\/verilog\/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.v",
      "impl\/verilog\/mmult_hw_wrapped_out_RAM_AUTO_1R1W.v",
      "impl\/verilog\/mmult_hw_wrapped_regslice_both.v",
      "impl\/verilog\/mmult_hw_wrapped.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mmult_hw_wrapped_v1_0\/data\/mmult_hw_wrapped.mdd",
      "impl\/misc\/drivers\/mmult_hw_wrapped_v1_0\/data\/mmult_hw_wrapped.tcl",
      "impl\/misc\/drivers\/mmult_hw_wrapped_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mmult_hw_wrapped_v1_0\/src\/xmmult_hw_wrapped.c",
      "impl\/misc\/drivers\/mmult_hw_wrapped_v1_0\/src\/xmmult_hw_wrapped.h",
      "impl\/misc\/drivers\/mmult_hw_wrapped_v1_0\/src\/xmmult_hw_wrapped_hw.h",
      "impl\/misc\/drivers\/mmult_hw_wrapped_v1_0\/src\/xmmult_hw_wrapped_linux.c",
      "impl\/misc\/drivers\/mmult_hw_wrapped_v1_0\/src\/xmmult_hw_wrapped_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/mmult_hw_wrapped.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_CONTROL_BUS_",
      "paramPrefix": "C_S_AXI_CONTROL_BUS_",
      "ports": [
        "s_axi_CONTROL_BUS_ARADDR",
        "s_axi_CONTROL_BUS_ARREADY",
        "s_axi_CONTROL_BUS_ARVALID",
        "s_axi_CONTROL_BUS_AWADDR",
        "s_axi_CONTROL_BUS_AWREADY",
        "s_axi_CONTROL_BUS_AWVALID",
        "s_axi_CONTROL_BUS_BREADY",
        "s_axi_CONTROL_BUS_BRESP",
        "s_axi_CONTROL_BUS_BVALID",
        "s_axi_CONTROL_BUS_RDATA",
        "s_axi_CONTROL_BUS_RREADY",
        "s_axi_CONTROL_BUS_RRESP",
        "s_axi_CONTROL_BUS_RVALID",
        "s_axi_CONTROL_BUS_WDATA",
        "s_axi_CONTROL_BUS_WREADY",
        "s_axi_CONTROL_BUS_WSTRB",
        "s_axi_CONTROL_BUS_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CONTROL_BUS:INPUT_STREAM:OUTPUT_STREAM",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "INPUT_STREAM": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "INPUT_STREAM_",
      "ports": [
        "INPUT_STREAM_TDATA",
        "INPUT_STREAM_TDEST",
        "INPUT_STREAM_TID",
        "INPUT_STREAM_TKEEP",
        "INPUT_STREAM_TLAST",
        "INPUT_STREAM_TREADY",
        "INPUT_STREAM_TSTRB",
        "INPUT_STREAM_TUSER",
        "INPUT_STREAM_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "INPUT_STREAM"
        }]
    },
    "OUTPUT_STREAM": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "OUTPUT_STREAM_",
      "ports": [
        "OUTPUT_STREAM_TDATA",
        "OUTPUT_STREAM_TDEST",
        "OUTPUT_STREAM_TID",
        "OUTPUT_STREAM_TKEEP",
        "OUTPUT_STREAM_TLAST",
        "OUTPUT_STREAM_TREADY",
        "OUTPUT_STREAM_TSTRB",
        "OUTPUT_STREAM_TUSER",
        "OUTPUT_STREAM_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "OUTPUT_STREAM"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "INPUT_STREAM_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "INPUT_STREAM_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "INPUT_STREAM_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "INPUT_STREAM_TDEST": {
      "dir": "in",
      "width": "5"
    },
    "INPUT_STREAM_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_STREAM_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_STREAM_TUSER": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_STREAM_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TID": {
      "dir": "in",
      "width": "5"
    },
    "OUTPUT_STREAM_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "OUTPUT_STREAM_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_STREAM_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "OUTPUT_STREAM_TDEST": {
      "dir": "out",
      "width": "5"
    },
    "OUTPUT_STREAM_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_STREAM_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_STREAM_TUSER": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_STREAM_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mmult_hw_wrapped",
      "Instances": [
        {
          "ModuleName": "mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2",
          "InstanceName": "grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_fu_90"
        },
        {
          "ModuleName": "mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5",
          "InstanceName": "grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5_fu_109"
        },
        {
          "ModuleName": "mmult_hw_wrapped_Pipeline_L1_L2",
          "InstanceName": "grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_128"
        },
        {
          "ModuleName": "mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8",
          "InstanceName": "grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8_fu_136"
        }
      ]
    },
    "Info": {
      "mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mmult_hw_wrapped_Pipeline_L1_L2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mmult_hw_wrapped": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.614"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_83_1_VITIS_LOOP_84_2",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "171",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.614"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_96_4_VITIS_LOOP_97_5",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "171",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mmult_hw_wrapped_Pipeline_L1_L2": {
        "Latency": {
          "LatencyBest": "64648",
          "LatencyAvg": "64648",
          "LatencyWorst": "64648",
          "PipelineII": "64648",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.838"
        },
        "Loops": [{
            "Name": "L1_L2",
            "TripCount": "1024",
            "Latency": "64646",
            "PipelineII": "63",
            "PipelineDepth": "198"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "2195",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "2046",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.614"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_113_7_VITIS_LOOP_114_8",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "214",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mmult_hw_wrapped": {
        "Latency": {
          "LatencyBest": "67738",
          "LatencyAvg": "67738",
          "LatencyWorst": "67738",
          "PipelineII": "67739",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.838"
        },
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "1",
          "DSP": "5",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "2424",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "2919",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-09 12:48:44 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
