INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source File/7-segement-module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Segment_7_bit_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Carry_Look_Ahead_Adder
INFO: [VRFC 10-311] analyzing module Carry_Look_Ahead_Adder_Single_Adder
INFO: [VRFC 10-311] analyzing module Carry_Look_Ahead_Adder_Cout_Module
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RippleCarryAdder_t
