/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az208-969
+ date
Thu Apr 15 15:25:04 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1618500304
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Apr 15 2021 (15:16:51)
Run date:          Apr 15 2021 (15:25:05+0000)
Run host:          fv-az208-969.drzo5g135g0edhi2iwase3a0dg.cx.internal.cloudapp.net (pid=101606)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az208-969
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7121236KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=8426bb13-f1d4-b948-bc9c-8d5ad5f88f91, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1043-azure, OSVersion="#45-Ubuntu SMP Fri Mar 19 17:33:38 UTC 2021", HostName=fv-az208-969, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7121236KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00328922 sec
      iterations=10000000... time=0.0338696 sec
      iterations=100000000... time=0.311767 sec
      iterations=400000000... time=1.21606 sec
      iterations=400000000... time=0.917212 sec
      result: 2.67695 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00327772 sec
      iterations=10000000... time=0.0329247 sec
      iterations=100000000... time=0.334357 sec
      iterations=300000000... time=0.990427 sec
      iterations=600000000... time=1.98033 sec
      result: 9.69534 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00215801 sec
      iterations=10000000... time=0.0204948 sec
      iterations=100000000... time=0.205469 sec
      iterations=500000000... time=1.03693 sec
      result: 7.71508 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000196101 sec
      iterations=10000... time=0.00162921 sec
      iterations=100000... time=0.0151874 sec
      iterations=1000000... time=0.152895 sec
      iterations=7000000... time=1.07256 sec
      result: 1.53223 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000549803 sec
      iterations=10000... time=0.00528983 sec
      iterations=100000... time=0.0555066 sec
      iterations=1000000... time=0.507097 sec
      iterations=2000000... time=0.996211 sec
      iterations=4000000... time=1.97881 sec
      result: 4.94702 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.98e-05 sec
      iterations=1000... time=0.0002951 sec
      iterations=10000... time=0.0029877 sec
      iterations=100000... time=0.0300479 sec
      iterations=1000000... time=0.302386 sec
      iterations=4000000... time=1.2121 sec
      result: 81.1024 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.2e-06 sec
      iterations=10... time=4.91e-05 sec
      iterations=100... time=0.000496902 sec
      iterations=1000... time=0.00482533 sec
      iterations=10000... time=0.0479139 sec
      iterations=100000... time=0.486443 sec
      iterations=200000... time=0.984742 sec
      iterations=400000... time=1.97479 sec
      result: 39.8236 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.8e-06 sec
      iterations=10000... time=3.0701e-05 sec
      iterations=100000... time=0.000298201 sec
      iterations=1000000... time=0.00301532 sec
      iterations=10000000... time=0.0307707 sec
      iterations=100000000... time=0.3069 sec
      iterations=400000000... time=1.22752 sec
      result: 0.383601 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.11e-05 sec
      iterations=10000... time=0.000189701 sec
      iterations=100000... time=0.00185751 sec
      iterations=1000000... time=0.0190341 sec
      iterations=10000000... time=0.192372 sec
      iterations=60000000... time=1.14049 sec
      result: 2.37601 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7.00001e-07 sec
      iterations=10... time=6e-06 sec
      iterations=100... time=5.84e-05 sec
      iterations=1000... time=0.000588003 sec
      iterations=10000... time=0.00665003 sec
      iterations=100000... time=0.0604182 sec
      iterations=1000000... time=0.601019 sec
      iterations=2000000... time=1.22872 sec
      result: 40.0025 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.4e-06 sec
      iterations=10... time=9.2701e-05 sec
      iterations=100... time=0.000922804 sec
      iterations=1000... time=0.00924405 sec
      iterations=10000... time=0.0895806 sec
      iterations=100000... time=0.771448 sec
      iterations=200000... time=1.56073 sec
      result: 25.1943 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.6301e-05 sec
      iterations=10... time=0.000203401 sec
      iterations=100... time=0.00199861 sec
      iterations=1000... time=0.0197113 sec
      iterations=10000... time=0.201743 sec
      iterations=50000... time=0.983772 sec
      iterations=100000... time=2.11502 sec
      result: 0.0817015 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.0001232 sec
      iterations=10... time=0.000794304 sec
      iterations=100... time=0.00785724 sec
      iterations=1000... time=0.0831847 sec
      iterations=10000... time=0.958684 sec
      iterations=20000... time=1.85798 sec
      result: 0.13097 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.0107909 sec
      iterations=10... time=0.0853309 sec
      iterations=100... time=0.490538 sec
      iterations=200... time=1.06926 sec
      result: 0.277115 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00304886 sec
      iterations=10000000... time=0.0309279 sec
      iterations=100000000... time=0.30378 sec
      iterations=400000000... time=1.2225 sec
      iterations=400000000... time=0.914032 sec
      result: 2.59347 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00325942 sec
      iterations=10000000... time=0.0332412 sec
      iterations=100000000... time=0.331509 sec
      iterations=300000000... time=0.996253 sec
      iterations=600000000... time=2.0068 sec
      result: 9.56749 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00203336 sec
      iterations=10000000... time=0.0203784 sec
      iterations=100000000... time=0.208104 sec
      iterations=500000000... time=1.03827 sec
      result: 7.70511 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.00016355 sec
      iterations=10000... time=0.00162496 sec
      iterations=100000... time=0.0153131 sec
      iterations=1000000... time=0.153509 sec
      iterations=7000000... time=1.09111 sec
      result: 1.55872 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000486453 sec
      iterations=10000... time=0.00493318 sec
      iterations=100000... time=0.0490016 sec
      iterations=1000000... time=0.495033 sec
      iterations=2000000... time=1.00048 sec
      result: 5.00238 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=3.35e-06 sec
      iterations=100... time=3.005e-05 sec
      iterations=1000... time=0.000296702 sec
      iterations=10000... time=0.00297636 sec
      iterations=100000... time=0.0303593 sec
      iterations=1000000... time=0.312603 sec
      iterations=4000000... time=1.22746 sec
      result: 80.0871 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.25e-06 sec
      iterations=10... time=5.36e-05 sec
      iterations=100... time=0.000554653 sec
      iterations=1000... time=0.00516433 sec
      iterations=10000... time=0.0484798 sec
      iterations=100000... time=0.481512 sec
      iterations=200000... time=1.00107 sec
      result: 39.2795 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.2e-06 sec
      iterations=10000... time=3.04e-05 sec
      iterations=100000... time=0.000312151 sec
      iterations=1000000... time=0.00301992 sec
      iterations=10000000... time=0.0304769 sec
      iterations=100000000... time=0.307909 sec
      iterations=400000000... time=1.23138 sec
      result: 0.384807 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.09e-05 sec
      iterations=10000... time=0.000189051 sec
      iterations=100000... time=0.00190671 sec
      iterations=1000000... time=0.019066 sec
      iterations=10000000... time=0.189823 sec
      iterations=60000000... time=1.14532 sec
      result: 2.38608 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9.5e-07 sec
      iterations=10... time=4.95e-06 sec
      iterations=100... time=4.5201e-05 sec
      iterations=1000... time=0.000448552 sec
      iterations=10000... time=0.00453222 sec
      iterations=100000... time=0.0461561 sec
      iterations=1000000... time=0.47552 sec
      iterations=2000000... time=0.928327 sec
      iterations=4000000... time=1.85148 sec
      result: 53.0948 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=8.265e-05 sec
      iterations=100... time=0.000828904 sec
      iterations=1000... time=0.00805164 sec
      iterations=10000... time=0.0797429 sec
      iterations=100000... time=0.817027 sec
      iterations=200000... time=1.71724 sec
      result: 22.8981 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=5.3e-06 sec
      iterations=10... time=2.83e-05 sec
      iterations=100... time=0.000296202 sec
      iterations=1000... time=0.00265562 sec
      iterations=10000... time=0.0265563 sec
      iterations=100000... time=0.303067 sec
      iterations=400000... time=1.1548 sec
      result: 0.252512 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.535e-05 sec
      iterations=10... time=0.000185301 sec
      iterations=100... time=0.00172566 sec
      iterations=1000... time=0.0191052 sec
      iterations=10000... time=0.177302 sec
      iterations=60000... time=0.79792 sec
      iterations=120000... time=1.77586 sec
      result: 0.394084 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00151426 sec
      iterations=10... time=0.0131885 sec
      iterations=100... time=0.134888 sec
      iterations=800... time=1.18433 sec
      result: 1.00076 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Apr 15 15:26:11 UTC 2021
+ echo Done.
Done.
  Elapsed time: 67.2 s
