#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14ef082d0 .scope module, "baud_tester" "baud_tester" 2 2;
 .timescale 0 0;
v0x14ef1dfd0_0 .var "tbareset", 0 0;
v0x14ef1e080_0 .var "tbclk", 0 0;
v0x14ef1e110_0 .var "tbdivisor", 31 0;
v0x14ef1e1c0_0 .net "tbout", 0 0, L_0x14ef1e3f0;  1 drivers
v0x14ef1e270_0 .var "tbrx", 0 0;
v0x14ef1e340_0 .var "tbstart", 0 0;
S_0x14ef08440 .scope module, "bd" "baud_rate_gen" 2 12, 3 1 0, S_0x14ef082d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 32 "divisor";
    .port_info 4 /INPUT 1 "areset";
    .port_info 5 /OUTPUT 1 "out";
v0x14ef0c110_0 .net "areset", 0 0, v0x14ef1dfd0_0;  1 drivers
v0x14ef1db30_0 .net "clk", 0 0, v0x14ef1e080_0;  1 drivers
v0x14ef1dbd0_0 .var "counter", 31 0;
v0x14ef1dc70_0 .net "divisor", 31 0, v0x14ef1e110_0;  1 drivers
v0x14ef1dd20_0 .net "out", 0 0, L_0x14ef1e3f0;  alias, 1 drivers
v0x14ef1de00_0 .net "rx", 0 0, v0x14ef1e270_0;  1 drivers
v0x14ef1dea0_0 .net "start", 0 0, v0x14ef1e340_0;  1 drivers
E_0x14ef093a0 .event posedge, v0x14ef0c110_0, v0x14ef1db30_0;
L_0x14ef1e3f0 .cmp/eq 32, v0x14ef1dbd0_0, v0x14ef1e110_0;
    .scope S_0x14ef08440;
T_0 ;
    %wait E_0x14ef093a0;
    %load/vec4 v0x14ef0c110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14ef1dbd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14ef1dea0_0;
    %load/vec4 v0x14ef1dbd0_0;
    %load/vec4 v0x14ef1dc70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14ef1dbd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x14ef1dbd0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14ef1dea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14ef1dbd0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x14ef1dbd0_0;
    %load/vec4 v0x14ef1dc70_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14ef1dbd0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x14ef1dbd0_0;
    %assign/vec4 v0x14ef1dbd0_0, 0;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14ef082d0;
T_1 ;
    %delay 1000, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x14ef082d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ef1e080_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x14ef082d0;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x14ef1e080_0;
    %inv;
    %store/vec4 v0x14ef1e080_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14ef082d0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ef1e340_0, 0, 1;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x14ef1e110_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ef1dfd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ef1dfd0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x14ef082d0;
T_5 ;
    %vpi_call 2 32 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "baud_tester.v";
    "/Users/monk/Desktop/Darpan/Development_training/Digital-Design-Development-Training/designs_n_tb/17_UART/source_files/baud_rate_generator.v";
