---
date created: 2022-08-14 12:49
aliases:
  - pipeline
  - 流水线
date updated: 2022-08-14 12:50
---

VHDL中的流水线设计
非流水 

![[Pasted image 20220814125058.png]]

![[Pasted image 20220814143500.png]]
![[Pasted image 20220814143839.png]]
![[Pasted image 20220814144120.png]]
以此类推，全逻辑设计

![[Pasted image 20220814144210.png]]