==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file '../maxpool_test/maxpool_layer.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 98.336 ; gain = 48.922
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 98.355 ; gain = 48.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'std::max<float>' into 'maxpool_layer' (../maxpool_test/maxpool_layer.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 101.395 ; gain = 51.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 103.652 ; gain = 54.238
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 127.535 ; gain = 78.121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 128.219 ; gain = 78.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'maxpool_layer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'maxpool_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.226 seconds; current allocated memory: 83.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 84.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/input_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/output_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/od' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/ox' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/oy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/ix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/iy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'maxpool_layer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_offset', 'output_offset', 'b', 'od', 'ox', 'oy', 'id', 'ix', 'iy', 's' and 'k' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'maxpool_layer_fcmp_32ns_32ns_1_4' to 'maxpool_layer_fcmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'maxpool_layer_mul_32s_32s_32_7' to 'maxpool_layer_mulcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'maxpool_layer_fcmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'maxpool_layer_mulcud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 85.618 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'maxpool_layer_mulcud_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 131.281 ; gain = 81.867
INFO: [SYSC 207-301] Generating SystemC RTL for maxpool_layer.
INFO: [VHDL 208-304] Generating VHDL RTL for maxpool_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for maxpool_layer.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
INFO: [HLS 200-112] Total elapsed time: 120.2 seconds; peak allocated memory: 85.618 MB.
