// Seed: 371188876
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    input tri1 id_5,
    input uwire id_6,
    input wand id_7,
    input tri1 id_8,
    input tri1 id_9,
    input wor id_10,
    input wor id_11,
    output tri id_12,
    output wire id_13,
    input wor id_14
    , id_16
);
  supply1 id_17;
  if (id_4) wire id_18;
  else
    always begin
      begin
        id_17 = id_3;
      end
    end
  id_19(
      .id_0(id_6), .id_1(), .id_2(1), .id_3(1), .id_4(1), .id_5(1), .id_6(1), .id_7(id_2)
  );
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input uwire id_2,
    output wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    input supply0 id_7,
    input wand id_8,
    input wor id_9,
    input uwire id_10
);
  module_0(
      id_3, id_7, id_1, id_9, id_7, id_1, id_10, id_8, id_0, id_10, id_10, id_8, id_6, id_3, id_4
  );
endmodule
