{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# FINN - Functional Verification of End-to-End Flow\n",
    "-----------------------------------------------------------------\n",
    "\n",
    "**Important: This notebook depends on the tfc_end2end_example notebook, because we are using models that are available at intermediate steps in the end-to-end flow. So please make sure the needed .onnx files are generated to run this notebook.**\n",
    "\n",
    "In this notebook, we will show how to take the intermediate results of the end-to-end tfc example and verify their functionality with different methods. In the following picture you can see the section in the end-to-end flow about the *Simulation & Emulation Flows*. Besides the methods in this notebook, there is another one that is covered in the Jupyter notebook [tfc_end2end_example](tfc_end2end_example.ipynb): remote execution. The remote execution allows functional verification directly on the PYNQ board, for details please have a look at the mentioned Jupyter notebook."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<img src=\"verification.png\" alt=\"Drawing\" style=\"width: 500px;\"/>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We will use the following helper functions, `showSrc` to show source code of FINN library calls and `showInNetron` to show the ONNX model at the current transformation step. The Netron displays are interactive, but they only work when running the notebook actively and not on GitHub (i.e. if you are viewing this on GitHub you'll only see blank squares)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "%load_ext autoreload\n",
    "%autoreload 2\n",
    "from finn.util.basic import make_build_dir\n",
    "from finn.util.visualization import showSrc, showInNetron\n",
    "import os\n",
    "\n",
    "build_dir = os.environ[\"FINN_BUILD_DIR\"]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To verify the simulations, a \"golden\" output is calculated as a reference. This is calculated directly from the Brevitas model using PyTorch, by running some example data from the MNIST dataset through the trained model."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([[-1.4090618, -1.3267527,  0.9779036, -1.2444434, -1.4090618,\n",
       "        -1.6559892, -1.3267527, -1.4913709, -1.3267527, -1.6559892]],\n",
       "      dtype=float32)"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from pkgutil import get_data\n",
    "import onnx\n",
    "import onnx.numpy_helper as nph\n",
    "import torch\n",
    "from finn.util.test import get_test_model_trained\n",
    "\n",
    "fc = get_test_model_trained(\"TFC\", 1, 1)\n",
    "raw_i = get_data(\"qonnx.data\", \"onnx/mnist-conv/test_data_set_0/input_0.pb\")\n",
    "input_tensor = onnx.load_tensor_from_string(raw_i)\n",
    "input_brevitas = torch.from_numpy(nph.to_array(input_tensor).copy()).float()\n",
    "output_golden = fc.forward(input_brevitas).detach().numpy()\n",
    "output_golden"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Simulation using Python <a id='simpy'></a>\n",
    "\n",
    "If an ONNX model consists of [standard ONNX](https://github.com/onnx/onnx/blob/main/docs/Operators.md) nodes and/or FINN custom operations that do not belong to the fpgadataflow (`backend` $\\neq$ `fpgadataflow`) this model can be checked for functionality using Python.\n",
    "\n",
    "To simulate a standard ONNX node [onnxruntime](https://github.com/microsoft/onnxruntime) is used. onnxruntime is an open source tool developed by Microsoft to run standard ONNX nodes. For the FINN custom op nodes execution, functions are defined. The following is an example of the execution function of a XNOR popcount node.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "def xnorpopcountmatmul(inp0, inp1):\n",
      "    \"\"\"Simulates XNOR-popcount matrix multiplication as a regular bipolar\n",
      "    matrix multiplication followed by some post processing.\"\"\"\n",
      "    # extract the operand shapes\n",
      "    # (M, K0) = inp0.shape\n",
      "    # (K1, N) = inp1.shape\n",
      "    K0 = inp0.shape[-1]\n",
      "    K1 = inp1.shape[0]\n",
      "    # make sure shapes are compatible with matmul\n",
      "    assert K0 == K1, \"Matrix shapes are not compatible with matmul.\"\n",
      "    K = K0\n",
      "    # convert binary inputs to bipolar\n",
      "    inp0_bipolar = 2.0 * inp0 - 1.0\n",
      "    inp1_bipolar = 2.0 * inp1 - 1.0\n",
      "    # call regular numpy matrix multiplication\n",
      "    out = np.matmul(inp0_bipolar, inp1_bipolar)\n",
      "    # XNOR-popcount does not produce the regular dot product result --\n",
      "    # it returns the number of +1s after XNOR. let P be the number of +1s\n",
      "    # and N be the number of -1s. XNOR-popcount returns P, whereas the\n",
      "    # regular dot product result from numpy is P-N, so we need to apply\n",
      "    # some correction.\n",
      "    # out = P-N\n",
      "    # K = P+N\n",
      "    # out + K = 2P, so P = (out + K)/2\n",
      "    return (out + K) * 0.5\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from qonnx.custom_op.general.xnorpopcount import xnorpopcountmatmul\n",
    "showSrc(xnorpopcountmatmul)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The function contains a description of the behaviour in Python and can thus calculate the result of the node.\n",
    "\n",
    "This execution function and onnxruntime is used when `execute_onnx` from `onnx_exec` is applied to the model. The model is then simulated node by node and the result is stored in a context dictionary, which contains the values of each tensor at the end of the execution. To get the result, only the output tensor has to be extracted.\n",
    "\n",
    "The procedure is shown below. We take the model right before the nodes should be converted into HLS layers and generate an input tensor to pass to the execution function. The input tensor is generated from the Brevitas example inputs."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "from qonnx.core.modelwrapper import ModelWrapper\n",
    "input_dict = {\"global_in\": nph.to_array(input_tensor)}\n",
    "\n",
    "model_for_sim = ModelWrapper(os.environ[\"FINN_BUILD_DIR\"]+\"/tfc_w1a1_ready_for_hls_conversion.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Results are the same!\n"
     ]
    }
   ],
   "source": [
    "import finn.core.onnx_exec as oxe\n",
    "output_dict = oxe.execute_onnx(model_for_sim, input_dict, return_full_exec_context=False)\n",
    "output_pysim = output_dict[list(output_dict.keys())[0]]\n",
    "\n",
    "try:\n",
    "    assert np.isclose(output_pysim, np.where(output_golden[0]==np.amax(output_golden[0])), atol=1e-3).all()\n",
    "    print(\"Results are the same!\")\n",
    "except AssertionError:\n",
    "    assert False, \"The results are not the same!\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The result is compared with the theoretical \"golden\" value for verification."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Simulation (cppsim) using C++\n",
    "\n",
    "When dealing with HLS custom op nodes in FINN the simulation using Python is no longer sufficient. After the nodes have been converted to HLS layers, the simulation using C++ can be used. To do this, the input tensor is stored in a .npy file and C++ code is generated that reads the values from the .npy array, streams them to the corresponding finn-hlslib function and writes the result to a new .npy file. This in turn can be read in Python and processed in the FINN flow. For this example the model after setting the folding factors in the HLS layers is used, please be aware that this is not the full model, but the dataflow partition, so before executing at the end of this section we have to integrate the model back into the parent model."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "parent_model = ModelWrapper(build_dir+\"/tfc_w1_a1_with_accl.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To generate the code for this simulation and to generate the executable two transformations are used:\n",
    "* `PrepareCppSim` which generates the C++ code for the corresponding hls layer\n",
    "* `CompileCppSim` which compules the C++ code and stores the path to the executable"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-- The C compiler identification is GNU 9.4.0\n",
      "-- The CXX compiler identification is GNU 9.4.0\n",
      "-- Detecting C compiler ABI info\n",
      "-- Detecting C compiler ABI info - done\n",
      "-- Check for working C compiler: /usr/bin/cc - skipped\n",
      "-- Detecting C compile features\n",
      "-- Detecting C compile features - done\n",
      "-- Detecting CXX compiler ABI info\n",
      "-- Detecting CXX compiler ABI info - done\n",
      "-- Check for working CXX compiler: /usr/bin/c++ - skipped\n",
      "-- Detecting CXX compile features\n",
      "-- Detecting CXX compile features - done\n",
      "-- Could NOT find Doxygen (missing: DOXYGEN_EXECUTABLE) \n",
      "-- Found Sphinx: /opt/conda/bin/sphinx-build  \n",
      "-- Configuring done\n",
      "-- Generating done\n",
      "-- Build files have been written to: /tmp/finn_dev_streichg/code_gen_cppsim_AcclOut_0_07j462su\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[0mUsing Xilinx HLS headers\u001b[0m\n",
      "\u001b[0mDoxygen needs to be installed to generate the doxygen documentation\u001b[0m\n",
      "\u001b[0mtest\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[  4%] \u001b[32mBuilding CXX object CMakeFiles/cclobfm.dir/cclo_bfm.cpp.o\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "In file included from /home/streichg/finn/ACCL/test/model/bfm/cclo_bfm.h:20,\n",
      "                 from /home/streichg/finn/ACCL/test/model/bfm/cclo_bfm.cpp:18:\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h: In member function ‘void accl_hls::ACCLCommand::start_call(ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<64>, ap_uint<64>, ap_uint<64>)’:\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:150:13: warning: label ‘io_section’ defined but not used [-Wunused-label]\n",
      "  150 |             io_section:{\n",
      "      |             ^~~~~~~~~~\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h: In constructor ‘accl_hls::ACCLData::ACCLData(hlslib::Stream<hls::axis<ap_uint<512>, 0, 0, 8> >&, hlslib::Stream<hls::axis<ap_uint<512>, 0, 0, 8> >&)’:\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:515:30: warning: ‘accl_hls::ACCLData::cclo2krnl’ will be initialized after [-Wreorder]\n",
      "  515 |         STREAM<stream_word> &cclo2krnl;\n",
      "      |                              ^~~~~~~~~\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:514:30: warning:   ‘hlslib::Stream<hls::axis<ap_uint<512>, 0, 0, 8> >& accl_hls::ACCLData::krnl2cclo’ [-Wreorder]\n",
      "  514 |         STREAM<stream_word> &krnl2cclo;\n",
      "      |                              ^~~~~~~~~\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:510:9: warning:   when initialized here [-Wreorder]\n",
      "  510 |         ACCLData(STREAM<stream_word> &krnl2cclo, STREAM<stream_word> &cclo2krnl) :\n",
      "      |         ^~~~~~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[  9%] \u001b[32m\u001b[1mLinking CXX shared library lib/libcclobfm.so\u001b[0m\n",
      "[  9%] Built target cclobfm\n",
      "[ 14%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/vnx/CMakeFiles/vnx.dir/src/cmac.cpp.o\u001b[0m\n",
      "[ 19%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/vnx/CMakeFiles/vnx.dir/src/networklayer.cpp.o\u001b[0m\n",
      "[ 23%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/vnx/CMakeFiles/vnx.dir/src/mac.cpp.o\u001b[0m\n",
      "[ 23%] Built target vnx\n",
      "[ 28%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/src/accl.cpp.o\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/streichg/finn/ACCL/driver/xrt/src/accl.cpp: In member function ‘ACCL::communicatorId ACCL::ACCL::create_communicator(const std::vector<ACCL::rank_t>&, int)’:\n",
      "/home/streichg/finn/ACCL/driver/xrt/src/accl.cpp:1064:18: warning: unused variable ‘new_comm_id’ [-Wunused-variable]\n",
      " 1064 |   communicatorId new_comm_id = communicators.size() - 1;\n",
      "      |                  ^~~~~~~~~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ 33%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/src/common.cpp.o\u001b[0m\n",
      "[ 38%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/src/communicator.cpp.o\u001b[0m\n",
      "[ 42%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/src/constants.cpp.o\u001b[0m\n",
      "[ 47%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/src/simdevice.cpp.o\u001b[0m\n",
      "[ 52%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/src/simbuffer.cpp.o\u001b[0m\n",
      "[ 57%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/src/fpgadevice.cpp.o\u001b[0m\n",
      "[ 61%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/home/streichg/finn/ACCL/test/model/zmq/zmq_client.cpp.o\u001b[0m\n",
      "[ 66%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/home/streichg/finn/ACCL/test/model/zmq/zmq_common.cpp.o\u001b[0m\n",
      "[ 71%] \u001b[32m\u001b[1mLinking CXX shared library ../../../lib/libaccl.so\u001b[0m\n",
      "[ 71%] Built target accl\n",
      "[ 76%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/network_roce_v2/CMakeFiles/network_roce_v2.dir/src/cmac.cpp.o\u001b[0m\n",
      "[ 80%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/network_roce_v2/CMakeFiles/network_roce_v2.dir/src/hivenet.cpp.o\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/streichg/finn/ACCL/test/hardware/HiveNet/network/roce_v2/xrt_utils/src/hivenet.cpp: In member function ‘std::string roce::Hivenet::get_ip_subnet()’:\n",
      "/home/streichg/finn/ACCL/test/hardware/HiveNet/network/roce_v2/xrt_utils/src/hivenet.cpp:106:12: warning: unused variable ‘ip_subnet’ [-Wunused-variable]\n",
      "  106 |   uint32_t ip_subnet = hivenet.read_register(IPsubnet_off);\n",
      "      |            ^~~~~~~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ 80%] Built target network_roce_v2\n",
      "[ 85%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/CMakeFiles/accl_network_utils.dir/src/accl_network_utils.cpp.o\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/streichg/finn/ACCL/driver/utils/accl_network_utils/src/accl_network_utils.cpp: In function ‘std::unique_ptr<ACCL::ACCL> accl_network_utils::initialize_accl(const std::vector<ACCL::rank_t>&, int, bool, accl_network_utils::acclDesign, xrt::device, std::filesystem::__cxx11::path, int, ACCL::addr_t, ACCL::addr_t, bool)’:\n",
      "/home/streichg/finn/ACCL/driver/utils/accl_network_utils/src/accl_network_utils.cpp:332:15: warning: unused variable ‘world_size’ [-Wunused-variable]\n",
      "  332 |   std::size_t world_size = ranks.size();\n",
      "      |               ^~~~~~~~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ 85%] Built target accl_network_utils\n",
      "[ 90%] \u001b[32mBuilding CXX object CMakeFiles/node_model.dir/execute_AcclOut.cpp.o\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "In file included from /tmp/finn_dev_streichg/code_gen_cppsim_AcclOut_0_07j462su/execute_AcclOut.cpp:9:\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h: In member function ‘void accl_hls::ACCLCommand::start_call(ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<64>, ap_uint<64>, ap_uint<64>)’:\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:150:13: warning: label ‘io_section’ defined but not used [-Wunused-label]\n",
      "  150 |             io_section:{\n",
      "      |             ^~~~~~~~~~\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h: In constructor ‘accl_hls::ACCLData::ACCLData(hlslib::Stream<hls::axis<ap_uint<512>, 0, 0, 8> >&, hlslib::Stream<hls::axis<ap_uint<512>, 0, 0, 8> >&)’:\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:515:30: warning: ‘accl_hls::ACCLData::cclo2krnl’ will be initialized after [-Wreorder]\n",
      "  515 |         STREAM<stream_word> &cclo2krnl;\n",
      "      |                              ^~~~~~~~~\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:514:30: warning:   ‘hlslib::Stream<hls::axis<ap_uint<512>, 0, 0, 8> >& accl_hls::ACCLData::krnl2cclo’ [-Wreorder]\n",
      "  514 |         STREAM<stream_word> &krnl2cclo;\n",
      "      |                              ^~~~~~~~~\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:510:9: warning:   when initialized here [-Wreorder]\n",
      "  510 |         ACCLData(STREAM<stream_word> &krnl2cclo, STREAM<stream_word> &cclo2krnl) :\n",
      "      |         ^~~~~~~~\n",
      "In file included from /home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream.h:61,\n",
      "                 from /home/streichg/finn/src/finn/qnn-data/cpp/npy2apintstream.hpp:3,\n",
      "                 from /tmp/finn_dev_streichg/code_gen_cppsim_AcclOut_0_07j462su/execute_AcclOut.cpp:4:\n",
      "/home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream_thread_unsafe.h: In instantiation of ‘void hls::stream<__STREAM_T__, 0>::register_handler() [with __STREAM_T__ = ap_uint<16>]’:\n",
      "/home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream_thread_unsafe.h:286:9:   required from ‘hls::stream<__STREAM_T__, 0>::stream() [with __STREAM_T__ = ap_uint<16>]’\n",
      "/tmp/finn_dev_streichg/code_gen_cppsim_AcclOut_0_07j462su/execute_AcclOut.cpp:25:26:   required from here\n",
      "/home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream_thread_unsafe.h:277:19: warning: unused variable ‘handler’ [-Wunused-variable]\n",
      "  277 |         const int handler = std::atexit(stream_handler);\n",
      "      |                   ^~~~~~~\n",
      "/home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream_thread_unsafe.h: In instantiation of ‘void hls::stream_entity<SIZE>::write(const void*) [with long unsigned int SIZE = 2]’:\n",
      "/home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream_thread_unsafe.h:383:7:   required from ‘void hls::stream<__STREAM_T__, 0>::write(const __STREAM_T__&) [with __STREAM_T__ = ap_uint<16>]’\n",
      "/home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream_thread_unsafe.h:333:9:   required from ‘void hls::stream<__STREAM_T__, 0>::operator<<(const __STREAM_T__&) [with __STREAM_T__ = ap_uint<16>]’\n",
      "/home/streichg/finn/src/finn/qnn-data/cpp/npy2apintstream.hpp:42:18:   required from ‘void npy2apintstream(const char*, hls::stream<__STREAM_T__, 0>&, bool, size_t) [with PackedT = ap_uint<16>; ElemT = ap_uint<8>; int ElemBits = 8; NpyT = float; size_t = long unsigned int]’\n",
      "/tmp/finn_dev_streichg/code_gen_cppsim_AcclOut_0_07j462su/execute_AcclOut.cpp:29:136:   required from here\n",
      "/home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream_thread_unsafe.h:161:18: warning: comparison of integer expressions of different signedness: ‘int’ and ‘std::deque<std::array<char, 2>, std::allocator<std::array<char, 2> > >::size_type’ {aka ‘long unsigned int’} [-Wsign-compare]\n",
      "  161 |     if (max_size < data.size())\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ 95%] \u001b[32mBuilding CXX object CMakeFiles/node_model.dir/home/streichg/finn/deps/cnpy/cnpy.cpp.o\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/streichg/finn/deps/cnpy/cnpy.cpp: In function ‘void cnpy::parse_npy_header(unsigned char*, size_t&, std::vector<long unsigned int>&, bool&)’:\n",
      "/home/streichg/finn/deps/cnpy/cnpy.cpp:64:13: warning: unused variable ‘major_version’ [-Wunused-variable]\n",
      "   64 |     uint8_t major_version = *reinterpret_cast<uint8_t*>(buffer+6);\n",
      "      |             ^~~~~~~~~~~~~\n",
      "/home/streichg/finn/deps/cnpy/cnpy.cpp:65:13: warning: unused variable ‘minor_version’ [-Wunused-variable]\n",
      "   65 |     uint8_t minor_version = *reinterpret_cast<uint8_t*>(buffer+7);\n",
      "      |             ^~~~~~~~~~~~~\n",
      "/home/streichg/finn/deps/cnpy/cnpy.cpp: In function ‘cnpy::NpyArray load_the_npz_array(FILE*, uint32_t, uint32_t)’:\n",
      "/home/streichg/finn/deps/cnpy/cnpy.cpp:199:9: warning: variable ‘err’ set but not used [-Wunused-but-set-variable]\n",
      "  199 |     int err;\n",
      "      |         ^~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[100%] \u001b[32m\u001b[1mLinking CXX executable bin/node_model\u001b[0m\n",
      "[100%] Built target node_model\n",
      "-- The C compiler identification is GNU 9.4.0\n",
      "-- The CXX compiler identification is GNU 9.4.0\n",
      "-- Detecting C compiler ABI info\n",
      "-- Detecting C compiler ABI info - done\n",
      "-- Check for working C compiler: /usr/bin/cc - skipped\n",
      "-- Detecting C compile features\n",
      "-- Detecting C compile features - done\n",
      "-- Detecting CXX compiler ABI info\n",
      "-- Detecting CXX compiler ABI info - done\n",
      "-- Check for working CXX compiler: /usr/bin/c++ - skipped\n",
      "-- Detecting CXX compile features\n",
      "-- Detecting CXX compile features - done\n",
      "-- Could NOT find Doxygen (missing: DOXYGEN_EXECUTABLE) \n",
      "-- Found Sphinx: /opt/conda/bin/sphinx-build  \n",
      "-- Configuring done\n",
      "-- Generating done\n",
      "-- Build files have been written to: /tmp/finn_dev_streichg/code_gen_cppsim_AcclIn_0_f0x7ijz5\n",
      "[  4%] \u001b[32mBuilding CXX object CMakeFiles/cclobfm.dir/cclo_bfm.cpp.o\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[0mUsing Xilinx HLS headers\u001b[0m\n",
      "\u001b[0mDoxygen needs to be installed to generate the doxygen documentation\u001b[0m\n",
      "\u001b[0mtest\u001b[0m\n",
      "In file included from /home/streichg/finn/ACCL/test/model/bfm/cclo_bfm.h:20,\n",
      "                 from /home/streichg/finn/ACCL/test/model/bfm/cclo_bfm.cpp:18:\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h: In member function ‘void accl_hls::ACCLCommand::start_call(ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<64>, ap_uint<64>, ap_uint<64>)’:\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:150:13: warning: label ‘io_section’ defined but not used [-Wunused-label]\n",
      "  150 |             io_section:{\n",
      "      |             ^~~~~~~~~~\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h: In constructor ‘accl_hls::ACCLData::ACCLData(hlslib::Stream<hls::axis<ap_uint<512>, 0, 0, 8> >&, hlslib::Stream<hls::axis<ap_uint<512>, 0, 0, 8> >&)’:\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:515:30: warning: ‘accl_hls::ACCLData::cclo2krnl’ will be initialized after [-Wreorder]\n",
      "  515 |         STREAM<stream_word> &cclo2krnl;\n",
      "      |                              ^~~~~~~~~\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:514:30: warning:   ‘hlslib::Stream<hls::axis<ap_uint<512>, 0, 0, 8> >& accl_hls::ACCLData::krnl2cclo’ [-Wreorder]\n",
      "  514 |         STREAM<stream_word> &krnl2cclo;\n",
      "      |                              ^~~~~~~~~\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:510:9: warning:   when initialized here [-Wreorder]\n",
      "  510 |         ACCLData(STREAM<stream_word> &krnl2cclo, STREAM<stream_word> &cclo2krnl) :\n",
      "      |         ^~~~~~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[  9%] \u001b[32m\u001b[1mLinking CXX shared library lib/libcclobfm.so\u001b[0m\n",
      "[  9%] Built target cclobfm\n",
      "[ 14%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/vnx/CMakeFiles/vnx.dir/src/cmac.cpp.o\u001b[0m\n",
      "[ 19%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/vnx/CMakeFiles/vnx.dir/src/networklayer.cpp.o\u001b[0m\n",
      "[ 23%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/vnx/CMakeFiles/vnx.dir/src/mac.cpp.o\u001b[0m\n",
      "[ 23%] Built target vnx\n",
      "[ 28%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/src/accl.cpp.o\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/streichg/finn/ACCL/driver/xrt/src/accl.cpp: In member function ‘ACCL::communicatorId ACCL::ACCL::create_communicator(const std::vector<ACCL::rank_t>&, int)’:\n",
      "/home/streichg/finn/ACCL/driver/xrt/src/accl.cpp:1064:18: warning: unused variable ‘new_comm_id’ [-Wunused-variable]\n",
      " 1064 |   communicatorId new_comm_id = communicators.size() - 1;\n",
      "      |                  ^~~~~~~~~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ 33%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/src/common.cpp.o\u001b[0m\n",
      "[ 38%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/src/communicator.cpp.o\u001b[0m\n",
      "[ 42%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/src/constants.cpp.o\u001b[0m\n",
      "[ 47%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/src/simdevice.cpp.o\u001b[0m\n",
      "[ 52%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/src/simbuffer.cpp.o\u001b[0m\n",
      "[ 57%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/src/fpgadevice.cpp.o\u001b[0m\n",
      "[ 61%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/home/streichg/finn/ACCL/test/model/zmq/zmq_client.cpp.o\u001b[0m\n",
      "[ 66%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/xrt/CMakeFiles/accl.dir/home/streichg/finn/ACCL/test/model/zmq/zmq_common.cpp.o\u001b[0m\n",
      "[ 71%] \u001b[32m\u001b[1mLinking CXX shared library ../../../lib/libaccl.so\u001b[0m\n",
      "[ 71%] Built target accl\n",
      "[ 76%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/network_roce_v2/CMakeFiles/network_roce_v2.dir/src/cmac.cpp.o\u001b[0m\n",
      "[ 80%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/network_roce_v2/CMakeFiles/network_roce_v2.dir/src/hivenet.cpp.o\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/streichg/finn/ACCL/test/hardware/HiveNet/network/roce_v2/xrt_utils/src/hivenet.cpp: In member function ‘std::string roce::Hivenet::get_ip_subnet()’:\n",
      "/home/streichg/finn/ACCL/test/hardware/HiveNet/network/roce_v2/xrt_utils/src/hivenet.cpp:106:12: warning: unused variable ‘ip_subnet’ [-Wunused-variable]\n",
      "  106 |   uint32_t ip_subnet = hivenet.read_register(IPsubnet_off);\n",
      "      |            ^~~~~~~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ 80%] Built target network_roce_v2\n",
      "[ 85%] \u001b[32mBuilding CXX object CMakeFiles/accl_network_utils/CMakeFiles/accl_network_utils.dir/src/accl_network_utils.cpp.o\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/streichg/finn/ACCL/driver/utils/accl_network_utils/src/accl_network_utils.cpp: In function ‘std::unique_ptr<ACCL::ACCL> accl_network_utils::initialize_accl(const std::vector<ACCL::rank_t>&, int, bool, accl_network_utils::acclDesign, xrt::device, std::filesystem::__cxx11::path, int, ACCL::addr_t, ACCL::addr_t, bool)’:\n",
      "/home/streichg/finn/ACCL/driver/utils/accl_network_utils/src/accl_network_utils.cpp:332:15: warning: unused variable ‘world_size’ [-Wunused-variable]\n",
      "  332 |   std::size_t world_size = ranks.size();\n",
      "      |               ^~~~~~~~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ 85%] Built target accl_network_utils\n",
      "[ 90%] \u001b[32mBuilding CXX object CMakeFiles/node_model.dir/execute_AcclIn.cpp.o\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "In file included from /tmp/finn_dev_streichg/code_gen_cppsim_AcclIn_0_f0x7ijz5/execute_AcclIn.cpp:9:\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h: In member function ‘void accl_hls::ACCLCommand::start_call(ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<64>, ap_uint<64>, ap_uint<64>)’:\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:150:13: warning: label ‘io_section’ defined but not used [-Wunused-label]\n",
      "  150 |             io_section:{\n",
      "      |             ^~~~~~~~~~\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h: In constructor ‘accl_hls::ACCLData::ACCLData(hlslib::Stream<hls::axis<ap_uint<512>, 0, 0, 8> >&, hlslib::Stream<hls::axis<ap_uint<512>, 0, 0, 8> >&)’:\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:515:30: warning: ‘accl_hls::ACCLData::cclo2krnl’ will be initialized after [-Wreorder]\n",
      "  515 |         STREAM<stream_word> &cclo2krnl;\n",
      "      |                              ^~~~~~~~~\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:514:30: warning:   ‘hlslib::Stream<hls::axis<ap_uint<512>, 0, 0, 8> >& accl_hls::ACCLData::krnl2cclo’ [-Wreorder]\n",
      "  514 |         STREAM<stream_word> &krnl2cclo;\n",
      "      |                              ^~~~~~~~~\n",
      "/home/streichg/finn/ACCL/test/model/bfm/../../../driver/hls/accl_hls.h:510:9: warning:   when initialized here [-Wreorder]\n",
      "  510 |         ACCLData(STREAM<stream_word> &krnl2cclo, STREAM<stream_word> &cclo2krnl) :\n",
      "      |         ^~~~~~~~\n",
      "In file included from /home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream.h:61,\n",
      "                 from /home/streichg/finn/src/finn/qnn-data/cpp/npy2apintstream.hpp:3,\n",
      "                 from /tmp/finn_dev_streichg/code_gen_cppsim_AcclIn_0_f0x7ijz5/execute_AcclIn.cpp:4:\n",
      "/home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream_thread_unsafe.h: In instantiation of ‘void hls::stream<__STREAM_T__, 0>::register_handler() [with __STREAM_T__ = ap_uint<8>]’:\n",
      "/home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream_thread_unsafe.h:286:9:   required from ‘hls::stream<__STREAM_T__, 0>::stream() [with __STREAM_T__ = ap_uint<8>]’\n",
      "/tmp/finn_dev_streichg/code_gen_cppsim_AcclIn_0_f0x7ijz5/execute_AcclIn.cpp:25:25:   required from here\n",
      "/home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream_thread_unsafe.h:277:19: warning: unused variable ‘handler’ [-Wunused-variable]\n",
      "  277 |         const int handler = std::atexit(stream_handler);\n",
      "      |                   ^~~~~~~\n",
      "/home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream_thread_unsafe.h: In instantiation of ‘void hls::stream_entity<SIZE>::write(const void*) [with long unsigned int SIZE = 1]’:\n",
      "/home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream_thread_unsafe.h:383:7:   required from ‘void hls::stream<__STREAM_T__, 0>::write(const __STREAM_T__&) [with __STREAM_T__ = ap_uint<8>]’\n",
      "/home/streichg/finn/custom_hls/accl_funcs.hpp:82:13:   required from ‘void accl_in(unsigned int, ap_uint<32>, ap_uint<32>, hlslib::Stream<hls::axis<ap_uint<32>, 0, 0, 0> >&, hlslib::Stream<hls::axis<ap_uint<32>, 0, 0, 0> >&, hlslib::Stream<hls::axis<ap_uint<512>, 0, 0, 8> >&, hlslib::Stream<hls::axis<ap_uint<512>, 0, 0, 8> >&, hls::stream<ap_uint<DataWidth> >&) [with unsigned int accl_width = 64; unsigned int stream_width = 8; unsigned int count = 1]’\n",
      "/tmp/finn_dev_streichg/code_gen_cppsim_AcclIn_0_f0x7ijz5/execute_AcclIn.cpp:31:92:   required from here\n",
      "/home/streichg/xilinx/Vitis_HLS/2022.1/include/hls_stream_thread_unsafe.h:161:18: warning: comparison of integer expressions of different signedness: ‘int’ and ‘std::deque<std::array<char, 1>, std::allocator<std::array<char, 1> > >::size_type’ {aka ‘long unsigned int’} [-Wsign-compare]\n",
      "  161 |     if (max_size < data.size())\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ 95%] \u001b[32mBuilding CXX object CMakeFiles/node_model.dir/home/streichg/finn/deps/cnpy/cnpy.cpp.o\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/streichg/finn/deps/cnpy/cnpy.cpp: In function ‘void cnpy::parse_npy_header(unsigned char*, size_t&, std::vector<long unsigned int>&, bool&)’:\n",
      "/home/streichg/finn/deps/cnpy/cnpy.cpp:64:13: warning: unused variable ‘major_version’ [-Wunused-variable]\n",
      "   64 |     uint8_t major_version = *reinterpret_cast<uint8_t*>(buffer+6);\n",
      "      |             ^~~~~~~~~~~~~\n",
      "/home/streichg/finn/deps/cnpy/cnpy.cpp:65:13: warning: unused variable ‘minor_version’ [-Wunused-variable]\n",
      "   65 |     uint8_t minor_version = *reinterpret_cast<uint8_t*>(buffer+7);\n",
      "      |             ^~~~~~~~~~~~~\n",
      "/home/streichg/finn/deps/cnpy/cnpy.cpp: In function ‘cnpy::NpyArray load_the_npz_array(FILE*, uint32_t, uint32_t)’:\n",
      "/home/streichg/finn/deps/cnpy/cnpy.cpp:199:9: warning: variable ‘err’ set but not used [-Wunused-but-set-variable]\n",
      "  199 |     int err;\n",
      "      |         ^~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[100%] \u001b[32m\u001b[1mLinking CXX executable bin/node_model\u001b[0m\n",
      "[100%] Built target node_model\n"
     ]
    }
   ],
   "source": [
    "from finn.transformation.fpgadataflow.prepare_cppsim import PrepareCppSim\n",
    "from finn.transformation.fpgadataflow.compile_cppsim import CompileCppSim\n",
    "from finn.transformation.fpgadataflow.set_exec_mode import SetExecMode\n",
    "\n",
    "from qonnx.transformation.general import GiveUniqueNodeNames\n",
    "\n",
    "from qonnx.custom_op.registry import getCustomOp\n",
    "\n",
    "sdp_nodes = parent_model.get_nodes_by_op_type(\"StreamingDataflowPartition\")\n",
    "models = []\n",
    "\n",
    "for sdp_node in sdp_nodes:\n",
    "    sdp_node = getCustomOp(sdp_node)\n",
    "    dataflow_model_filename = sdp_node.get_nodeattr(\"model\")\n",
    "    models.append(ModelWrapper(dataflow_model_filename))\n",
    "\n",
    "for i, (model, sdp_node) in enumerate(zip(models, sdp_nodes)): \n",
    "    model = model.transform(GiveUniqueNodeNames())\n",
    "    model = model.transform(PrepareCppSim())\n",
    "    model = model.transform(CompileCppSim())\n",
    "    model = model.transform(SetExecMode(\"cppsim\"))\n",
    "\n",
    "    model_filename = build_dir+f\"/tfc_w1_a1_for_cppsim_{i}.onnx\"\n",
    "    model.save(model_filename)\n",
    "    getCustomOp(sdp_node).set_nodeattr(\"model\", model_filename)\n",
    "\n",
    "\n",
    "model_filename = build_dir+f\"/tfc_w1_a1_for_cppsim.onnx\"\n",
    "parent_model.save(model_filename)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "When we take a look at the model using netron, we can see that the transformations introduced new attributes."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Serving '/tmp/finn_dev_streichg/tfc_w1_a1_for_cppsim_1.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://localhost:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "            \n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f95f46e10a0>"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "showInNetron(build_dir+\"/tfc_w1_a1_for_cppsim_1.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The following node attributes have been added:\n",
    "* `code_gen_dir_cppsim` indicates the directory where the files for the simulation using C++ are stored\n",
    "* `executable_path` specifies the path to the executable\n",
    "\n",
    "We take now a closer look into the files that were generated:"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Besides the .cpp file, the folder contains .h files with the weights and thresholds. The shell script contains the compile command and *node_model* is the executable generated by compilation. Comparing this with the `executable_path` node attribute, it can be seen that it specifies exactly the path to *node_model*."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To simulate the model the execution mode(exec_mode) must be set to \"cppsim\". This is done using the transformation SetExecMode."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Before the model can be executed using `execute_onnx`, we integrate the child model in the parent model. The function reads then the `exec_mode` and writes the input into the correct directory in a .npy file. To be able to read this in C++, there is an additional .hpp file ([npy2apintstream.hpp](https://github.com/Xilinx/finn/blob/main/src/finn/qnn-data/cpp/npy2apintstream.hpp)) in FINN, which uses cnpy to read .npy files and convert them into streams, or to read a stream and write it into an .npy. [cnpy](https://github.com/rogersce/cnpy) is a helper to read and write .npy and .npz formates in C++.\n",
    "\n",
    "The result is again compared to the \"golden\" output."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "ename": "FileNotFoundError",
     "evalue": "[Errno 2] No such file or directory: '/tmp/finn_dev_streichg/code_gen_cppsim_AcclOut_0_8bvep1it/bin/node_model'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mFileNotFoundError\u001b[0m                         Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[9], line 1\u001b[0m\n\u001b[0;32m----> 1\u001b[0m output_dict \u001b[38;5;241m=\u001b[39m \u001b[43moxe\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mexecute_onnx\u001b[49m\u001b[43m(\u001b[49m\u001b[43mparent_model\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43minput_dict\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m      2\u001b[0m output_cppsim \u001b[38;5;241m=\u001b[39m output_dict[\u001b[38;5;28mlist\u001b[39m(output_dict\u001b[38;5;241m.\u001b[39mkeys())[\u001b[38;5;241m0\u001b[39m]]\n\u001b[1;32m      4\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m np\u001b[38;5;241m.\u001b[39misclose(output_cppsim, np\u001b[38;5;241m.\u001b[39mwhere(output_golden[\u001b[38;5;241m0\u001b[39m]\u001b[38;5;241m==\u001b[39mnp\u001b[38;5;241m.\u001b[39mamax(output_golden[\u001b[38;5;241m0\u001b[39m])), atol\u001b[38;5;241m=\u001b[39m\u001b[38;5;241m1e-3\u001b[39m)\u001b[38;5;241m.\u001b[39mall():\n",
      "File \u001b[0;32m/home/streichg/finn/src/finn/core/onnx_exec.py:58\u001b[0m, in \u001b[0;36mexecute_onnx\u001b[0;34m(model, input_dict, return_full_exec_context, start_node, end_node)\u001b[0m\n\u001b[1;32m     56\u001b[0m model_exec_mode \u001b[38;5;241m=\u001b[39m model\u001b[38;5;241m.\u001b[39mget_metadata_prop(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mexec_mode\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m     57\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m (model_exec_mode \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m) \u001b[38;5;129;01mor\u001b[39;00m (model_exec_mode \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m\"\u001b[39m):\n\u001b[0;32m---> 58\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[43mexecute_onnx_base\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m     59\u001b[0m \u001b[43m        \u001b[49m\u001b[43mmodel\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43minput_dict\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mreturn_full_exec_context\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mstart_node\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mend_node\u001b[49m\n\u001b[1;32m     60\u001b[0m \u001b[43m    \u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     62\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m model\u001b[38;5;241m.\u001b[39mcheck_all_tensor_shapes_specified():\n\u001b[1;32m     63\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mException\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mFound unspecified tensor shapes, try infer_shapes\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n",
      "File \u001b[0;32m/home/streichg/finn/deps/qonnx/src/qonnx/core/onnx_exec.py:165\u001b[0m, in \u001b[0;36mexecute_onnx\u001b[0;34m(model, input_dict, return_full_exec_context, start_node, end_node)\u001b[0m\n\u001b[1;32m    162\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m get_sanitize_quant_tensors() \u001b[38;5;241m!=\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[1;32m    163\u001b[0m     \u001b[38;5;66;03m# round input values to match quantization annotation\u001b[39;00m\n\u001b[1;32m    164\u001b[0m     execution_context \u001b[38;5;241m=\u001b[39m sanitize_quant_values(model, node\u001b[38;5;241m.\u001b[39minput, execution_context)\n\u001b[0;32m--> 165\u001b[0m \u001b[43mexecute_node\u001b[49m\u001b[43m(\u001b[49m\u001b[43mnode\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mexecution_context\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mgraph\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mreturn_full_exec_context\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mopset_version\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    166\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m get_sanitize_quant_tensors() \u001b[38;5;241m!=\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[1;32m    167\u001b[0m     \u001b[38;5;66;03m# round output values to quantization annotation\u001b[39;00m\n\u001b[1;32m    168\u001b[0m     execution_context \u001b[38;5;241m=\u001b[39m sanitize_quant_values(model, node\u001b[38;5;241m.\u001b[39moutput, execution_context)\n",
      "File \u001b[0;32m/home/streichg/finn/deps/qonnx/src/qonnx/core/onnx_exec.py:46\u001b[0m, in \u001b[0;36mexecute_node\u001b[0;34m(node, context, graph, return_full_exec_context, opset_version)\u001b[0m\n\u001b[1;32m     41\u001b[0m \u001b[38;5;250m\u001b[39m\u001b[38;5;124;03m\"\"\"Executes a single node by using onnxruntime or with a custom function.\u001b[39;00m\n\u001b[1;32m     42\u001b[0m \n\u001b[1;32m     43\u001b[0m \u001b[38;5;124;03mInput/output provided via context.\"\"\"\u001b[39;00m\n\u001b[1;32m     45\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m is_finn_op(node\u001b[38;5;241m.\u001b[39mdomain):\n\u001b[0;32m---> 46\u001b[0m     \u001b[43mex_cu_node\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mexecute_custom_node\u001b[49m\u001b[43m(\u001b[49m\u001b[43mnode\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcontext\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mgraph\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     47\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m     48\u001b[0m     \u001b[38;5;66;03m# onnxruntime unfortunately does not implement run_node as defined by ONNX,\u001b[39;00m\n\u001b[1;32m     49\u001b[0m     \u001b[38;5;66;03m# it can only execute entire models -- so we create a model which solely\u001b[39;00m\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m     54\u001b[0m     \u001b[38;5;66;03m# input/outputs may get them reordered below\u001b[39;00m\n\u001b[1;32m     55\u001b[0m     \u001b[38;5;66;03m# note: a node's input may (also) be a top-level input or output\u001b[39;00m\n\u001b[1;32m     56\u001b[0m     node_inputs \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mlist\u001b[39m(\u001b[38;5;28mfilter\u001b[39m(\u001b[38;5;28;01mlambda\u001b[39;00m x: x\u001b[38;5;241m.\u001b[39mname \u001b[38;5;129;01min\u001b[39;00m node\u001b[38;5;241m.\u001b[39minput, graph\u001b[38;5;241m.\u001b[39minput))\n",
      "File \u001b[0;32m/home/streichg/finn/deps/qonnx/src/qonnx/core/execute_custom_node.py:39\u001b[0m, in \u001b[0;36mexecute_custom_node\u001b[0;34m(node, context, graph)\u001b[0m\n\u001b[1;32m     36\u001b[0m \u001b[38;5;28;01mtry\u001b[39;00m:\n\u001b[1;32m     37\u001b[0m     \u001b[38;5;66;03m# lookup op_type in registry of CustomOps\u001b[39;00m\n\u001b[1;32m     38\u001b[0m     inst \u001b[38;5;241m=\u001b[39m registry\u001b[38;5;241m.\u001b[39mgetCustomOp(node)\n\u001b[0;32m---> 39\u001b[0m     \u001b[43minst\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mexecute_node\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcontext\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mgraph\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     40\u001b[0m \u001b[38;5;28;01mexcept\u001b[39;00m \u001b[38;5;167;01mKeyError\u001b[39;00m:\n\u001b[1;32m     41\u001b[0m     \u001b[38;5;66;03m# exception if op_type is not supported\u001b[39;00m\n\u001b[1;32m     42\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mException\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mCustom op_type \u001b[39m\u001b[38;5;132;01m%s\u001b[39;00m\u001b[38;5;124m is currently not supported.\u001b[39m\u001b[38;5;124m\"\u001b[39m \u001b[38;5;241m%\u001b[39m op_type)\n",
      "File \u001b[0;32m/home/streichg/finn/src/finn/custom_op/fpgadataflow/streamingdataflowpartition.py:76\u001b[0m, in \u001b[0;36mStreamingDataflowPartition.execute_node\u001b[0;34m(self, context, graph)\u001b[0m\n\u001b[1;32m     73\u001b[0m         inp_ctx[new_iname] \u001b[38;5;241m=\u001b[39m inp_ctx[old_iname]\n\u001b[1;32m     74\u001b[0m         \u001b[38;5;28;01mdel\u001b[39;00m inp_ctx[old_iname]\n\u001b[0;32m---> 76\u001b[0m ret \u001b[38;5;241m=\u001b[39m \u001b[43mexecute_onnx\u001b[49m\u001b[43m(\u001b[49m\u001b[43mmodel\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43minp_ctx\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mreturn_full_exec_context\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     77\u001b[0m \u001b[38;5;66;03m# outputs may have been renamed in partition\u001b[39;00m\n\u001b[1;32m     78\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m i, node_oname \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28menumerate\u001b[39m(node\u001b[38;5;241m.\u001b[39moutput):\n",
      "File \u001b[0;32m/home/streichg/finn/src/finn/core/onnx_exec.py:58\u001b[0m, in \u001b[0;36mexecute_onnx\u001b[0;34m(model, input_dict, return_full_exec_context, start_node, end_node)\u001b[0m\n\u001b[1;32m     56\u001b[0m model_exec_mode \u001b[38;5;241m=\u001b[39m model\u001b[38;5;241m.\u001b[39mget_metadata_prop(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mexec_mode\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m     57\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m (model_exec_mode \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m) \u001b[38;5;129;01mor\u001b[39;00m (model_exec_mode \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m\"\u001b[39m):\n\u001b[0;32m---> 58\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[43mexecute_onnx_base\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m     59\u001b[0m \u001b[43m        \u001b[49m\u001b[43mmodel\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43minput_dict\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mreturn_full_exec_context\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mstart_node\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mend_node\u001b[49m\n\u001b[1;32m     60\u001b[0m \u001b[43m    \u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     62\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m model\u001b[38;5;241m.\u001b[39mcheck_all_tensor_shapes_specified():\n\u001b[1;32m     63\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mException\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mFound unspecified tensor shapes, try infer_shapes\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n",
      "File \u001b[0;32m/home/streichg/finn/deps/qonnx/src/qonnx/core/onnx_exec.py:165\u001b[0m, in \u001b[0;36mexecute_onnx\u001b[0;34m(model, input_dict, return_full_exec_context, start_node, end_node)\u001b[0m\n\u001b[1;32m    162\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m get_sanitize_quant_tensors() \u001b[38;5;241m!=\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[1;32m    163\u001b[0m     \u001b[38;5;66;03m# round input values to match quantization annotation\u001b[39;00m\n\u001b[1;32m    164\u001b[0m     execution_context \u001b[38;5;241m=\u001b[39m sanitize_quant_values(model, node\u001b[38;5;241m.\u001b[39minput, execution_context)\n\u001b[0;32m--> 165\u001b[0m \u001b[43mexecute_node\u001b[49m\u001b[43m(\u001b[49m\u001b[43mnode\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mexecution_context\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mgraph\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mreturn_full_exec_context\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mopset_version\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    166\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m get_sanitize_quant_tensors() \u001b[38;5;241m!=\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[1;32m    167\u001b[0m     \u001b[38;5;66;03m# round output values to quantization annotation\u001b[39;00m\n\u001b[1;32m    168\u001b[0m     execution_context \u001b[38;5;241m=\u001b[39m sanitize_quant_values(model, node\u001b[38;5;241m.\u001b[39moutput, execution_context)\n",
      "File \u001b[0;32m/home/streichg/finn/deps/qonnx/src/qonnx/core/onnx_exec.py:46\u001b[0m, in \u001b[0;36mexecute_node\u001b[0;34m(node, context, graph, return_full_exec_context, opset_version)\u001b[0m\n\u001b[1;32m     41\u001b[0m \u001b[38;5;250m\u001b[39m\u001b[38;5;124;03m\"\"\"Executes a single node by using onnxruntime or with a custom function.\u001b[39;00m\n\u001b[1;32m     42\u001b[0m \n\u001b[1;32m     43\u001b[0m \u001b[38;5;124;03mInput/output provided via context.\"\"\"\u001b[39;00m\n\u001b[1;32m     45\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m is_finn_op(node\u001b[38;5;241m.\u001b[39mdomain):\n\u001b[0;32m---> 46\u001b[0m     \u001b[43mex_cu_node\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mexecute_custom_node\u001b[49m\u001b[43m(\u001b[49m\u001b[43mnode\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcontext\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mgraph\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     47\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m     48\u001b[0m     \u001b[38;5;66;03m# onnxruntime unfortunately does not implement run_node as defined by ONNX,\u001b[39;00m\n\u001b[1;32m     49\u001b[0m     \u001b[38;5;66;03m# it can only execute entire models -- so we create a model which solely\u001b[39;00m\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m     54\u001b[0m     \u001b[38;5;66;03m# input/outputs may get them reordered below\u001b[39;00m\n\u001b[1;32m     55\u001b[0m     \u001b[38;5;66;03m# note: a node's input may (also) be a top-level input or output\u001b[39;00m\n\u001b[1;32m     56\u001b[0m     node_inputs \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mlist\u001b[39m(\u001b[38;5;28mfilter\u001b[39m(\u001b[38;5;28;01mlambda\u001b[39;00m x: x\u001b[38;5;241m.\u001b[39mname \u001b[38;5;129;01min\u001b[39;00m node\u001b[38;5;241m.\u001b[39minput, graph\u001b[38;5;241m.\u001b[39minput))\n",
      "File \u001b[0;32m/home/streichg/finn/deps/qonnx/src/qonnx/core/execute_custom_node.py:39\u001b[0m, in \u001b[0;36mexecute_custom_node\u001b[0;34m(node, context, graph)\u001b[0m\n\u001b[1;32m     36\u001b[0m \u001b[38;5;28;01mtry\u001b[39;00m:\n\u001b[1;32m     37\u001b[0m     \u001b[38;5;66;03m# lookup op_type in registry of CustomOps\u001b[39;00m\n\u001b[1;32m     38\u001b[0m     inst \u001b[38;5;241m=\u001b[39m registry\u001b[38;5;241m.\u001b[39mgetCustomOp(node)\n\u001b[0;32m---> 39\u001b[0m     \u001b[43minst\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mexecute_node\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcontext\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mgraph\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     40\u001b[0m \u001b[38;5;28;01mexcept\u001b[39;00m \u001b[38;5;167;01mKeyError\u001b[39;00m:\n\u001b[1;32m     41\u001b[0m     \u001b[38;5;66;03m# exception if op_type is not supported\u001b[39;00m\n\u001b[1;32m     42\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mException\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mCustom op_type \u001b[39m\u001b[38;5;132;01m%s\u001b[39;00m\u001b[38;5;124m is currently not supported.\u001b[39m\u001b[38;5;124m\"\u001b[39m \u001b[38;5;241m%\u001b[39m op_type)\n",
      "File \u001b[0;32m/home/streichg/finn/src/finn/custom_op/fpgadataflow/accl.py:221\u001b[0m, in \u001b[0;36mAcclOut.execute_node\u001b[0;34m(self, context, graph)\u001b[0m\n\u001b[1;32m    215\u001b[0m reshaped_input \u001b[38;5;241m=\u001b[39m reshaped_input\u001b[38;5;241m.\u001b[39mcopy()\n\u001b[1;32m    216\u001b[0m np\u001b[38;5;241m.\u001b[39msave(\n\u001b[1;32m    217\u001b[0m     os\u001b[38;5;241m.\u001b[39mpath\u001b[38;5;241m.\u001b[39mjoin(code_gen_dir, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124minput.npy\u001b[39m\u001b[38;5;124m\"\u001b[39m),\n\u001b[1;32m    218\u001b[0m     reshaped_input,\n\u001b[1;32m    219\u001b[0m )\n\u001b[0;32m--> 221\u001b[0m \u001b[38;5;28;43msuper\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mexec_precompiled_singlenode_model\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m/home/streichg/finn/src/finn/custom_op/fpgadataflow/hlscustomop.py:489\u001b[0m, in \u001b[0;36mHLSCustomOp.exec_precompiled_singlenode_model\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    482\u001b[0m         \u001b[38;5;28;01mif\u001b[39;00m executable_path \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m\"\u001b[39m:\n\u001b[1;32m    483\u001b[0m             \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mException\u001b[39;00m(\n\u001b[1;32m    484\u001b[0m \u001b[38;5;250m                \u001b[39m\u001b[38;5;124;03m\"\"\"\u001b[39;00m\n\u001b[1;32m    485\u001b[0m \u001b[38;5;124;03mFound no executable for this node, did you run the codegen and\u001b[39;00m\n\u001b[1;32m    486\u001b[0m \u001b[38;5;124;03mcompilation transformations?\u001b[39;00m\n\u001b[1;32m    487\u001b[0m \u001b[38;5;124;03m            \"\"\"\u001b[39;00m\n\u001b[1;32m    488\u001b[0m             )\n\u001b[0;32m--> 489\u001b[0m         process_execute \u001b[38;5;241m=\u001b[39m \u001b[43msubprocess\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mPopen\u001b[49m\u001b[43m(\u001b[49m\u001b[43mexecutable_path\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mstdout\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43msubprocess\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mPIPE\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    490\u001b[0m         process_execute\u001b[38;5;241m.\u001b[39mcommunicate()\n",
      "File \u001b[0;32m/opt/conda/lib/python3.8/subprocess.py:854\u001b[0m, in \u001b[0;36mPopen.__init__\u001b[0;34m(self, args, bufsize, executable, stdin, stdout, stderr, preexec_fn, close_fds, shell, cwd, env, universal_newlines, startupinfo, creationflags, restore_signals, start_new_session, pass_fds, encoding, errors, text)\u001b[0m\n\u001b[1;32m    850\u001b[0m         \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mtext_mode:\n\u001b[1;32m    851\u001b[0m             \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mstderr \u001b[38;5;241m=\u001b[39m io\u001b[38;5;241m.\u001b[39mTextIOWrapper(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mstderr,\n\u001b[1;32m    852\u001b[0m                     encoding\u001b[38;5;241m=\u001b[39mencoding, errors\u001b[38;5;241m=\u001b[39merrors)\n\u001b[0;32m--> 854\u001b[0m     \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_execute_child\u001b[49m\u001b[43m(\u001b[49m\u001b[43margs\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mexecutable\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mpreexec_fn\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mclose_fds\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    855\u001b[0m \u001b[43m                        \u001b[49m\u001b[43mpass_fds\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcwd\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43menv\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    856\u001b[0m \u001b[43m                        \u001b[49m\u001b[43mstartupinfo\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcreationflags\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mshell\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    857\u001b[0m \u001b[43m                        \u001b[49m\u001b[43mp2cread\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mp2cwrite\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    858\u001b[0m \u001b[43m                        \u001b[49m\u001b[43mc2pread\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mc2pwrite\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    859\u001b[0m \u001b[43m                        \u001b[49m\u001b[43merrread\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43merrwrite\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    860\u001b[0m \u001b[43m                        \u001b[49m\u001b[43mrestore_signals\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mstart_new_session\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    861\u001b[0m \u001b[38;5;28;01mexcept\u001b[39;00m:\n\u001b[1;32m    862\u001b[0m     \u001b[38;5;66;03m# Cleanup if the child failed starting.\u001b[39;00m\n\u001b[1;32m    863\u001b[0m     \u001b[38;5;28;01mfor\u001b[39;00m f \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mfilter\u001b[39m(\u001b[38;5;28;01mNone\u001b[39;00m, (\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mstdin, \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mstdout, \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mstderr)):\n",
      "File \u001b[0;32m/opt/conda/lib/python3.8/subprocess.py:1702\u001b[0m, in \u001b[0;36mPopen._execute_child\u001b[0;34m(self, args, executable, preexec_fn, close_fds, pass_fds, cwd, env, startupinfo, creationflags, shell, p2cread, p2cwrite, c2pread, c2pwrite, errread, errwrite, restore_signals, start_new_session)\u001b[0m\n\u001b[1;32m   1700\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m errno_num \u001b[38;5;241m!=\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[1;32m   1701\u001b[0m         err_msg \u001b[38;5;241m=\u001b[39m os\u001b[38;5;241m.\u001b[39mstrerror(errno_num)\n\u001b[0;32m-> 1702\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m child_exception_type(errno_num, err_msg, err_filename)\n\u001b[1;32m   1703\u001b[0m \u001b[38;5;28;01mraise\u001b[39;00m child_exception_type(err_msg)\n",
      "\u001b[0;31mFileNotFoundError\u001b[0m: [Errno 2] No such file or directory: '/tmp/finn_dev_streichg/code_gen_cppsim_AcclOut_0_8bvep1it/bin/node_model'"
     ]
    }
   ],
   "source": [
    "output_dict = oxe.execute_onnx(parent_model, input_dict)\n",
    "output_cppsim = output_dict[list(output_dict.keys())[0]]\n",
    "\n",
    "try:\n",
    "    assert np.isclose(output_cppsim, np.where(output_golden[0]==np.amax(output_golden[0])), atol=1e-3).all()\n",
    "    print(\"Results are the same!\")\n",
    "except AssertionError:\n",
    "    assert False, \"The results are not the same!\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Emulation (rtlsim) using PyVerilator\n",
    "\n",
    "The emulation using [PyVerilator](https://github.com/maltanar/pyverilator) can be done after IP blocks are generated from the corresponding HLS layers. Pyverilator is a tool which makes it possible to simulate verilog files using verilator via a python interface.\n",
    "\n",
    "We have two ways to use rtlsim, one is to run the model node-by-node as with the simulation methods, but if the model is in the form of the dataflow partition, the part of the graph that consist of only HLS nodes could also be executed as whole."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Because at the point where we want to grab and verify the model, the model is already in split form (parent graph consisting of non-hls layers and child graph consisting only of hls layers) we first have to reference the child graph within the parent graph. This is done using the node attribute `model` for the `StreamingDataflowPartition` node.\n",
    "\n",
    "First the procedure is shown, if the child graph has ip blocks corresponding to the individual layers, then the procedure is shown, if the child graph already has a stitched IP."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Emulation of model node-by-node\n",
    "\n",
    "The child model is loaded and the `exec_mode` for each node is set. To prepare the node-by-node emulation the transformation `PrepareRTLSim` is applied to the child model. With this transformation the emulation files are created for each node and can be used directly when calling `execute_onnx()`. Each node has a new node attribute \"rtlsim_so\" after transformation, which contains the path to the corresponding emulation files. Then it is saved in a new .onnx file so that the changed model can be referenced in the parent model."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_rwuzvfhl/LabelSelect_Batch_0.v:54:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                       : ... In instance LabelSelect_Batch_0.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "   54 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_rwuzvfhl/LabelSelect_Batch_0.v:55:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                       : ... In instance LabelSelect_Batch_0.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "   55 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_rwuzvfhl/LabelSelect_Batch_0.v:435:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                        : ... In instance LabelSelect_Batch_0.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  435 | #0 ap_CS_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_rwuzvfhl/LabelSelect_Batch_0.v:436:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                        : ... In instance LabelSelect_Batch_0.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  436 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_rwuzvfhl/LabelSelect_Batch_0.v:598:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                       : ... In instance LabelSelect_Batch_0.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  598 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_rwuzvfhl/LabelSelect_Batch_0.v:619:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_block_1' generates 4 bits.\n",
      "                                                                                                       : ... In instance LabelSelect_Batch_0.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  619 | assign conv2_i_i_i_cast_fu_111_p1 = ap_sig_allocacmp_block_1;\n",
      "      |                                   ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_rwuzvfhl/LabelSelect_Batch_0.v:184:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                        : ... In instance LabelSelect_Batch_0\n",
      "  184 | #0 ap_CS_fsm = 5'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_rwuzvfhl/LabelSelect_Batch_0.v:185:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                        : ... In instance LabelSelect_Batch_0\n",
      "  185 | #0 grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_rwuzvfhl/LabelSelect_Batch_0.v:332:23: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                       : ... In instance LabelSelect_Batch_0\n",
      "  332 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:54:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                 : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   54 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:55:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                 : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   55 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:1022:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1022 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:1023:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1023 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:1024:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1024 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:1266:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1266 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:1290:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1290 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2013:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_25_fu_739_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2013 | assign zext_ln1065_10_fu_745_p1 = xor_ln1065_25_fu_739_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2015:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_29_fu_771_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2015 | assign zext_ln1065_11_fu_777_p1 = xor_ln1065_29_fu_771_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2017:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_33_fu_915_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2017 | assign zext_ln1065_12_fu_921_p1 = xor_ln1065_33_fu_915_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2019:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_35_fu_931_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2019 | assign zext_ln1065_13_fu_937_p1 = xor_ln1065_35_fu_931_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2021:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_37_fu_947_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2021 | assign zext_ln1065_14_fu_953_p1 = xor_ln1065_37_fu_947_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2023:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_39_fu_963_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2023 | assign zext_ln1065_15_fu_969_p1 = xor_ln1065_39_fu_963_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2025:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_41_fu_979_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2025 | assign zext_ln1065_16_fu_985_p1 = xor_ln1065_41_fu_979_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2027:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_45_fu_1011_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2027 | assign zext_ln1065_17_fu_1017_p1 = xor_ln1065_45_fu_1011_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2029:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_49_fu_1155_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2029 | assign zext_ln1065_18_fu_1161_p1 = xor_ln1065_49_fu_1155_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2031:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_51_fu_1171_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2031 | assign zext_ln1065_19_fu_1177_p1 = xor_ln1065_51_fu_1171_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2033:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_3_fu_403_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2033 | assign zext_ln1065_1_fu_409_p1 = xor_ln1065_3_fu_403_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2035:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_53_fu_1187_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2035 | assign zext_ln1065_20_fu_1193_p1 = xor_ln1065_53_fu_1187_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2037:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_55_fu_1203_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2037 | assign zext_ln1065_21_fu_1209_p1 = xor_ln1065_55_fu_1203_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2039:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_57_fu_1219_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2039 | assign zext_ln1065_22_fu_1225_p1 = xor_ln1065_57_fu_1219_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2041:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_61_fu_1251_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2041 | assign zext_ln1065_23_fu_1257_p1 = xor_ln1065_61_fu_1251_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2043:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_65_fu_1395_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2043 | assign zext_ln1065_24_fu_1401_p1 = xor_ln1065_65_fu_1395_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2045:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_67_fu_1411_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2045 | assign zext_ln1065_25_fu_1417_p1 = xor_ln1065_67_fu_1411_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2047:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_69_fu_1427_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2047 | assign zext_ln1065_26_fu_1433_p1 = xor_ln1065_69_fu_1427_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2049:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_71_fu_1443_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2049 | assign zext_ln1065_27_fu_1449_p1 = xor_ln1065_71_fu_1443_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2051:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_73_fu_1459_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2051 | assign zext_ln1065_28_fu_1465_p1 = xor_ln1065_73_fu_1459_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2053:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_77_fu_1491_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2053 | assign zext_ln1065_29_fu_1497_p1 = xor_ln1065_77_fu_1491_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2055:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_5_fu_427_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2055 | assign zext_ln1065_2_fu_433_p1 = xor_ln1065_5_fu_427_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2057:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_81_fu_1635_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2057 | assign zext_ln1065_30_fu_1641_p1 = xor_ln1065_81_fu_1635_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2059:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_83_fu_1651_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2059 | assign zext_ln1065_31_fu_1657_p1 = xor_ln1065_83_fu_1651_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2061:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_85_fu_1667_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2061 | assign zext_ln1065_32_fu_1673_p1 = xor_ln1065_85_fu_1667_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2063:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_87_fu_1683_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2063 | assign zext_ln1065_33_fu_1689_p1 = xor_ln1065_87_fu_1683_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2065:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_89_fu_1699_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2065 | assign zext_ln1065_34_fu_1705_p1 = xor_ln1065_89_fu_1699_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2067:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_93_fu_1731_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2067 | assign zext_ln1065_35_fu_1737_p1 = xor_ln1065_93_fu_1731_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2069:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_97_fu_1875_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2069 | assign zext_ln1065_36_fu_1881_p1 = xor_ln1065_97_fu_1875_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2071:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_99_fu_1891_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2071 | assign zext_ln1065_37_fu_1897_p1 = xor_ln1065_99_fu_1891_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2073:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_101_fu_1907_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2073 | assign zext_ln1065_38_fu_1913_p1 = xor_ln1065_101_fu_1907_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2075:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_103_fu_1923_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2075 | assign zext_ln1065_39_fu_1929_p1 = xor_ln1065_103_fu_1923_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2077:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_7_fu_451_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2077 | assign zext_ln1065_3_fu_457_p1 = xor_ln1065_7_fu_451_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2079:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_105_fu_1939_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2079 | assign zext_ln1065_40_fu_1945_p1 = xor_ln1065_105_fu_1939_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2081:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_109_fu_1971_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2081 | assign zext_ln1065_41_fu_1977_p1 = xor_ln1065_109_fu_1971_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2083:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_113_fu_2115_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2083 | assign zext_ln1065_42_fu_2121_p1 = xor_ln1065_113_fu_2115_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2085:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_115_fu_2131_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2085 | assign zext_ln1065_43_fu_2137_p1 = xor_ln1065_115_fu_2131_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2087:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_117_fu_2147_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2087 | assign zext_ln1065_44_fu_2153_p1 = xor_ln1065_117_fu_2147_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2089:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_119_fu_2163_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2089 | assign zext_ln1065_45_fu_2169_p1 = xor_ln1065_119_fu_2163_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2091:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_121_fu_2179_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2091 | assign zext_ln1065_46_fu_2185_p1 = xor_ln1065_121_fu_2179_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2093:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_125_fu_2211_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2093 | assign zext_ln1065_47_fu_2217_p1 = xor_ln1065_125_fu_2211_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2095:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_129_fu_2355_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2095 | assign zext_ln1065_48_fu_2361_p1 = xor_ln1065_129_fu_2355_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2097:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_131_fu_2371_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2097 | assign zext_ln1065_49_fu_2377_p1 = xor_ln1065_131_fu_2371_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2099:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_9_fu_475_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2099 | assign zext_ln1065_4_fu_481_p1 = xor_ln1065_9_fu_475_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2101:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_133_fu_2387_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2101 | assign zext_ln1065_50_fu_2393_p1 = xor_ln1065_133_fu_2387_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2103:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_135_fu_2403_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2103 | assign zext_ln1065_51_fu_2409_p1 = xor_ln1065_135_fu_2403_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2105:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_137_fu_2419_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2105 | assign zext_ln1065_52_fu_2425_p1 = xor_ln1065_137_fu_2419_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2107:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_141_fu_2451_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2107 | assign zext_ln1065_53_fu_2457_p1 = xor_ln1065_141_fu_2451_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2109:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_145_fu_2595_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2109 | assign zext_ln1065_54_fu_2601_p1 = xor_ln1065_145_fu_2595_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2111:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_147_fu_2611_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2111 | assign zext_ln1065_55_fu_2617_p1 = xor_ln1065_147_fu_2611_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2113:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_149_fu_2627_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2113 | assign zext_ln1065_56_fu_2633_p1 = xor_ln1065_149_fu_2627_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2115:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_151_fu_2643_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2115 | assign zext_ln1065_57_fu_2649_p1 = xor_ln1065_151_fu_2643_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2117:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_153_fu_2659_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2117 | assign zext_ln1065_58_fu_2665_p1 = xor_ln1065_153_fu_2659_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2119:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_157_fu_2691_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2119 | assign zext_ln1065_59_fu_2697_p1 = xor_ln1065_157_fu_2691_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2121:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_13_fu_523_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2121 | assign zext_ln1065_5_fu_529_p1 = xor_ln1065_13_fu_523_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2123:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_17_fu_675_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2123 | assign zext_ln1065_6_fu_681_p1 = xor_ln1065_17_fu_675_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2125:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_19_fu_691_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2125 | assign zext_ln1065_7_fu_697_p1 = xor_ln1065_19_fu_691_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2127:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_21_fu_707_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2127 | assign zext_ln1065_8_fu_713_p1 = xor_ln1065_21_fu_707_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2129:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_23_fu_723_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2129 | assign zext_ln1065_9_fu_729_p1 = xor_ln1065_23_fu_723_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2131:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1_fu_379_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2131 | assign zext_ln1065_fu_385_p1 = xor_ln1065_1_fu_379_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2133:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_13_fu_829_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2133 | assign zext_ln886_10_fu_835_p1 = add_ln886_13_fu_829_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2135:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_14_reg_3215' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2135 | assign zext_ln886_11_fu_2911_p1 = add_ln886_14_reg_3215;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2137:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_43_fu_995_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2137 | assign zext_ln886_12_fu_1001_p1 = xor_ln1065_43_fu_995_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2139:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_47_fu_1027_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2139 | assign zext_ln886_13_fu_1033_p1 = xor_ln1065_47_fu_1027_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2141:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_17_fu_1037_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2141 | assign zext_ln886_14_fu_1043_p1 = add_ln886_17_fu_1037_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2143:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_19_fu_1053_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2143 | assign zext_ln886_15_fu_1059_p1 = add_ln886_19_fu_1053_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2145:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_21_fu_1069_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2145 | assign zext_ln886_16_fu_1075_p1 = add_ln886_21_fu_1069_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2147:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_22_reg_3225' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2147 | assign zext_ln886_17_fu_2925_p1 = add_ln886_22_reg_3225;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2149:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_59_fu_1235_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2149 | assign zext_ln886_18_fu_1241_p1 = xor_ln1065_59_fu_1235_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2151:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_63_fu_1267_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2151 | assign zext_ln886_19_fu_1273_p1 = xor_ln1065_63_fu_1267_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2153:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_15_fu_547_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2153 | assign zext_ln886_1_fu_553_p1 = xor_ln1065_15_fu_547_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2155:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_25_fu_1277_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2155 | assign zext_ln886_20_fu_1283_p1 = add_ln886_25_fu_1277_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2157:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_27_fu_1293_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2157 | assign zext_ln886_21_fu_1299_p1 = add_ln886_27_fu_1293_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2159:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_29_fu_1309_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2159 | assign zext_ln886_22_fu_1315_p1 = add_ln886_29_fu_1309_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2161:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_30_reg_3235' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2161 | assign zext_ln886_23_fu_2939_p1 = add_ln886_30_reg_3235;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2163:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_75_fu_1475_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2163 | assign zext_ln886_24_fu_1481_p1 = xor_ln1065_75_fu_1475_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2165:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_79_fu_1507_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2165 | assign zext_ln886_25_fu_1513_p1 = xor_ln1065_79_fu_1507_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2167:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_33_fu_1517_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2167 | assign zext_ln886_26_fu_1523_p1 = add_ln886_33_fu_1517_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2169:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_35_fu_1533_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2169 | assign zext_ln886_27_fu_1539_p1 = add_ln886_35_fu_1533_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2171:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_37_fu_1549_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2171 | assign zext_ln886_28_fu_1555_p1 = add_ln886_37_fu_1549_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2173:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_38_reg_3245' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2173 | assign zext_ln886_29_fu_2953_p1 = add_ln886_38_reg_3245;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2175:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_1_fu_557_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2175 | assign zext_ln886_2_fu_563_p1 = add_ln886_1_fu_557_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2177:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_91_fu_1715_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2177 | assign zext_ln886_30_fu_1721_p1 = xor_ln1065_91_fu_1715_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2179:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_95_fu_1747_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2179 | assign zext_ln886_31_fu_1753_p1 = xor_ln1065_95_fu_1747_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2181:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_41_fu_1757_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2181 | assign zext_ln886_32_fu_1763_p1 = add_ln886_41_fu_1757_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2183:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_43_fu_1773_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2183 | assign zext_ln886_33_fu_1779_p1 = add_ln886_43_fu_1773_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2185:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_45_fu_1789_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2185 | assign zext_ln886_34_fu_1795_p1 = add_ln886_45_fu_1789_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2187:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_46_reg_3255' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2187 | assign zext_ln886_35_fu_2967_p1 = add_ln886_46_reg_3255;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2189:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_107_fu_1955_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2189 | assign zext_ln886_36_fu_1961_p1 = xor_ln1065_107_fu_1955_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2191:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_111_fu_1987_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2191 | assign zext_ln886_37_fu_1993_p1 = xor_ln1065_111_fu_1987_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2193:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_49_fu_1997_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2193 | assign zext_ln886_38_fu_2003_p1 = add_ln886_49_fu_1997_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2195:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_51_fu_2013_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2195 | assign zext_ln886_39_fu_2019_p1 = add_ln886_51_fu_2013_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2197:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_3_fu_573_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2197 | assign zext_ln886_3_fu_579_p1 = add_ln886_3_fu_573_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2199:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_53_fu_2029_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2199 | assign zext_ln886_40_fu_2035_p1 = add_ln886_53_fu_2029_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2201:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_54_reg_3265' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2201 | assign zext_ln886_41_fu_2981_p1 = add_ln886_54_reg_3265;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2203:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_123_fu_2195_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2203 | assign zext_ln886_42_fu_2201_p1 = xor_ln1065_123_fu_2195_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2205:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_127_fu_2227_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2205 | assign zext_ln886_43_fu_2233_p1 = xor_ln1065_127_fu_2227_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2207:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_57_fu_2237_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2207 | assign zext_ln886_44_fu_2243_p1 = add_ln886_57_fu_2237_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2209:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_59_fu_2253_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2209 | assign zext_ln886_45_fu_2259_p1 = add_ln886_59_fu_2253_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2211:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_61_fu_2269_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2211 | assign zext_ln886_46_fu_2275_p1 = add_ln886_61_fu_2269_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2213:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_62_reg_3275' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2213 | assign zext_ln886_47_fu_2995_p1 = add_ln886_62_reg_3275;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2215:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_139_fu_2435_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2215 | assign zext_ln886_48_fu_2441_p1 = xor_ln1065_139_fu_2435_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2217:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_143_fu_2467_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2217 | assign zext_ln886_49_fu_2473_p1 = xor_ln1065_143_fu_2467_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2219:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_5_fu_589_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2219 | assign zext_ln886_4_fu_595_p1 = add_ln886_5_fu_589_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2221:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_65_fu_2477_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2221 | assign zext_ln886_50_fu_2483_p1 = add_ln886_65_fu_2477_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2223:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_67_fu_2493_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2223 | assign zext_ln886_51_fu_2499_p1 = add_ln886_67_fu_2493_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2225:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_69_fu_2509_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2225 | assign zext_ln886_52_fu_2515_p1 = add_ln886_69_fu_2509_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2227:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_70_reg_3285' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2227 | assign zext_ln886_53_fu_3009_p1 = add_ln886_70_reg_3285;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2229:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_155_fu_2675_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2229 | assign zext_ln886_54_fu_2681_p1 = xor_ln1065_155_fu_2675_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2231:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_159_fu_2707_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2231 | assign zext_ln886_55_fu_2713_p1 = xor_ln1065_159_fu_2707_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2233:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_73_fu_2717_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2233 | assign zext_ln886_56_fu_2723_p1 = add_ln886_73_fu_2717_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2235:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_75_fu_2733_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2235 | assign zext_ln886_57_fu_2739_p1 = add_ln886_75_fu_2733_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2237:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_77_fu_2749_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2237 | assign zext_ln886_58_fu_2755_p1 = add_ln886_77_fu_2749_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2239:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_78_reg_3295' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2239 | assign zext_ln886_59_fu_3023_p1 = add_ln886_78_reg_3295;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2241:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_6_reg_3205' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2241 | assign zext_ln886_5_fu_2897_p1 = add_ln886_6_reg_3205;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2243:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_27_fu_755_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2243 | assign zext_ln886_6_fu_761_p1 = xor_ln1065_27_fu_755_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2245:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_31_fu_787_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2245 | assign zext_ln886_7_fu_793_p1 = xor_ln1065_31_fu_787_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2247:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_9_fu_797_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2247 | assign zext_ln886_8_fu_803_p1 = add_ln886_9_fu_797_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2249:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_11_fu_813_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2249 | assign zext_ln886_9_fu_819_p1 = add_ln886_11_fu_813_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2251:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_11_fu_499_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2251 | assign zext_ln886_fu_505_p1 = xor_ln1065_11_fu_499_p2;\n",
      "      |                             ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2336:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_3\n",
      " 2336 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2337:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_3\n",
      " 2337 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_venwkbe6/MatrixVectorActivation_3.v:2479:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3\n",
      " 2479 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:96:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                 : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "   96 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:97:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                 : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "   97 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:1254:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1254 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:1255:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1255 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:1256:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1256 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:1257:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1257 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:1813:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1813 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:1837:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1837 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:1861:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1861 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2024:44: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2024 | assign ap_phi_reg_pp0_iter0_inElem_reg_409 = 'bx;\n",
      "      |                                            ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2064:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_1_load_reg_3265' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2064 | assign idxprom2_i_fu_2781_p1 = nf_1_load_reg_3265;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2200:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2200 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2202:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2202 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2204:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2204 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2206:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2206 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2208:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2208 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2210:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2210 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2212:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2212 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2214:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2214 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2522:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_25_fu_956_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2522 | assign zext_ln1065_10_fu_962_p1 = xor_ln1065_25_fu_956_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2524:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_29_fu_972_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2524 | assign zext_ln1065_11_fu_978_p1 = xor_ln1065_29_fu_972_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2526:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_33_fu_1084_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2526 | assign zext_ln1065_12_fu_1090_p1 = xor_ln1065_33_fu_1084_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2528:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_35_fu_1100_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2528 | assign zext_ln1065_13_fu_1106_p1 = xor_ln1065_35_fu_1100_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2530:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_37_fu_1116_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2530 | assign zext_ln1065_14_fu_1122_p1 = xor_ln1065_37_fu_1116_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2532:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_39_fu_1132_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2532 | assign zext_ln1065_15_fu_1138_p1 = xor_ln1065_39_fu_1132_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2534:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_41_fu_1148_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2534 | assign zext_ln1065_16_fu_1154_p1 = xor_ln1065_41_fu_1148_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2536:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_45_fu_1164_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2536 | assign zext_ln1065_17_fu_1170_p1 = xor_ln1065_45_fu_1164_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2538:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_49_fu_1276_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2538 | assign zext_ln1065_18_fu_1282_p1 = xor_ln1065_49_fu_1276_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2540:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_51_fu_1292_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2540 | assign zext_ln1065_19_fu_1298_p1 = xor_ln1065_51_fu_1292_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2542:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_3_fu_668_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2542 | assign zext_ln1065_1_fu_674_p1 = xor_ln1065_3_fu_668_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2544:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_53_fu_1308_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2544 | assign zext_ln1065_20_fu_1314_p1 = xor_ln1065_53_fu_1308_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2546:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_55_fu_1324_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2546 | assign zext_ln1065_21_fu_1330_p1 = xor_ln1065_55_fu_1324_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2548:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_57_fu_1340_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2548 | assign zext_ln1065_22_fu_1346_p1 = xor_ln1065_57_fu_1340_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2550:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_61_fu_1356_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2550 | assign zext_ln1065_23_fu_1362_p1 = xor_ln1065_61_fu_1356_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2552:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_65_fu_1468_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2552 | assign zext_ln1065_24_fu_1474_p1 = xor_ln1065_65_fu_1468_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2554:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_67_fu_1484_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2554 | assign zext_ln1065_25_fu_1490_p1 = xor_ln1065_67_fu_1484_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2556:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_69_fu_1500_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2556 | assign zext_ln1065_26_fu_1506_p1 = xor_ln1065_69_fu_1500_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2558:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_71_fu_1516_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2558 | assign zext_ln1065_27_fu_1522_p1 = xor_ln1065_71_fu_1516_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2560:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_73_fu_1532_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2560 | assign zext_ln1065_28_fu_1538_p1 = xor_ln1065_73_fu_1532_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2562:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_77_fu_1548_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2562 | assign zext_ln1065_29_fu_1554_p1 = xor_ln1065_77_fu_1548_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2564:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_5_fu_692_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2564 | assign zext_ln1065_2_fu_698_p1 = xor_ln1065_5_fu_692_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2566:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_81_fu_1660_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2566 | assign zext_ln1065_30_fu_1666_p1 = xor_ln1065_81_fu_1660_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2568:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_83_fu_1676_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2568 | assign zext_ln1065_31_fu_1682_p1 = xor_ln1065_83_fu_1676_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2570:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_85_fu_1692_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2570 | assign zext_ln1065_32_fu_1698_p1 = xor_ln1065_85_fu_1692_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2572:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_87_fu_1708_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2572 | assign zext_ln1065_33_fu_1714_p1 = xor_ln1065_87_fu_1708_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2574:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_89_fu_1724_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2574 | assign zext_ln1065_34_fu_1730_p1 = xor_ln1065_89_fu_1724_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2576:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_93_fu_1740_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2576 | assign zext_ln1065_35_fu_1746_p1 = xor_ln1065_93_fu_1740_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2578:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_97_fu_1852_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2578 | assign zext_ln1065_36_fu_1858_p1 = xor_ln1065_97_fu_1852_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2580:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_99_fu_1868_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2580 | assign zext_ln1065_37_fu_1874_p1 = xor_ln1065_99_fu_1868_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2582:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_101_fu_1884_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2582 | assign zext_ln1065_38_fu_1890_p1 = xor_ln1065_101_fu_1884_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2584:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_103_fu_1900_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2584 | assign zext_ln1065_39_fu_1906_p1 = xor_ln1065_103_fu_1900_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2586:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_7_fu_716_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2586 | assign zext_ln1065_3_fu_722_p1 = xor_ln1065_7_fu_716_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2588:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_105_fu_1916_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2588 | assign zext_ln1065_40_fu_1922_p1 = xor_ln1065_105_fu_1916_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2590:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_109_fu_1932_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2590 | assign zext_ln1065_41_fu_1938_p1 = xor_ln1065_109_fu_1932_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2592:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_113_fu_2044_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2592 | assign zext_ln1065_42_fu_2050_p1 = xor_ln1065_113_fu_2044_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2594:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_115_fu_2060_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2594 | assign zext_ln1065_43_fu_2066_p1 = xor_ln1065_115_fu_2060_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2596:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_117_fu_2076_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2596 | assign zext_ln1065_44_fu_2082_p1 = xor_ln1065_117_fu_2076_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2598:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_119_fu_2092_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2598 | assign zext_ln1065_45_fu_2098_p1 = xor_ln1065_119_fu_2092_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2600:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_121_fu_2108_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2600 | assign zext_ln1065_46_fu_2114_p1 = xor_ln1065_121_fu_2108_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2602:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_125_fu_2124_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2602 | assign zext_ln1065_47_fu_2130_p1 = xor_ln1065_125_fu_2124_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2604:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_9_fu_740_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2604 | assign zext_ln1065_4_fu_746_p1 = xor_ln1065_9_fu_740_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2606:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_13_fu_772_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2606 | assign zext_ln1065_5_fu_778_p1 = xor_ln1065_13_fu_772_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2608:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_17_fu_892_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2608 | assign zext_ln1065_6_fu_898_p1 = xor_ln1065_17_fu_892_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2610:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_19_fu_908_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2610 | assign zext_ln1065_7_fu_914_p1 = xor_ln1065_19_fu_908_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2612:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_21_fu_924_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2612 | assign zext_ln1065_8_fu_930_p1 = xor_ln1065_21_fu_924_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2614:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_23_fu_940_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2614 | assign zext_ln1065_9_fu_946_p1 = xor_ln1065_23_fu_940_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2616:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1_fu_644_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2616 | assign zext_ln1065_fu_650_p1 = xor_ln1065_1_fu_644_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2618:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2618 | assign zext_ln1085_1_fu_2847_p1 = p_ZL7threshs_1_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2620:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2620 | assign zext_ln1085_2_fu_2862_p1 = p_ZL7threshs_2_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2622:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_3_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2622 | assign zext_ln1085_3_fu_2877_p1 = p_ZL7threshs_3_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2624:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_4_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2624 | assign zext_ln1085_4_fu_2892_p1 = p_ZL7threshs_4_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2626:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_5_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2626 | assign zext_ln1085_5_fu_2907_p1 = p_ZL7threshs_5_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2628:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_6_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2628 | assign zext_ln1085_6_fu_2922_p1 = p_ZL7threshs_6_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2630:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2630 | assign zext_ln1085_7_fu_2937_p1 = p_ZL7threshs_7_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2632:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2632 | assign zext_ln1085_fu_2832_p1 = p_ZL7threshs_0_q0;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2634:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_13_reg_3166' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2634 | assign zext_ln886_10_fu_2408_p1 = add_ln886_13_reg_3166;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2636:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_14_fu_2411_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2636 | assign zext_ln886_11_fu_2417_p1 = add_ln886_14_fu_2411_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2638:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_43_fu_2439_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2638 | assign zext_ln886_12_fu_2445_p1 = xor_ln1065_43_fu_2439_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2640:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_47_fu_1180_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2640 | assign zext_ln886_13_fu_1186_p1 = xor_ln1065_47_fu_1180_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2642:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_17_reg_3171' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2642 | assign zext_ln886_14_fu_2455_p1 = add_ln886_17_reg_3171;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2644:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_19_reg_3176' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2644 | assign zext_ln886_15_fu_2464_p1 = add_ln886_19_reg_3176;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2646:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_21_reg_3181' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2646 | assign zext_ln886_16_fu_2467_p1 = add_ln886_21_reg_3181;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2648:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_22_fu_2470_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2648 | assign zext_ln886_17_fu_2476_p1 = add_ln886_22_fu_2470_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2650:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_59_fu_2498_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2650 | assign zext_ln886_18_fu_2504_p1 = xor_ln1065_59_fu_2498_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2652:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_63_fu_1372_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2652 | assign zext_ln886_19_fu_1378_p1 = xor_ln1065_63_fu_1372_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2654:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_15_fu_796_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2654 | assign zext_ln886_1_fu_802_p1 = xor_ln1065_15_fu_796_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2656:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_25_reg_3186' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2656 | assign zext_ln886_20_fu_2514_p1 = add_ln886_25_reg_3186;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2658:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_27_reg_3191' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2658 | assign zext_ln886_21_fu_2523_p1 = add_ln886_27_reg_3191;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2660:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_29_reg_3196' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2660 | assign zext_ln886_22_fu_2526_p1 = add_ln886_29_reg_3196;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2662:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_30_fu_2529_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2662 | assign zext_ln886_23_fu_2535_p1 = add_ln886_30_fu_2529_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2664:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_75_fu_2557_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2664 | assign zext_ln886_24_fu_2563_p1 = xor_ln1065_75_fu_2557_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2666:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_79_fu_1564_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2666 | assign zext_ln886_25_fu_1570_p1 = xor_ln1065_79_fu_1564_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2668:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_33_reg_3201' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2668 | assign zext_ln886_26_fu_2573_p1 = add_ln886_33_reg_3201;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2670:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_35_reg_3206' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2670 | assign zext_ln886_27_fu_2582_p1 = add_ln886_35_reg_3206;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2672:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_37_reg_3211' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2672 | assign zext_ln886_28_fu_2585_p1 = add_ln886_37_reg_3211;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2674:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_38_fu_2588_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2674 | assign zext_ln886_29_fu_2594_p1 = add_ln886_38_fu_2588_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2676:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_1_reg_3141' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2676 | assign zext_ln886_2_fu_2337_p1 = add_ln886_1_reg_3141;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2678:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_91_fu_2616_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2678 | assign zext_ln886_30_fu_2622_p1 = xor_ln1065_91_fu_2616_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2680:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_95_fu_1756_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2680 | assign zext_ln886_31_fu_1762_p1 = xor_ln1065_95_fu_1756_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2682:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_41_reg_3216' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2682 | assign zext_ln886_32_fu_2632_p1 = add_ln886_41_reg_3216;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2684:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_43_reg_3221' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2684 | assign zext_ln886_33_fu_2641_p1 = add_ln886_43_reg_3221;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2686:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_45_reg_3226' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2686 | assign zext_ln886_34_fu_2644_p1 = add_ln886_45_reg_3226;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2688:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_46_fu_2647_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2688 | assign zext_ln886_35_fu_2653_p1 = add_ln886_46_fu_2647_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2690:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_107_fu_2675_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2690 | assign zext_ln886_36_fu_2681_p1 = xor_ln1065_107_fu_2675_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2692:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_111_fu_1948_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2692 | assign zext_ln886_37_fu_1954_p1 = xor_ln1065_111_fu_1948_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2694:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_49_reg_3231' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2694 | assign zext_ln886_38_fu_2691_p1 = add_ln886_49_reg_3231;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2696:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_51_reg_3236' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2696 | assign zext_ln886_39_fu_2700_p1 = add_ln886_51_reg_3236;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2698:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_3_reg_3146' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2698 | assign zext_ln886_3_fu_2346_p1 = add_ln886_3_reg_3146;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2700:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_53_reg_3241' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2700 | assign zext_ln886_40_fu_2703_p1 = add_ln886_53_reg_3241;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2702:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_54_fu_2706_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2702 | assign zext_ln886_41_fu_2712_p1 = add_ln886_54_fu_2706_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2704:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_123_fu_2734_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2704 | assign zext_ln886_42_fu_2740_p1 = xor_ln1065_123_fu_2734_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2706:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_127_fu_2140_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2706 | assign zext_ln886_43_fu_2146_p1 = xor_ln1065_127_fu_2140_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2708:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_57_reg_3246' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2708 | assign zext_ln886_44_fu_2750_p1 = add_ln886_57_reg_3246;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2710:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_59_reg_3251' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2710 | assign zext_ln886_45_fu_2759_p1 = add_ln886_59_reg_3251;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2712:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_61_reg_3256' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2712 | assign zext_ln886_46_fu_2762_p1 = add_ln886_61_reg_3256;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2714:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_62_fu_2765_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2714 | assign zext_ln886_47_fu_2771_p1 = add_ln886_62_fu_2765_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2716:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_5_reg_3151' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2716 | assign zext_ln886_4_fu_2349_p1 = add_ln886_5_reg_3151;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2718:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_6_fu_2352_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2718 | assign zext_ln886_5_fu_2358_p1 = add_ln886_6_fu_2352_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2720:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_27_fu_2380_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2720 | assign zext_ln886_6_fu_2386_p1 = xor_ln1065_27_fu_2380_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2722:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_31_fu_988_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2722 | assign zext_ln886_7_fu_994_p1 = xor_ln1065_31_fu_988_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2724:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_9_reg_3156' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2724 | assign zext_ln886_8_fu_2396_p1 = add_ln886_9_reg_3156;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2726:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_11_reg_3161' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2726 | assign zext_ln886_9_fu_2405_p1 = add_ln886_11_reg_3161;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:2728:30: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_11_fu_2321_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2728 | assign zext_ln886_fu_2327_p1 = xor_ln1065_11_fu_2321_p2;\n",
      "      |                              ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:3134:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_2\n",
      " 3134 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_46_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:3135:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_2\n",
      " 3135 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_odde5ocx/MatrixVectorActivation_2.v:3277:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2\n",
      " 3277 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2863:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      " 2863 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2864:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      " 2864 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:756:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  756 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:757:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  757 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:758:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  758 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:759:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  759 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:1315:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1315 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:1339:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1339 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:1363:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1363 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:1526:44: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1526 | assign ap_phi_reg_pp0_iter0_inElem_reg_409 = 'bx;\n",
      "      |                                            ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:1566:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_1_load_reg_3265' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1566 | assign idxprom2_i_fu_2781_p1 = nf_1_load_reg_3265;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:1702:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1702 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:1704:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1704 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:1706:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1706 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:1708:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1708 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:1710:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1710 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:1712:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1712 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:1714:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1714 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:1716:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1716 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2024:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_25_fu_956_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2024 | assign zext_ln1065_10_fu_962_p1 = xor_ln1065_25_fu_956_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2026:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_29_fu_972_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2026 | assign zext_ln1065_11_fu_978_p1 = xor_ln1065_29_fu_972_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2028:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_33_fu_1084_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2028 | assign zext_ln1065_12_fu_1090_p1 = xor_ln1065_33_fu_1084_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2030:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_35_fu_1100_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2030 | assign zext_ln1065_13_fu_1106_p1 = xor_ln1065_35_fu_1100_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2032:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_37_fu_1116_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2032 | assign zext_ln1065_14_fu_1122_p1 = xor_ln1065_37_fu_1116_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2034:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_39_fu_1132_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2034 | assign zext_ln1065_15_fu_1138_p1 = xor_ln1065_39_fu_1132_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2036:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_41_fu_1148_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2036 | assign zext_ln1065_16_fu_1154_p1 = xor_ln1065_41_fu_1148_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2038:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_45_fu_1164_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2038 | assign zext_ln1065_17_fu_1170_p1 = xor_ln1065_45_fu_1164_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2040:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_49_fu_1276_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2040 | assign zext_ln1065_18_fu_1282_p1 = xor_ln1065_49_fu_1276_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2042:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_51_fu_1292_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2042 | assign zext_ln1065_19_fu_1298_p1 = xor_ln1065_51_fu_1292_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2044:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_3_fu_668_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2044 | assign zext_ln1065_1_fu_674_p1 = xor_ln1065_3_fu_668_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2046:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_53_fu_1308_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2046 | assign zext_ln1065_20_fu_1314_p1 = xor_ln1065_53_fu_1308_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2048:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_55_fu_1324_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2048 | assign zext_ln1065_21_fu_1330_p1 = xor_ln1065_55_fu_1324_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2050:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_57_fu_1340_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2050 | assign zext_ln1065_22_fu_1346_p1 = xor_ln1065_57_fu_1340_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2052:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_61_fu_1356_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2052 | assign zext_ln1065_23_fu_1362_p1 = xor_ln1065_61_fu_1356_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2054:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_65_fu_1468_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2054 | assign zext_ln1065_24_fu_1474_p1 = xor_ln1065_65_fu_1468_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2056:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_67_fu_1484_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2056 | assign zext_ln1065_25_fu_1490_p1 = xor_ln1065_67_fu_1484_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2058:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_69_fu_1500_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2058 | assign zext_ln1065_26_fu_1506_p1 = xor_ln1065_69_fu_1500_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2060:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_71_fu_1516_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2060 | assign zext_ln1065_27_fu_1522_p1 = xor_ln1065_71_fu_1516_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2062:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_73_fu_1532_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2062 | assign zext_ln1065_28_fu_1538_p1 = xor_ln1065_73_fu_1532_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2064:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_77_fu_1548_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2064 | assign zext_ln1065_29_fu_1554_p1 = xor_ln1065_77_fu_1548_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2066:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_5_fu_692_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2066 | assign zext_ln1065_2_fu_698_p1 = xor_ln1065_5_fu_692_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2068:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_81_fu_1660_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2068 | assign zext_ln1065_30_fu_1666_p1 = xor_ln1065_81_fu_1660_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2070:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_83_fu_1676_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2070 | assign zext_ln1065_31_fu_1682_p1 = xor_ln1065_83_fu_1676_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2072:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_85_fu_1692_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2072 | assign zext_ln1065_32_fu_1698_p1 = xor_ln1065_85_fu_1692_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2074:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_87_fu_1708_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2074 | assign zext_ln1065_33_fu_1714_p1 = xor_ln1065_87_fu_1708_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2076:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_89_fu_1724_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2076 | assign zext_ln1065_34_fu_1730_p1 = xor_ln1065_89_fu_1724_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2078:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_93_fu_1740_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2078 | assign zext_ln1065_35_fu_1746_p1 = xor_ln1065_93_fu_1740_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2080:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_97_fu_1852_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2080 | assign zext_ln1065_36_fu_1858_p1 = xor_ln1065_97_fu_1852_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2082:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_99_fu_1868_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2082 | assign zext_ln1065_37_fu_1874_p1 = xor_ln1065_99_fu_1868_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2084:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_101_fu_1884_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2084 | assign zext_ln1065_38_fu_1890_p1 = xor_ln1065_101_fu_1884_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2086:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_103_fu_1900_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2086 | assign zext_ln1065_39_fu_1906_p1 = xor_ln1065_103_fu_1900_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2088:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_7_fu_716_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2088 | assign zext_ln1065_3_fu_722_p1 = xor_ln1065_7_fu_716_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2090:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_105_fu_1916_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2090 | assign zext_ln1065_40_fu_1922_p1 = xor_ln1065_105_fu_1916_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_109_fu_1932_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2092 | assign zext_ln1065_41_fu_1938_p1 = xor_ln1065_109_fu_1932_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2094:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_113_fu_2044_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2094 | assign zext_ln1065_42_fu_2050_p1 = xor_ln1065_113_fu_2044_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2096:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_115_fu_2060_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2096 | assign zext_ln1065_43_fu_2066_p1 = xor_ln1065_115_fu_2060_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2098:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_117_fu_2076_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2098 | assign zext_ln1065_44_fu_2082_p1 = xor_ln1065_117_fu_2076_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2100:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_119_fu_2092_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2100 | assign zext_ln1065_45_fu_2098_p1 = xor_ln1065_119_fu_2092_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2102:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_121_fu_2108_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2102 | assign zext_ln1065_46_fu_2114_p1 = xor_ln1065_121_fu_2108_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2104:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_125_fu_2124_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2104 | assign zext_ln1065_47_fu_2130_p1 = xor_ln1065_125_fu_2124_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2106:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_9_fu_740_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2106 | assign zext_ln1065_4_fu_746_p1 = xor_ln1065_9_fu_740_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2108:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_13_fu_772_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2108 | assign zext_ln1065_5_fu_778_p1 = xor_ln1065_13_fu_772_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2110:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_17_fu_892_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2110 | assign zext_ln1065_6_fu_898_p1 = xor_ln1065_17_fu_892_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2112:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_19_fu_908_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2112 | assign zext_ln1065_7_fu_914_p1 = xor_ln1065_19_fu_908_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2114:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_21_fu_924_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2114 | assign zext_ln1065_8_fu_930_p1 = xor_ln1065_21_fu_924_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2116:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_23_fu_940_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2116 | assign zext_ln1065_9_fu_946_p1 = xor_ln1065_23_fu_940_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2118:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1_fu_644_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2118 | assign zext_ln1065_fu_650_p1 = xor_ln1065_1_fu_644_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2120:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2120 | assign zext_ln1085_1_fu_2847_p1 = p_ZL7threshs_1_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2122:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2122 | assign zext_ln1085_2_fu_2862_p1 = p_ZL7threshs_2_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2124:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_3_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2124 | assign zext_ln1085_3_fu_2877_p1 = p_ZL7threshs_3_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2126:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_4_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2126 | assign zext_ln1085_4_fu_2892_p1 = p_ZL7threshs_4_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2128:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_5_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2128 | assign zext_ln1085_5_fu_2907_p1 = p_ZL7threshs_5_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2130:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_6_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2130 | assign zext_ln1085_6_fu_2922_p1 = p_ZL7threshs_6_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2132:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2132 | assign zext_ln1085_7_fu_2937_p1 = p_ZL7threshs_7_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2134:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2134 | assign zext_ln1085_fu_2832_p1 = p_ZL7threshs_0_q0;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2136:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_13_reg_3166' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2136 | assign zext_ln886_10_fu_2408_p1 = add_ln886_13_reg_3166;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2138:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_14_fu_2411_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2138 | assign zext_ln886_11_fu_2417_p1 = add_ln886_14_fu_2411_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2140:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_43_fu_2439_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2140 | assign zext_ln886_12_fu_2445_p1 = xor_ln1065_43_fu_2439_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2142:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_47_fu_1180_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2142 | assign zext_ln886_13_fu_1186_p1 = xor_ln1065_47_fu_1180_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2144:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_17_reg_3171' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2144 | assign zext_ln886_14_fu_2455_p1 = add_ln886_17_reg_3171;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2146:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_19_reg_3176' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2146 | assign zext_ln886_15_fu_2464_p1 = add_ln886_19_reg_3176;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2148:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_21_reg_3181' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2148 | assign zext_ln886_16_fu_2467_p1 = add_ln886_21_reg_3181;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2150:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_22_fu_2470_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2150 | assign zext_ln886_17_fu_2476_p1 = add_ln886_22_fu_2470_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2152:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_59_fu_2498_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2152 | assign zext_ln886_18_fu_2504_p1 = xor_ln1065_59_fu_2498_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2154:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_63_fu_1372_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2154 | assign zext_ln886_19_fu_1378_p1 = xor_ln1065_63_fu_1372_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2156:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_15_fu_796_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2156 | assign zext_ln886_1_fu_802_p1 = xor_ln1065_15_fu_796_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2158:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_25_reg_3186' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2158 | assign zext_ln886_20_fu_2514_p1 = add_ln886_25_reg_3186;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2160:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_27_reg_3191' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2160 | assign zext_ln886_21_fu_2523_p1 = add_ln886_27_reg_3191;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2162:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_29_reg_3196' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2162 | assign zext_ln886_22_fu_2526_p1 = add_ln886_29_reg_3196;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2164:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_30_fu_2529_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2164 | assign zext_ln886_23_fu_2535_p1 = add_ln886_30_fu_2529_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2166:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_75_fu_2557_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2166 | assign zext_ln886_24_fu_2563_p1 = xor_ln1065_75_fu_2557_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2168:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_79_fu_1564_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2168 | assign zext_ln886_25_fu_1570_p1 = xor_ln1065_79_fu_1564_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2170:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_33_reg_3201' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2170 | assign zext_ln886_26_fu_2573_p1 = add_ln886_33_reg_3201;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2172:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_35_reg_3206' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2172 | assign zext_ln886_27_fu_2582_p1 = add_ln886_35_reg_3206;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2174:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_37_reg_3211' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2174 | assign zext_ln886_28_fu_2585_p1 = add_ln886_37_reg_3211;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2176:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_38_fu_2588_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2176 | assign zext_ln886_29_fu_2594_p1 = add_ln886_38_fu_2588_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2178:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_1_reg_3141' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2178 | assign zext_ln886_2_fu_2337_p1 = add_ln886_1_reg_3141;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2180:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_91_fu_2616_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2180 | assign zext_ln886_30_fu_2622_p1 = xor_ln1065_91_fu_2616_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2182:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_95_fu_1756_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2182 | assign zext_ln886_31_fu_1762_p1 = xor_ln1065_95_fu_1756_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2184:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_41_reg_3216' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2184 | assign zext_ln886_32_fu_2632_p1 = add_ln886_41_reg_3216;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2186:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_43_reg_3221' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2186 | assign zext_ln886_33_fu_2641_p1 = add_ln886_43_reg_3221;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2188:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_45_reg_3226' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2188 | assign zext_ln886_34_fu_2644_p1 = add_ln886_45_reg_3226;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2190:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_46_fu_2647_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2190 | assign zext_ln886_35_fu_2653_p1 = add_ln886_46_fu_2647_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2192:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_107_fu_2675_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2192 | assign zext_ln886_36_fu_2681_p1 = xor_ln1065_107_fu_2675_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2194:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_111_fu_1948_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2194 | assign zext_ln886_37_fu_1954_p1 = xor_ln1065_111_fu_1948_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2196:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_49_reg_3231' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2196 | assign zext_ln886_38_fu_2691_p1 = add_ln886_49_reg_3231;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2198:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_51_reg_3236' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2198 | assign zext_ln886_39_fu_2700_p1 = add_ln886_51_reg_3236;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2200:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_3_reg_3146' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2200 | assign zext_ln886_3_fu_2346_p1 = add_ln886_3_reg_3146;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2202:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_53_reg_3241' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2202 | assign zext_ln886_40_fu_2703_p1 = add_ln886_53_reg_3241;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2204:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_54_fu_2706_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2204 | assign zext_ln886_41_fu_2712_p1 = add_ln886_54_fu_2706_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2206:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_123_fu_2734_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2206 | assign zext_ln886_42_fu_2740_p1 = xor_ln1065_123_fu_2734_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2208:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_127_fu_2140_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2208 | assign zext_ln886_43_fu_2146_p1 = xor_ln1065_127_fu_2140_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2210:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_57_reg_3246' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2210 | assign zext_ln886_44_fu_2750_p1 = add_ln886_57_reg_3246;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2212:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_59_reg_3251' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2212 | assign zext_ln886_45_fu_2759_p1 = add_ln886_59_reg_3251;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2214:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_61_reg_3256' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2214 | assign zext_ln886_46_fu_2762_p1 = add_ln886_61_reg_3256;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2216:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_62_fu_2765_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2216 | assign zext_ln886_47_fu_2771_p1 = add_ln886_62_fu_2765_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2218:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_5_reg_3151' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2218 | assign zext_ln886_4_fu_2349_p1 = add_ln886_5_reg_3151;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2220:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_6_fu_2352_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2220 | assign zext_ln886_5_fu_2358_p1 = add_ln886_6_fu_2352_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2222:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_27_fu_2380_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2222 | assign zext_ln886_6_fu_2386_p1 = xor_ln1065_27_fu_2380_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2224:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_31_fu_988_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2224 | assign zext_ln886_7_fu_994_p1 = xor_ln1065_31_fu_988_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2226:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_9_reg_3156' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2226 | assign zext_ln886_8_fu_2396_p1 = add_ln886_9_reg_3156;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2228:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_11_reg_3161' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2228 | assign zext_ln886_9_fu_2405_p1 = add_ln886_11_reg_3161;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:2230:30: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_11_fu_2321_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2230 | assign zext_ln886_fu_2327_p1 = xor_ln1065_11_fu_2321_p2;\n",
      "      |                              ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:3134:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_1\n",
      " 3134 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_46_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:3135:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_1\n",
      " 3135 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_eykrgo1j/MatrixVectorActivation_1.v:3277:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1\n",
      " 3277 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_LabelSelect_Batch_0_2xfkntn1'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_LabelSelect_Batch_0_2xfkntn1/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VLabelSelect_Batch_0.cpp VLabelSelect_Batch_0___024root__DepSet_h3dcf0552__0.cpp VLabelSelect_Batch_0__Trace__0.cpp VLabelSelect_Batch_0__ConstPool_0.cpp VLabelSelect_Batch_0___024root__Slow.cpp VLabelSelect_Batch_0___024root__DepSet_h3dcf0552__0__Slow.cpp VLabelSelect_Batch_0__Syms.cpp VLabelSelect_Batch_0__Trace__0__Slow.cpp > VLabelSelect_Batch_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VLabelSelect_Batch_0__ALL.o VLabelSelect_Batch_0__ALL.cpp\n",
      "echo \"\" > VLabelSelect_Batch_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VLabelSelect_Batch_0__ALL.a VLabelSelect_Batch_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VLabelSelect_Batch_0__ALL.a      -o VLabelSelect_Batch_0\n",
      "rm VLabelSelect_Batch_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_LabelSelect_Batch_0_2xfkntn1'\n",
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_3_ltc2bkyr'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_3_ltc2bkyr/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMatrixVectorActivation_3.cpp VMatrixVectorActivation_3___024root__DepSet_haaa50f88__0.cpp VMatrixVectorActivation_3__Trace__0.cpp VMatrixVectorActivation_3__ConstPool_0.cpp VMatrixVectorActivation_3___024root__Slow.cpp VMatrixVectorActivation_3___024root__DepSet_haaa50f88__0__Slow.cpp VMatrixVectorActivation_3__Syms.cpp VMatrixVectorActivation_3__Trace__0__Slow.cpp > VMatrixVectorActivation_3__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VMatrixVectorActivation_3__ALL.o VMatrixVectorActivation_3__ALL.cpp\n",
      "echo \"\" > VMatrixVectorActivation_3__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMatrixVectorActivation_3__ALL.a VMatrixVectorActivation_3__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMatrixVectorActivation_3__ALL.a      -o VMatrixVectorActivation_3\n",
      "rm VMatrixVectorActivation_3__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_3_ltc2bkyr'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:96:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                         : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134.flow_control_loop_pipe_sequential_init_U\n",
      "   96 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:97:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                         : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134.flow_control_loop_pipe_sequential_init_U\n",
      "   97 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:830:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      "  830 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:831:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      "  831 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:832:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      "  832 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:833:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      "  833 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2105:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2105 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2129:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2129 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2153:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2153 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2294:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_1_fu_346' generates 32 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2294 | assign idxprom2_i_fu_1521_p1 = nf_1_fu_346;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2300:20: Operator ASSIGNW expects 56 bits on the Assign RHS, but Assign RHS's VARREF 'p_Result_s_fu_2138_p50' generates 49 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2300 | assign out_V_TDATA = p_Result_s_fu_2138_p50;\n",
      "      |                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2304:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2304 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2306:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2306 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2308:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2308 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2310:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2310 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2312:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2312 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2314:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2314 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2316:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2316 | assign p_ZL7threshs_15_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2318:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2318 | assign p_ZL7threshs_16_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2320:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2320 | assign p_ZL7threshs_17_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2322:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2322 | assign p_ZL7threshs_18_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2324:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2324 | assign p_ZL7threshs_19_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2326:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2326 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2328:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2328 | assign p_ZL7threshs_20_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2330:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2330 | assign p_ZL7threshs_21_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2332:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2332 | assign p_ZL7threshs_22_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2334:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2334 | assign p_ZL7threshs_23_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2336:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2336 | assign p_ZL7threshs_24_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2338:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2338 | assign p_ZL7threshs_25_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2340:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2340 | assign p_ZL7threshs_26_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2342:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2342 | assign p_ZL7threshs_27_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2344:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2344 | assign p_ZL7threshs_28_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2346:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2346 | assign p_ZL7threshs_29_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2348:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2348 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2350:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2350 | assign p_ZL7threshs_30_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2352:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2352 | assign p_ZL7threshs_31_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2354:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2354 | assign p_ZL7threshs_32_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2356:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2356 | assign p_ZL7threshs_33_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2358:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2358 | assign p_ZL7threshs_34_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2360:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2360 | assign p_ZL7threshs_35_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2362:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2362 | assign p_ZL7threshs_36_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2364:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2364 | assign p_ZL7threshs_37_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2366:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2366 | assign p_ZL7threshs_38_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2368:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2368 | assign p_ZL7threshs_39_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2370:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2370 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2372:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2372 | assign p_ZL7threshs_40_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2374:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2374 | assign p_ZL7threshs_41_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2376:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2376 | assign p_ZL7threshs_42_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2378:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2378 | assign p_ZL7threshs_43_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2380:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2380 | assign p_ZL7threshs_44_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2382:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2382 | assign p_ZL7threshs_45_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2384:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2384 | assign p_ZL7threshs_46_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2386:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2386 | assign p_ZL7threshs_47_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2388:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2388 | assign p_ZL7threshs_48_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2390:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2390 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2392:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2392 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2394:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2394 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2396:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2396 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2398:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2398 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2400:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2400 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2613:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance Thresholding_Batch_0\n",
      " 2613 | #0 grp_Thresholding_Batch_fu_134_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2614:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance Thresholding_Batch_0\n",
      " 2614 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_xskkpnhp/Thresholding_Batch_0.v:2731:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0\n",
      " 2731 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:16228:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                    : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "16228 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:16229:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                    : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "16229 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:5143:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5143 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:5144:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5144 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:5145:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5145 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:5146:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5146 | #0 ap_CS_iter3_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:5147:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5147 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:6279:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 6279 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:6303:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 6303 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:6327:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 6327 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:6351:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 6351 |             ap_NS_iter3_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:7960:47: Unsized constant being X/Z extended to 49 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 7960 | assign ap_phi_reg_pp0_iter0_inElem_reg_1907 = 'bx;\n",
      "      |                                               ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12896:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_205_fu_5758_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12896 | assign zext_ln1065_100_fu_5764_p1 = xor_ln1065_205_fu_5758_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12898:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_207_fu_5774_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12898 | assign zext_ln1065_101_fu_5780_p1 = xor_ln1065_207_fu_5774_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12900:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_209_fu_5790_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12900 | assign zext_ln1065_102_fu_5796_p1 = xor_ln1065_209_fu_5790_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12902:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_211_fu_5806_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12902 | assign zext_ln1065_103_fu_5812_p1 = xor_ln1065_211_fu_5806_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12904:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_213_fu_5822_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12904 | assign zext_ln1065_104_fu_5828_p1 = xor_ln1065_213_fu_5822_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12906:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_215_fu_5838_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12906 | assign zext_ln1065_105_fu_5844_p1 = xor_ln1065_215_fu_5838_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12908:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_217_fu_5854_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12908 | assign zext_ln1065_106_fu_5860_p1 = xor_ln1065_217_fu_5854_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12910:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_219_fu_5870_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12910 | assign zext_ln1065_107_fu_5876_p1 = xor_ln1065_219_fu_5870_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12912:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_221_fu_5886_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12912 | assign zext_ln1065_108_fu_5892_p1 = xor_ln1065_221_fu_5886_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12914:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_223_fu_5902_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12914 | assign zext_ln1065_109_fu_5908_p1 = xor_ln1065_223_fu_5902_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12916:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_21_fu_2826_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12916 | assign zext_ln1065_10_fu_2832_p1 = xor_ln1065_21_fu_2826_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12918:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_225_fu_5918_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12918 | assign zext_ln1065_110_fu_5924_p1 = xor_ln1065_225_fu_5918_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12920:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_227_fu_5934_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12920 | assign zext_ln1065_111_fu_5940_p1 = xor_ln1065_227_fu_5934_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12922:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_229_fu_5950_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12922 | assign zext_ln1065_112_fu_5956_p1 = xor_ln1065_229_fu_5950_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12924:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_231_fu_5966_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12924 | assign zext_ln1065_113_fu_5972_p1 = xor_ln1065_231_fu_5966_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12926:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_233_fu_5982_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12926 | assign zext_ln1065_114_fu_5988_p1 = xor_ln1065_233_fu_5982_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12928:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_235_fu_5998_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12928 | assign zext_ln1065_115_fu_6004_p1 = xor_ln1065_235_fu_5998_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12930:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_237_fu_6014_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12930 | assign zext_ln1065_116_fu_6020_p1 = xor_ln1065_237_fu_6014_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12932:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_239_fu_6030_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12932 | assign zext_ln1065_117_fu_6036_p1 = xor_ln1065_239_fu_6030_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12934:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_241_fu_6046_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12934 | assign zext_ln1065_118_fu_6052_p1 = xor_ln1065_241_fu_6046_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12936:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_243_fu_6062_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12936 | assign zext_ln1065_119_fu_6068_p1 = xor_ln1065_243_fu_6062_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12938:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_23_fu_2850_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12938 | assign zext_ln1065_11_fu_2856_p1 = xor_ln1065_23_fu_2850_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12940:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_245_fu_6078_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12940 | assign zext_ln1065_120_fu_6084_p1 = xor_ln1065_245_fu_6078_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12942:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_247_fu_6094_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12942 | assign zext_ln1065_121_fu_6100_p1 = xor_ln1065_247_fu_6094_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12944:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_249_fu_6110_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12944 | assign zext_ln1065_122_fu_6116_p1 = xor_ln1065_249_fu_6110_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12946:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_251_fu_6126_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12946 | assign zext_ln1065_123_fu_6132_p1 = xor_ln1065_251_fu_6126_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12948:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_253_fu_6142_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12948 | assign zext_ln1065_124_fu_6148_p1 = xor_ln1065_253_fu_6142_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12950:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_255_fu_6158_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12950 | assign zext_ln1065_125_fu_6164_p1 = xor_ln1065_255_fu_6158_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12952:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_257_fu_6174_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12952 | assign zext_ln1065_126_fu_6180_p1 = xor_ln1065_257_fu_6174_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12954:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_259_fu_6190_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12954 | assign zext_ln1065_127_fu_6196_p1 = xor_ln1065_259_fu_6190_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12956:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_261_fu_6206_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12956 | assign zext_ln1065_128_fu_6212_p1 = xor_ln1065_261_fu_6206_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12958:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_263_fu_6222_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12958 | assign zext_ln1065_129_fu_6228_p1 = xor_ln1065_263_fu_6222_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12960:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_25_fu_2874_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12960 | assign zext_ln1065_12_fu_2880_p1 = xor_ln1065_25_fu_2874_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12962:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_265_fu_6238_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12962 | assign zext_ln1065_130_fu_6244_p1 = xor_ln1065_265_fu_6238_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12964:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_267_fu_6254_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12964 | assign zext_ln1065_131_fu_6260_p1 = xor_ln1065_267_fu_6254_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12966:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_269_fu_6270_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12966 | assign zext_ln1065_132_fu_6276_p1 = xor_ln1065_269_fu_6270_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12968:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_271_fu_6286_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12968 | assign zext_ln1065_133_fu_6292_p1 = xor_ln1065_271_fu_6286_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12970:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_273_fu_6302_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12970 | assign zext_ln1065_134_fu_6308_p1 = xor_ln1065_273_fu_6302_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12972:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_275_fu_6318_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12972 | assign zext_ln1065_135_fu_6324_p1 = xor_ln1065_275_fu_6318_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12974:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_277_fu_6334_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12974 | assign zext_ln1065_136_fu_6340_p1 = xor_ln1065_277_fu_6334_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12976:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_279_fu_6350_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12976 | assign zext_ln1065_137_fu_6356_p1 = xor_ln1065_279_fu_6350_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12978:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_281_fu_6366_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12978 | assign zext_ln1065_138_fu_6372_p1 = xor_ln1065_281_fu_6366_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12980:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_283_fu_6382_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12980 | assign zext_ln1065_139_fu_6388_p1 = xor_ln1065_283_fu_6382_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12982:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_27_fu_2898_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12982 | assign zext_ln1065_13_fu_2904_p1 = xor_ln1065_27_fu_2898_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12984:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_285_fu_6398_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12984 | assign zext_ln1065_140_fu_6404_p1 = xor_ln1065_285_fu_6398_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12986:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_287_fu_6414_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12986 | assign zext_ln1065_141_fu_6420_p1 = xor_ln1065_287_fu_6414_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12988:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_289_fu_6430_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12988 | assign zext_ln1065_142_fu_6436_p1 = xor_ln1065_289_fu_6430_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12990:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_291_fu_6446_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12990 | assign zext_ln1065_143_fu_6452_p1 = xor_ln1065_291_fu_6446_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12992:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_295_fu_7056_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12992 | assign zext_ln1065_144_fu_7062_p1 = xor_ln1065_295_fu_7056_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12994:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_297_fu_7072_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12994 | assign zext_ln1065_145_fu_7078_p1 = xor_ln1065_297_fu_7072_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12996:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_299_fu_7088_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12996 | assign zext_ln1065_146_fu_7094_p1 = xor_ln1065_299_fu_7088_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:12998:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_301_fu_7104_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12998 | assign zext_ln1065_147_fu_7110_p1 = xor_ln1065_301_fu_7104_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13000:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_303_fu_7120_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13000 | assign zext_ln1065_148_fu_7126_p1 = xor_ln1065_303_fu_7120_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13002:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_305_fu_7136_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13002 | assign zext_ln1065_149_fu_7142_p1 = xor_ln1065_305_fu_7136_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13004:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_29_fu_2922_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13004 | assign zext_ln1065_14_fu_2928_p1 = xor_ln1065_29_fu_2922_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13006:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_307_fu_7152_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13006 | assign zext_ln1065_150_fu_7158_p1 = xor_ln1065_307_fu_7152_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13008:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_309_fu_7168_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13008 | assign zext_ln1065_151_fu_7174_p1 = xor_ln1065_309_fu_7168_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13010:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_311_fu_7184_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13010 | assign zext_ln1065_152_fu_7190_p1 = xor_ln1065_311_fu_7184_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13012:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_313_fu_7200_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13012 | assign zext_ln1065_153_fu_7206_p1 = xor_ln1065_313_fu_7200_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13014:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_315_fu_7216_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13014 | assign zext_ln1065_154_fu_7222_p1 = xor_ln1065_315_fu_7216_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13016:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_317_fu_7232_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13016 | assign zext_ln1065_155_fu_7238_p1 = xor_ln1065_317_fu_7232_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13018:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_319_fu_7248_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13018 | assign zext_ln1065_156_fu_7254_p1 = xor_ln1065_319_fu_7248_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13020:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_321_fu_7264_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13020 | assign zext_ln1065_157_fu_7270_p1 = xor_ln1065_321_fu_7264_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13022:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_323_fu_7280_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13022 | assign zext_ln1065_158_fu_7286_p1 = xor_ln1065_323_fu_7280_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13024:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_325_fu_7296_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13024 | assign zext_ln1065_159_fu_7302_p1 = xor_ln1065_325_fu_7296_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13026:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_31_fu_2946_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13026 | assign zext_ln1065_15_fu_2952_p1 = xor_ln1065_31_fu_2946_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13028:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_327_fu_7312_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13028 | assign zext_ln1065_160_fu_7318_p1 = xor_ln1065_327_fu_7312_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13030:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_329_fu_7328_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13030 | assign zext_ln1065_161_fu_7334_p1 = xor_ln1065_329_fu_7328_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13032:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_331_fu_7344_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13032 | assign zext_ln1065_162_fu_7350_p1 = xor_ln1065_331_fu_7344_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13034:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_333_fu_7360_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13034 | assign zext_ln1065_163_fu_7366_p1 = xor_ln1065_333_fu_7360_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13036:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_335_fu_7376_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13036 | assign zext_ln1065_164_fu_7382_p1 = xor_ln1065_335_fu_7376_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13038:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_337_fu_7392_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13038 | assign zext_ln1065_165_fu_7398_p1 = xor_ln1065_337_fu_7392_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13040:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_339_fu_7408_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13040 | assign zext_ln1065_166_fu_7414_p1 = xor_ln1065_339_fu_7408_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13042:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_341_fu_7424_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13042 | assign zext_ln1065_167_fu_7430_p1 = xor_ln1065_341_fu_7424_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13044:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_343_fu_7440_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13044 | assign zext_ln1065_168_fu_7446_p1 = xor_ln1065_343_fu_7440_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13046:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_345_fu_7456_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13046 | assign zext_ln1065_169_fu_7462_p1 = xor_ln1065_345_fu_7456_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13048:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_33_fu_2970_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13048 | assign zext_ln1065_16_fu_2976_p1 = xor_ln1065_33_fu_2970_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13050:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_347_fu_7472_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13050 | assign zext_ln1065_170_fu_7478_p1 = xor_ln1065_347_fu_7472_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13052:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_349_fu_7488_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13052 | assign zext_ln1065_171_fu_7494_p1 = xor_ln1065_349_fu_7488_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13054:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_351_fu_7504_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13054 | assign zext_ln1065_172_fu_7510_p1 = xor_ln1065_351_fu_7504_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13056:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_353_fu_7520_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13056 | assign zext_ln1065_173_fu_7526_p1 = xor_ln1065_353_fu_7520_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13058:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_355_fu_7536_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13058 | assign zext_ln1065_174_fu_7542_p1 = xor_ln1065_355_fu_7536_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13060:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_357_fu_7552_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13060 | assign zext_ln1065_175_fu_7558_p1 = xor_ln1065_357_fu_7552_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13062:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_359_fu_7568_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13062 | assign zext_ln1065_176_fu_7574_p1 = xor_ln1065_359_fu_7568_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13064:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_361_fu_7584_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13064 | assign zext_ln1065_177_fu_7590_p1 = xor_ln1065_361_fu_7584_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13066:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_363_fu_7600_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13066 | assign zext_ln1065_178_fu_7606_p1 = xor_ln1065_363_fu_7600_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13068:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_365_fu_7616_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13068 | assign zext_ln1065_179_fu_7622_p1 = xor_ln1065_365_fu_7616_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13070:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_35_fu_2994_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13070 | assign zext_ln1065_17_fu_3000_p1 = xor_ln1065_35_fu_2994_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13072:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_367_fu_7632_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13072 | assign zext_ln1065_180_fu_7638_p1 = xor_ln1065_367_fu_7632_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13074:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_369_fu_7648_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13074 | assign zext_ln1065_181_fu_7654_p1 = xor_ln1065_369_fu_7648_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13076:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_371_fu_7664_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13076 | assign zext_ln1065_182_fu_7670_p1 = xor_ln1065_371_fu_7664_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13078:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_373_fu_7680_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13078 | assign zext_ln1065_183_fu_7686_p1 = xor_ln1065_373_fu_7680_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13080:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_375_fu_7696_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13080 | assign zext_ln1065_184_fu_7702_p1 = xor_ln1065_375_fu_7696_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13082:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_377_fu_7712_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13082 | assign zext_ln1065_185_fu_7718_p1 = xor_ln1065_377_fu_7712_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13084:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_379_fu_7728_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13084 | assign zext_ln1065_186_fu_7734_p1 = xor_ln1065_379_fu_7728_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13086:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_381_fu_7744_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13086 | assign zext_ln1065_187_fu_7750_p1 = xor_ln1065_381_fu_7744_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13088:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_383_fu_7760_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13088 | assign zext_ln1065_188_fu_7766_p1 = xor_ln1065_383_fu_7760_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13090:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_385_fu_7776_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13090 | assign zext_ln1065_189_fu_7782_p1 = xor_ln1065_385_fu_7776_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_37_fu_3018_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13092 | assign zext_ln1065_18_fu_3024_p1 = xor_ln1065_37_fu_3018_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13094:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_387_fu_7792_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13094 | assign zext_ln1065_190_fu_7798_p1 = xor_ln1065_387_fu_7792_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13096:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_389_fu_7808_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13096 | assign zext_ln1065_191_fu_7814_p1 = xor_ln1065_389_fu_7808_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13098:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_393_fu_8418_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13098 | assign zext_ln1065_192_fu_8424_p1 = xor_ln1065_393_fu_8418_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13100:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_395_fu_8434_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13100 | assign zext_ln1065_193_fu_8440_p1 = xor_ln1065_395_fu_8434_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13102:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_397_fu_8450_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13102 | assign zext_ln1065_194_fu_8456_p1 = xor_ln1065_397_fu_8450_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13104:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_399_fu_8466_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13104 | assign zext_ln1065_195_fu_8472_p1 = xor_ln1065_399_fu_8466_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13106:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_401_fu_8482_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13106 | assign zext_ln1065_196_fu_8488_p1 = xor_ln1065_401_fu_8482_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13108:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_403_fu_8498_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13108 | assign zext_ln1065_197_fu_8504_p1 = xor_ln1065_403_fu_8498_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13110:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_405_fu_8514_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13110 | assign zext_ln1065_198_fu_8520_p1 = xor_ln1065_405_fu_8514_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13112:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_407_fu_8530_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13112 | assign zext_ln1065_199_fu_8536_p1 = xor_ln1065_407_fu_8530_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13114:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_39_fu_3042_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13114 | assign zext_ln1065_19_fu_3048_p1 = xor_ln1065_39_fu_3042_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13116:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_3_fu_2610_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13116 | assign zext_ln1065_1_fu_2616_p1 = xor_ln1065_3_fu_2610_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13118:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_409_fu_8546_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13118 | assign zext_ln1065_200_fu_8552_p1 = xor_ln1065_409_fu_8546_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13120:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_411_fu_8562_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13120 | assign zext_ln1065_201_fu_8568_p1 = xor_ln1065_411_fu_8562_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13122:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_413_fu_8578_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13122 | assign zext_ln1065_202_fu_8584_p1 = xor_ln1065_413_fu_8578_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13124:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_415_fu_8594_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13124 | assign zext_ln1065_203_fu_8600_p1 = xor_ln1065_415_fu_8594_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13126:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_417_fu_8610_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13126 | assign zext_ln1065_204_fu_8616_p1 = xor_ln1065_417_fu_8610_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13128:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_419_fu_8626_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13128 | assign zext_ln1065_205_fu_8632_p1 = xor_ln1065_419_fu_8626_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13130:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_421_fu_8642_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13130 | assign zext_ln1065_206_fu_8648_p1 = xor_ln1065_421_fu_8642_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13132:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_423_fu_8658_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13132 | assign zext_ln1065_207_fu_8664_p1 = xor_ln1065_423_fu_8658_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13134:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_425_fu_8674_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13134 | assign zext_ln1065_208_fu_8680_p1 = xor_ln1065_425_fu_8674_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13136:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_427_fu_8690_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13136 | assign zext_ln1065_209_fu_8696_p1 = xor_ln1065_427_fu_8690_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13138:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_41_fu_3066_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13138 | assign zext_ln1065_20_fu_3072_p1 = xor_ln1065_41_fu_3066_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13140:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_429_fu_8706_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13140 | assign zext_ln1065_210_fu_8712_p1 = xor_ln1065_429_fu_8706_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13142:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_431_fu_8722_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13142 | assign zext_ln1065_211_fu_8728_p1 = xor_ln1065_431_fu_8722_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13144:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_433_fu_8738_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13144 | assign zext_ln1065_212_fu_8744_p1 = xor_ln1065_433_fu_8738_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13146:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_435_fu_8754_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13146 | assign zext_ln1065_213_fu_8760_p1 = xor_ln1065_435_fu_8754_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13148:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_437_fu_8770_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13148 | assign zext_ln1065_214_fu_8776_p1 = xor_ln1065_437_fu_8770_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13150:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_439_fu_8786_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13150 | assign zext_ln1065_215_fu_8792_p1 = xor_ln1065_439_fu_8786_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13152:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_441_fu_8802_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13152 | assign zext_ln1065_216_fu_8808_p1 = xor_ln1065_441_fu_8802_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13154:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_443_fu_8818_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13154 | assign zext_ln1065_217_fu_8824_p1 = xor_ln1065_443_fu_8818_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13156:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_445_fu_8834_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13156 | assign zext_ln1065_218_fu_8840_p1 = xor_ln1065_445_fu_8834_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13158:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_447_fu_8850_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13158 | assign zext_ln1065_219_fu_8856_p1 = xor_ln1065_447_fu_8850_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13160:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_43_fu_3090_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13160 | assign zext_ln1065_21_fu_3096_p1 = xor_ln1065_43_fu_3090_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13162:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_449_fu_8866_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13162 | assign zext_ln1065_220_fu_8872_p1 = xor_ln1065_449_fu_8866_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13164:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_451_fu_8882_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13164 | assign zext_ln1065_221_fu_8888_p1 = xor_ln1065_451_fu_8882_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13166:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_453_fu_8898_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13166 | assign zext_ln1065_222_fu_8904_p1 = xor_ln1065_453_fu_8898_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13168:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_455_fu_8914_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13168 | assign zext_ln1065_223_fu_8920_p1 = xor_ln1065_455_fu_8914_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13170:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_457_fu_8930_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13170 | assign zext_ln1065_224_fu_8936_p1 = xor_ln1065_457_fu_8930_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13172:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_459_fu_8946_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13172 | assign zext_ln1065_225_fu_8952_p1 = xor_ln1065_459_fu_8946_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13174:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_461_fu_8962_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13174 | assign zext_ln1065_226_fu_8968_p1 = xor_ln1065_461_fu_8962_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13176:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_463_fu_8978_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13176 | assign zext_ln1065_227_fu_8984_p1 = xor_ln1065_463_fu_8978_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13178:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_465_fu_8994_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13178 | assign zext_ln1065_228_fu_9000_p1 = xor_ln1065_465_fu_8994_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13180:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_467_fu_9010_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13180 | assign zext_ln1065_229_fu_9016_p1 = xor_ln1065_467_fu_9010_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13182:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_45_fu_3114_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13182 | assign zext_ln1065_22_fu_3120_p1 = xor_ln1065_45_fu_3114_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13184:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_469_fu_9026_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13184 | assign zext_ln1065_230_fu_9032_p1 = xor_ln1065_469_fu_9026_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13186:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_471_fu_9042_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13186 | assign zext_ln1065_231_fu_9048_p1 = xor_ln1065_471_fu_9042_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13188:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_473_fu_9058_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13188 | assign zext_ln1065_232_fu_9064_p1 = xor_ln1065_473_fu_9058_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13190:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_475_fu_9074_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13190 | assign zext_ln1065_233_fu_9080_p1 = xor_ln1065_475_fu_9074_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13192:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_477_fu_9090_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13192 | assign zext_ln1065_234_fu_9096_p1 = xor_ln1065_477_fu_9090_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13194:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_479_fu_9106_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13194 | assign zext_ln1065_235_fu_9112_p1 = xor_ln1065_479_fu_9106_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13196:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_481_fu_9122_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13196 | assign zext_ln1065_236_fu_9128_p1 = xor_ln1065_481_fu_9122_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13198:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_483_fu_9138_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13198 | assign zext_ln1065_237_fu_9144_p1 = xor_ln1065_483_fu_9138_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13200:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_485_fu_9154_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13200 | assign zext_ln1065_238_fu_9160_p1 = xor_ln1065_485_fu_9154_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13202:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_487_fu_9170_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13202 | assign zext_ln1065_239_fu_9176_p1 = xor_ln1065_487_fu_9170_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13204:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_47_fu_3138_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13204 | assign zext_ln1065_23_fu_3144_p1 = xor_ln1065_47_fu_3138_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13206:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_491_fu_9780_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13206 | assign zext_ln1065_240_fu_9786_p1 = xor_ln1065_491_fu_9780_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13208:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_493_fu_9796_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13208 | assign zext_ln1065_241_fu_9802_p1 = xor_ln1065_493_fu_9796_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13210:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_495_fu_9812_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13210 | assign zext_ln1065_242_fu_9818_p1 = xor_ln1065_495_fu_9812_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13212:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_497_fu_9828_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13212 | assign zext_ln1065_243_fu_9834_p1 = xor_ln1065_497_fu_9828_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13214:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_499_fu_9844_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13214 | assign zext_ln1065_244_fu_9850_p1 = xor_ln1065_499_fu_9844_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13216:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_501_fu_9860_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13216 | assign zext_ln1065_245_fu_9866_p1 = xor_ln1065_501_fu_9860_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13218:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_503_fu_9876_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13218 | assign zext_ln1065_246_fu_9882_p1 = xor_ln1065_503_fu_9876_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13220:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_505_fu_9892_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13220 | assign zext_ln1065_247_fu_9898_p1 = xor_ln1065_505_fu_9892_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13222:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_507_fu_9908_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13222 | assign zext_ln1065_248_fu_9914_p1 = xor_ln1065_507_fu_9908_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13224:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_509_fu_9924_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13224 | assign zext_ln1065_249_fu_9930_p1 = xor_ln1065_509_fu_9924_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13226:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_49_fu_3162_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13226 | assign zext_ln1065_24_fu_3168_p1 = xor_ln1065_49_fu_3162_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13228:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_511_fu_9940_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13228 | assign zext_ln1065_250_fu_9946_p1 = xor_ln1065_511_fu_9940_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13230:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_513_fu_9956_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13230 | assign zext_ln1065_251_fu_9962_p1 = xor_ln1065_513_fu_9956_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13232:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_515_fu_9972_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13232 | assign zext_ln1065_252_fu_9978_p1 = xor_ln1065_515_fu_9972_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13234:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_517_fu_9988_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13234 | assign zext_ln1065_253_fu_9994_p1 = xor_ln1065_517_fu_9988_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13236:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_519_fu_10004_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13236 | assign zext_ln1065_254_fu_10010_p1 = xor_ln1065_519_fu_10004_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13238:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_521_fu_10020_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13238 | assign zext_ln1065_255_fu_10026_p1 = xor_ln1065_521_fu_10020_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13240:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_523_fu_10036_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13240 | assign zext_ln1065_256_fu_10042_p1 = xor_ln1065_523_fu_10036_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13242:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_525_fu_10052_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13242 | assign zext_ln1065_257_fu_10058_p1 = xor_ln1065_525_fu_10052_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13244:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_527_fu_10068_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13244 | assign zext_ln1065_258_fu_10074_p1 = xor_ln1065_527_fu_10068_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13246:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_529_fu_10084_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13246 | assign zext_ln1065_259_fu_10090_p1 = xor_ln1065_529_fu_10084_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13248:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_51_fu_3186_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13248 | assign zext_ln1065_25_fu_3192_p1 = xor_ln1065_51_fu_3186_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13250:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_531_fu_10100_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13250 | assign zext_ln1065_260_fu_10106_p1 = xor_ln1065_531_fu_10100_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13252:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_533_fu_10116_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13252 | assign zext_ln1065_261_fu_10122_p1 = xor_ln1065_533_fu_10116_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13254:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_535_fu_10132_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13254 | assign zext_ln1065_262_fu_10138_p1 = xor_ln1065_535_fu_10132_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13256:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_537_fu_10148_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13256 | assign zext_ln1065_263_fu_10154_p1 = xor_ln1065_537_fu_10148_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13258:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_539_fu_10164_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13258 | assign zext_ln1065_264_fu_10170_p1 = xor_ln1065_539_fu_10164_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13260:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_541_fu_10180_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13260 | assign zext_ln1065_265_fu_10186_p1 = xor_ln1065_541_fu_10180_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13262:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_543_fu_10196_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13262 | assign zext_ln1065_266_fu_10202_p1 = xor_ln1065_543_fu_10196_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13264:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_545_fu_10212_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13264 | assign zext_ln1065_267_fu_10218_p1 = xor_ln1065_545_fu_10212_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13266:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_547_fu_10228_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13266 | assign zext_ln1065_268_fu_10234_p1 = xor_ln1065_547_fu_10228_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13268:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_549_fu_10244_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13268 | assign zext_ln1065_269_fu_10250_p1 = xor_ln1065_549_fu_10244_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13270:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_53_fu_3210_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13270 | assign zext_ln1065_26_fu_3216_p1 = xor_ln1065_53_fu_3210_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13272:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_551_fu_10260_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13272 | assign zext_ln1065_270_fu_10266_p1 = xor_ln1065_551_fu_10260_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13274:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_553_fu_10276_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13274 | assign zext_ln1065_271_fu_10282_p1 = xor_ln1065_553_fu_10276_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13276:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_555_fu_10292_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13276 | assign zext_ln1065_272_fu_10298_p1 = xor_ln1065_555_fu_10292_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13278:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_557_fu_10308_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13278 | assign zext_ln1065_273_fu_10314_p1 = xor_ln1065_557_fu_10308_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13280:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_559_fu_10324_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13280 | assign zext_ln1065_274_fu_10330_p1 = xor_ln1065_559_fu_10324_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13282:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_561_fu_10340_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13282 | assign zext_ln1065_275_fu_10346_p1 = xor_ln1065_561_fu_10340_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13284:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_563_fu_10356_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13284 | assign zext_ln1065_276_fu_10362_p1 = xor_ln1065_563_fu_10356_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13286:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_565_fu_10372_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13286 | assign zext_ln1065_277_fu_10378_p1 = xor_ln1065_565_fu_10372_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13288:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_567_fu_10388_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13288 | assign zext_ln1065_278_fu_10394_p1 = xor_ln1065_567_fu_10388_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13290:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_569_fu_10404_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13290 | assign zext_ln1065_279_fu_10410_p1 = xor_ln1065_569_fu_10404_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13292:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_55_fu_3234_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13292 | assign zext_ln1065_27_fu_3240_p1 = xor_ln1065_55_fu_3234_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13294:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_571_fu_10420_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13294 | assign zext_ln1065_280_fu_10426_p1 = xor_ln1065_571_fu_10420_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13296:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_573_fu_10436_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13296 | assign zext_ln1065_281_fu_10442_p1 = xor_ln1065_573_fu_10436_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13298:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_575_fu_10452_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13298 | assign zext_ln1065_282_fu_10458_p1 = xor_ln1065_575_fu_10452_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13300:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_577_fu_10468_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13300 | assign zext_ln1065_283_fu_10474_p1 = xor_ln1065_577_fu_10468_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13302:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_579_fu_10484_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13302 | assign zext_ln1065_284_fu_10490_p1 = xor_ln1065_579_fu_10484_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13304:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_581_fu_10500_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13304 | assign zext_ln1065_285_fu_10506_p1 = xor_ln1065_581_fu_10500_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13306:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_583_fu_10516_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13306 | assign zext_ln1065_286_fu_10522_p1 = xor_ln1065_583_fu_10516_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13308:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_585_fu_10532_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13308 | assign zext_ln1065_287_fu_10538_p1 = xor_ln1065_585_fu_10532_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13310:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_589_fu_11142_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13310 | assign zext_ln1065_288_fu_11148_p1 = xor_ln1065_589_fu_11142_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13312:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_591_fu_11158_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13312 | assign zext_ln1065_289_fu_11164_p1 = xor_ln1065_591_fu_11158_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13314:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_57_fu_3258_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13314 | assign zext_ln1065_28_fu_3264_p1 = xor_ln1065_57_fu_3258_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13316:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_593_fu_11174_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13316 | assign zext_ln1065_290_fu_11180_p1 = xor_ln1065_593_fu_11174_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13318:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_595_fu_11190_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13318 | assign zext_ln1065_291_fu_11196_p1 = xor_ln1065_595_fu_11190_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13320:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_597_fu_11206_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13320 | assign zext_ln1065_292_fu_11212_p1 = xor_ln1065_597_fu_11206_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13322:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_599_fu_11222_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13322 | assign zext_ln1065_293_fu_11228_p1 = xor_ln1065_599_fu_11222_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13324:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_601_fu_11238_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13324 | assign zext_ln1065_294_fu_11244_p1 = xor_ln1065_601_fu_11238_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13326:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_603_fu_11254_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13326 | assign zext_ln1065_295_fu_11260_p1 = xor_ln1065_603_fu_11254_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13328:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_605_fu_11270_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13328 | assign zext_ln1065_296_fu_11276_p1 = xor_ln1065_605_fu_11270_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13330:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_607_fu_11286_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13330 | assign zext_ln1065_297_fu_11292_p1 = xor_ln1065_607_fu_11286_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13332:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_609_fu_11302_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13332 | assign zext_ln1065_298_fu_11308_p1 = xor_ln1065_609_fu_11302_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13334:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_611_fu_11318_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13334 | assign zext_ln1065_299_fu_11324_p1 = xor_ln1065_611_fu_11318_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13336:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_59_fu_3282_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13336 | assign zext_ln1065_29_fu_3288_p1 = xor_ln1065_59_fu_3282_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13338:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_5_fu_2634_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13338 | assign zext_ln1065_2_fu_2640_p1 = xor_ln1065_5_fu_2634_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13340:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_613_fu_11334_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13340 | assign zext_ln1065_300_fu_11340_p1 = xor_ln1065_613_fu_11334_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13342:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_615_fu_11350_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13342 | assign zext_ln1065_301_fu_11356_p1 = xor_ln1065_615_fu_11350_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13344:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_617_fu_11366_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13344 | assign zext_ln1065_302_fu_11372_p1 = xor_ln1065_617_fu_11366_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13346:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_619_fu_11382_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13346 | assign zext_ln1065_303_fu_11388_p1 = xor_ln1065_619_fu_11382_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13348:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_621_fu_11398_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13348 | assign zext_ln1065_304_fu_11404_p1 = xor_ln1065_621_fu_11398_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13350:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_623_fu_11414_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13350 | assign zext_ln1065_305_fu_11420_p1 = xor_ln1065_623_fu_11414_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13352:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_625_fu_11430_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13352 | assign zext_ln1065_306_fu_11436_p1 = xor_ln1065_625_fu_11430_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13354:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_627_fu_11446_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13354 | assign zext_ln1065_307_fu_11452_p1 = xor_ln1065_627_fu_11446_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13356:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_629_fu_11462_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13356 | assign zext_ln1065_308_fu_11468_p1 = xor_ln1065_629_fu_11462_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13358:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_631_fu_11478_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13358 | assign zext_ln1065_309_fu_11484_p1 = xor_ln1065_631_fu_11478_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13360:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_61_fu_3306_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13360 | assign zext_ln1065_30_fu_3312_p1 = xor_ln1065_61_fu_3306_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13362:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_633_fu_11494_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13362 | assign zext_ln1065_310_fu_11500_p1 = xor_ln1065_633_fu_11494_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13364:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_635_fu_11510_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13364 | assign zext_ln1065_311_fu_11516_p1 = xor_ln1065_635_fu_11510_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13366:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_637_fu_11526_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13366 | assign zext_ln1065_312_fu_11532_p1 = xor_ln1065_637_fu_11526_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13368:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_639_fu_11542_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13368 | assign zext_ln1065_313_fu_11548_p1 = xor_ln1065_639_fu_11542_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13370:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_641_fu_11558_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13370 | assign zext_ln1065_314_fu_11564_p1 = xor_ln1065_641_fu_11558_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13372:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_643_fu_11574_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13372 | assign zext_ln1065_315_fu_11580_p1 = xor_ln1065_643_fu_11574_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13374:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_645_fu_11590_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13374 | assign zext_ln1065_316_fu_11596_p1 = xor_ln1065_645_fu_11590_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13376:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_647_fu_11606_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13376 | assign zext_ln1065_317_fu_11612_p1 = xor_ln1065_647_fu_11606_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13378:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_649_fu_11622_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13378 | assign zext_ln1065_318_fu_11628_p1 = xor_ln1065_649_fu_11622_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13380:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_651_fu_11638_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13380 | assign zext_ln1065_319_fu_11644_p1 = xor_ln1065_651_fu_11638_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13382:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_63_fu_3330_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13382 | assign zext_ln1065_31_fu_3336_p1 = xor_ln1065_63_fu_3330_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13384:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_653_fu_11654_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13384 | assign zext_ln1065_320_fu_11660_p1 = xor_ln1065_653_fu_11654_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13386:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_655_fu_11670_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13386 | assign zext_ln1065_321_fu_11676_p1 = xor_ln1065_655_fu_11670_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13388:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_657_fu_11686_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13388 | assign zext_ln1065_322_fu_11692_p1 = xor_ln1065_657_fu_11686_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13390:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_659_fu_11702_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13390 | assign zext_ln1065_323_fu_11708_p1 = xor_ln1065_659_fu_11702_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13392:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_661_fu_11718_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13392 | assign zext_ln1065_324_fu_11724_p1 = xor_ln1065_661_fu_11718_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13394:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_663_fu_11734_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13394 | assign zext_ln1065_325_fu_11740_p1 = xor_ln1065_663_fu_11734_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13396:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_665_fu_11750_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13396 | assign zext_ln1065_326_fu_11756_p1 = xor_ln1065_665_fu_11750_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13398:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_667_fu_11766_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13398 | assign zext_ln1065_327_fu_11772_p1 = xor_ln1065_667_fu_11766_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13400:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_669_fu_11782_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13400 | assign zext_ln1065_328_fu_11788_p1 = xor_ln1065_669_fu_11782_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13402:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_671_fu_11798_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13402 | assign zext_ln1065_329_fu_11804_p1 = xor_ln1065_671_fu_11798_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13404:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_65_fu_3354_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13404 | assign zext_ln1065_32_fu_3360_p1 = xor_ln1065_65_fu_3354_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13406:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_673_fu_11814_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13406 | assign zext_ln1065_330_fu_11820_p1 = xor_ln1065_673_fu_11814_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13408:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_675_fu_11830_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13408 | assign zext_ln1065_331_fu_11836_p1 = xor_ln1065_675_fu_11830_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13410:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_677_fu_11846_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13410 | assign zext_ln1065_332_fu_11852_p1 = xor_ln1065_677_fu_11846_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13412:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_679_fu_11862_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13412 | assign zext_ln1065_333_fu_11868_p1 = xor_ln1065_679_fu_11862_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13414:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_681_fu_11878_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13414 | assign zext_ln1065_334_fu_11884_p1 = xor_ln1065_681_fu_11878_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13416:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_683_fu_11894_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13416 | assign zext_ln1065_335_fu_11900_p1 = xor_ln1065_683_fu_11894_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13418:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_687_fu_12504_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13418 | assign zext_ln1065_336_fu_12510_p1 = xor_ln1065_687_fu_12504_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13420:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_689_fu_12520_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13420 | assign zext_ln1065_337_fu_12526_p1 = xor_ln1065_689_fu_12520_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13422:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_691_fu_12536_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13422 | assign zext_ln1065_338_fu_12542_p1 = xor_ln1065_691_fu_12536_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13424:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_693_fu_12552_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13424 | assign zext_ln1065_339_fu_12558_p1 = xor_ln1065_693_fu_12552_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13426:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_67_fu_3378_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13426 | assign zext_ln1065_33_fu_3384_p1 = xor_ln1065_67_fu_3378_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13428:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_695_fu_12568_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13428 | assign zext_ln1065_340_fu_12574_p1 = xor_ln1065_695_fu_12568_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13430:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_697_fu_12584_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13430 | assign zext_ln1065_341_fu_12590_p1 = xor_ln1065_697_fu_12584_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13432:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_699_fu_12600_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13432 | assign zext_ln1065_342_fu_12606_p1 = xor_ln1065_699_fu_12600_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13434:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_701_fu_12616_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13434 | assign zext_ln1065_343_fu_12622_p1 = xor_ln1065_701_fu_12616_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13436:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_703_fu_12632_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13436 | assign zext_ln1065_344_fu_12638_p1 = xor_ln1065_703_fu_12632_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13438:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_705_fu_12648_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13438 | assign zext_ln1065_345_fu_12654_p1 = xor_ln1065_705_fu_12648_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13440:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_707_fu_12664_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13440 | assign zext_ln1065_346_fu_12670_p1 = xor_ln1065_707_fu_12664_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13442:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_709_fu_12680_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13442 | assign zext_ln1065_347_fu_12686_p1 = xor_ln1065_709_fu_12680_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13444:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_711_fu_12696_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13444 | assign zext_ln1065_348_fu_12702_p1 = xor_ln1065_711_fu_12696_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13446:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_713_fu_12712_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13446 | assign zext_ln1065_349_fu_12718_p1 = xor_ln1065_713_fu_12712_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13448:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_69_fu_3402_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13448 | assign zext_ln1065_34_fu_3408_p1 = xor_ln1065_69_fu_3402_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13450:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_715_fu_12728_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13450 | assign zext_ln1065_350_fu_12734_p1 = xor_ln1065_715_fu_12728_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13452:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_717_fu_12744_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13452 | assign zext_ln1065_351_fu_12750_p1 = xor_ln1065_717_fu_12744_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13454:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_719_fu_12760_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13454 | assign zext_ln1065_352_fu_12766_p1 = xor_ln1065_719_fu_12760_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13456:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_721_fu_12776_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13456 | assign zext_ln1065_353_fu_12782_p1 = xor_ln1065_721_fu_12776_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13458:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_723_fu_12792_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13458 | assign zext_ln1065_354_fu_12798_p1 = xor_ln1065_723_fu_12792_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13460:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_725_fu_12808_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13460 | assign zext_ln1065_355_fu_12814_p1 = xor_ln1065_725_fu_12808_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13462:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_727_fu_12824_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13462 | assign zext_ln1065_356_fu_12830_p1 = xor_ln1065_727_fu_12824_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13464:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_729_fu_12840_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13464 | assign zext_ln1065_357_fu_12846_p1 = xor_ln1065_729_fu_12840_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13466:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_731_fu_12856_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13466 | assign zext_ln1065_358_fu_12862_p1 = xor_ln1065_731_fu_12856_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13468:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_733_fu_12872_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13468 | assign zext_ln1065_359_fu_12878_p1 = xor_ln1065_733_fu_12872_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13470:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_71_fu_3426_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13470 | assign zext_ln1065_35_fu_3432_p1 = xor_ln1065_71_fu_3426_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13472:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_735_fu_12888_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13472 | assign zext_ln1065_360_fu_12894_p1 = xor_ln1065_735_fu_12888_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13474:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_737_fu_12904_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13474 | assign zext_ln1065_361_fu_12910_p1 = xor_ln1065_737_fu_12904_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13476:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_739_fu_12920_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13476 | assign zext_ln1065_362_fu_12926_p1 = xor_ln1065_739_fu_12920_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13478:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_741_fu_12936_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13478 | assign zext_ln1065_363_fu_12942_p1 = xor_ln1065_741_fu_12936_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13480:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_743_fu_12952_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13480 | assign zext_ln1065_364_fu_12958_p1 = xor_ln1065_743_fu_12952_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13482:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_745_fu_12968_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13482 | assign zext_ln1065_365_fu_12974_p1 = xor_ln1065_745_fu_12968_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13484:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_747_fu_12984_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13484 | assign zext_ln1065_366_fu_12990_p1 = xor_ln1065_747_fu_12984_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13486:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_749_fu_13000_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13486 | assign zext_ln1065_367_fu_13006_p1 = xor_ln1065_749_fu_13000_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13488:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_751_fu_13016_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13488 | assign zext_ln1065_368_fu_13022_p1 = xor_ln1065_751_fu_13016_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13490:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_753_fu_13032_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13490 | assign zext_ln1065_369_fu_13038_p1 = xor_ln1065_753_fu_13032_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13492:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_73_fu_3450_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13492 | assign zext_ln1065_36_fu_3456_p1 = xor_ln1065_73_fu_3450_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13494:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_755_fu_13048_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13494 | assign zext_ln1065_370_fu_13054_p1 = xor_ln1065_755_fu_13048_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13496:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_757_fu_13064_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13496 | assign zext_ln1065_371_fu_13070_p1 = xor_ln1065_757_fu_13064_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13498:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_759_fu_13080_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13498 | assign zext_ln1065_372_fu_13086_p1 = xor_ln1065_759_fu_13080_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13500:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_761_fu_13096_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13500 | assign zext_ln1065_373_fu_13102_p1 = xor_ln1065_761_fu_13096_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13502:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_763_fu_13112_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13502 | assign zext_ln1065_374_fu_13118_p1 = xor_ln1065_763_fu_13112_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13504:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_765_fu_13128_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13504 | assign zext_ln1065_375_fu_13134_p1 = xor_ln1065_765_fu_13128_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13506:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_767_fu_13144_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13506 | assign zext_ln1065_376_fu_13150_p1 = xor_ln1065_767_fu_13144_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13508:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_769_fu_13160_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13508 | assign zext_ln1065_377_fu_13166_p1 = xor_ln1065_769_fu_13160_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13510:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_771_fu_13176_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13510 | assign zext_ln1065_378_fu_13182_p1 = xor_ln1065_771_fu_13176_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13512:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_773_fu_13192_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13512 | assign zext_ln1065_379_fu_13198_p1 = xor_ln1065_773_fu_13192_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13514:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_75_fu_3474_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13514 | assign zext_ln1065_37_fu_3480_p1 = xor_ln1065_75_fu_3474_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13516:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_775_fu_13208_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13516 | assign zext_ln1065_380_fu_13214_p1 = xor_ln1065_775_fu_13208_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13518:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_777_fu_13224_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13518 | assign zext_ln1065_381_fu_13230_p1 = xor_ln1065_777_fu_13224_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13520:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_779_fu_13240_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13520 | assign zext_ln1065_382_fu_13246_p1 = xor_ln1065_779_fu_13240_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13522:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_781_fu_13256_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13522 | assign zext_ln1065_383_fu_13262_p1 = xor_ln1065_781_fu_13256_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13524:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_785_fu_13866_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13524 | assign zext_ln1065_384_fu_13872_p1 = xor_ln1065_785_fu_13866_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13526:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_787_fu_13882_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13526 | assign zext_ln1065_385_fu_13888_p1 = xor_ln1065_787_fu_13882_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13528:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_789_fu_13898_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13528 | assign zext_ln1065_386_fu_13904_p1 = xor_ln1065_789_fu_13898_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13530:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_791_fu_13914_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13530 | assign zext_ln1065_387_fu_13920_p1 = xor_ln1065_791_fu_13914_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13532:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_793_fu_13930_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13532 | assign zext_ln1065_388_fu_13936_p1 = xor_ln1065_793_fu_13930_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13534:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_795_fu_13946_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13534 | assign zext_ln1065_389_fu_13952_p1 = xor_ln1065_795_fu_13946_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13536:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_77_fu_3498_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13536 | assign zext_ln1065_38_fu_3504_p1 = xor_ln1065_77_fu_3498_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13538:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_797_fu_13962_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13538 | assign zext_ln1065_390_fu_13968_p1 = xor_ln1065_797_fu_13962_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13540:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_799_fu_13978_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13540 | assign zext_ln1065_391_fu_13984_p1 = xor_ln1065_799_fu_13978_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13542:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_801_fu_13994_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13542 | assign zext_ln1065_392_fu_14000_p1 = xor_ln1065_801_fu_13994_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13544:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_803_fu_14010_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13544 | assign zext_ln1065_393_fu_14016_p1 = xor_ln1065_803_fu_14010_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13546:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_805_fu_14026_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13546 | assign zext_ln1065_394_fu_14032_p1 = xor_ln1065_805_fu_14026_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13548:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_807_fu_14042_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13548 | assign zext_ln1065_395_fu_14048_p1 = xor_ln1065_807_fu_14042_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13550:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_809_fu_14058_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13550 | assign zext_ln1065_396_fu_14064_p1 = xor_ln1065_809_fu_14058_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13552:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_811_fu_14074_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13552 | assign zext_ln1065_397_fu_14080_p1 = xor_ln1065_811_fu_14074_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13554:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_813_fu_14090_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13554 | assign zext_ln1065_398_fu_14096_p1 = xor_ln1065_813_fu_14090_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13556:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_815_fu_14106_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13556 | assign zext_ln1065_399_fu_14112_p1 = xor_ln1065_815_fu_14106_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13558:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_79_fu_3522_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13558 | assign zext_ln1065_39_fu_3528_p1 = xor_ln1065_79_fu_3522_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13560:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_7_fu_2658_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13560 | assign zext_ln1065_3_fu_2664_p1 = xor_ln1065_7_fu_2658_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13562:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_817_fu_14122_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13562 | assign zext_ln1065_400_fu_14128_p1 = xor_ln1065_817_fu_14122_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13564:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_819_fu_14138_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13564 | assign zext_ln1065_401_fu_14144_p1 = xor_ln1065_819_fu_14138_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13566:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_821_fu_14154_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13566 | assign zext_ln1065_402_fu_14160_p1 = xor_ln1065_821_fu_14154_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13568:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_823_fu_14170_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13568 | assign zext_ln1065_403_fu_14176_p1 = xor_ln1065_823_fu_14170_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13570:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_825_fu_14186_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13570 | assign zext_ln1065_404_fu_14192_p1 = xor_ln1065_825_fu_14186_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13572:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_827_fu_14202_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13572 | assign zext_ln1065_405_fu_14208_p1 = xor_ln1065_827_fu_14202_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13574:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_829_fu_14218_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13574 | assign zext_ln1065_406_fu_14224_p1 = xor_ln1065_829_fu_14218_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13576:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_831_fu_14234_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13576 | assign zext_ln1065_407_fu_14240_p1 = xor_ln1065_831_fu_14234_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13578:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_833_fu_14250_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13578 | assign zext_ln1065_408_fu_14256_p1 = xor_ln1065_833_fu_14250_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13580:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_835_fu_14266_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13580 | assign zext_ln1065_409_fu_14272_p1 = xor_ln1065_835_fu_14266_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13582:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_81_fu_3546_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13582 | assign zext_ln1065_40_fu_3552_p1 = xor_ln1065_81_fu_3546_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13584:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_837_fu_14282_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13584 | assign zext_ln1065_410_fu_14288_p1 = xor_ln1065_837_fu_14282_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13586:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_839_fu_14298_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13586 | assign zext_ln1065_411_fu_14304_p1 = xor_ln1065_839_fu_14298_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13588:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_841_fu_14314_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13588 | assign zext_ln1065_412_fu_14320_p1 = xor_ln1065_841_fu_14314_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13590:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_843_fu_14330_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13590 | assign zext_ln1065_413_fu_14336_p1 = xor_ln1065_843_fu_14330_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13592:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_845_fu_14346_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13592 | assign zext_ln1065_414_fu_14352_p1 = xor_ln1065_845_fu_14346_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13594:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_847_fu_14362_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13594 | assign zext_ln1065_415_fu_14368_p1 = xor_ln1065_847_fu_14362_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13596:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_849_fu_14378_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13596 | assign zext_ln1065_416_fu_14384_p1 = xor_ln1065_849_fu_14378_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13598:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_851_fu_14394_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13598 | assign zext_ln1065_417_fu_14400_p1 = xor_ln1065_851_fu_14394_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13600:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_853_fu_14410_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13600 | assign zext_ln1065_418_fu_14416_p1 = xor_ln1065_853_fu_14410_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13602:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_855_fu_14426_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13602 | assign zext_ln1065_419_fu_14432_p1 = xor_ln1065_855_fu_14426_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13604:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_83_fu_3570_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13604 | assign zext_ln1065_41_fu_3576_p1 = xor_ln1065_83_fu_3570_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13606:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_857_fu_14442_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13606 | assign zext_ln1065_420_fu_14448_p1 = xor_ln1065_857_fu_14442_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13608:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_859_fu_14458_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13608 | assign zext_ln1065_421_fu_14464_p1 = xor_ln1065_859_fu_14458_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13610:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_861_fu_14474_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13610 | assign zext_ln1065_422_fu_14480_p1 = xor_ln1065_861_fu_14474_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13612:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_863_fu_14490_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13612 | assign zext_ln1065_423_fu_14496_p1 = xor_ln1065_863_fu_14490_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13614:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_865_fu_14506_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13614 | assign zext_ln1065_424_fu_14512_p1 = xor_ln1065_865_fu_14506_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13616:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_867_fu_14522_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13616 | assign zext_ln1065_425_fu_14528_p1 = xor_ln1065_867_fu_14522_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13618:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_869_fu_14538_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13618 | assign zext_ln1065_426_fu_14544_p1 = xor_ln1065_869_fu_14538_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13620:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_871_fu_14554_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13620 | assign zext_ln1065_427_fu_14560_p1 = xor_ln1065_871_fu_14554_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13622:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_873_fu_14570_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13622 | assign zext_ln1065_428_fu_14576_p1 = xor_ln1065_873_fu_14570_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13624:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_875_fu_14586_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13624 | assign zext_ln1065_429_fu_14592_p1 = xor_ln1065_875_fu_14586_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13626:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_85_fu_3594_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13626 | assign zext_ln1065_42_fu_3600_p1 = xor_ln1065_85_fu_3594_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13628:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_877_fu_14602_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13628 | assign zext_ln1065_430_fu_14608_p1 = xor_ln1065_877_fu_14602_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13630:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_879_fu_14618_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13630 | assign zext_ln1065_431_fu_14624_p1 = xor_ln1065_879_fu_14618_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13632:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_883_fu_15228_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13632 | assign zext_ln1065_432_fu_15234_p1 = xor_ln1065_883_fu_15228_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13634:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_885_fu_15244_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13634 | assign zext_ln1065_433_fu_15250_p1 = xor_ln1065_885_fu_15244_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13636:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_887_fu_15260_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13636 | assign zext_ln1065_434_fu_15266_p1 = xor_ln1065_887_fu_15260_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13638:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_889_fu_15276_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13638 | assign zext_ln1065_435_fu_15282_p1 = xor_ln1065_889_fu_15276_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13640:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_891_fu_15292_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13640 | assign zext_ln1065_436_fu_15298_p1 = xor_ln1065_891_fu_15292_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13642:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_893_fu_15308_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13642 | assign zext_ln1065_437_fu_15314_p1 = xor_ln1065_893_fu_15308_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13644:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_895_fu_15324_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13644 | assign zext_ln1065_438_fu_15330_p1 = xor_ln1065_895_fu_15324_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13646:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_897_fu_15340_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13646 | assign zext_ln1065_439_fu_15346_p1 = xor_ln1065_897_fu_15340_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13648:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_87_fu_3618_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13648 | assign zext_ln1065_43_fu_3624_p1 = xor_ln1065_87_fu_3618_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13650:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_899_fu_15356_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13650 | assign zext_ln1065_440_fu_15362_p1 = xor_ln1065_899_fu_15356_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13652:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_901_fu_15372_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13652 | assign zext_ln1065_441_fu_15378_p1 = xor_ln1065_901_fu_15372_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13654:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_903_fu_15388_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13654 | assign zext_ln1065_442_fu_15394_p1 = xor_ln1065_903_fu_15388_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13656:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_905_fu_15404_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13656 | assign zext_ln1065_443_fu_15410_p1 = xor_ln1065_905_fu_15404_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13658:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_907_fu_15420_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13658 | assign zext_ln1065_444_fu_15426_p1 = xor_ln1065_907_fu_15420_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13660:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_909_fu_15436_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13660 | assign zext_ln1065_445_fu_15442_p1 = xor_ln1065_909_fu_15436_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13662:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_911_fu_15452_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13662 | assign zext_ln1065_446_fu_15458_p1 = xor_ln1065_911_fu_15452_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13664:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_913_fu_15468_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13664 | assign zext_ln1065_447_fu_15474_p1 = xor_ln1065_913_fu_15468_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13666:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_915_fu_15484_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13666 | assign zext_ln1065_448_fu_15490_p1 = xor_ln1065_915_fu_15484_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13668:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_917_fu_15500_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13668 | assign zext_ln1065_449_fu_15506_p1 = xor_ln1065_917_fu_15500_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13670:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_89_fu_3642_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13670 | assign zext_ln1065_44_fu_3648_p1 = xor_ln1065_89_fu_3642_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13672:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_919_fu_15516_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13672 | assign zext_ln1065_450_fu_15522_p1 = xor_ln1065_919_fu_15516_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13674:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_921_fu_15532_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13674 | assign zext_ln1065_451_fu_15538_p1 = xor_ln1065_921_fu_15532_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13676:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_923_fu_15548_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13676 | assign zext_ln1065_452_fu_15554_p1 = xor_ln1065_923_fu_15548_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13678:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_925_fu_15564_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13678 | assign zext_ln1065_453_fu_15570_p1 = xor_ln1065_925_fu_15564_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13680:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_927_fu_15580_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13680 | assign zext_ln1065_454_fu_15586_p1 = xor_ln1065_927_fu_15580_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13682:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_929_fu_15596_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13682 | assign zext_ln1065_455_fu_15602_p1 = xor_ln1065_929_fu_15596_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13684:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_931_fu_15612_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13684 | assign zext_ln1065_456_fu_15618_p1 = xor_ln1065_931_fu_15612_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13686:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_933_fu_15628_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13686 | assign zext_ln1065_457_fu_15634_p1 = xor_ln1065_933_fu_15628_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13688:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_935_fu_15644_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13688 | assign zext_ln1065_458_fu_15650_p1 = xor_ln1065_935_fu_15644_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13690:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_937_fu_15660_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13690 | assign zext_ln1065_459_fu_15666_p1 = xor_ln1065_937_fu_15660_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13692:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_91_fu_3666_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13692 | assign zext_ln1065_45_fu_3672_p1 = xor_ln1065_91_fu_3666_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13694:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_939_fu_15676_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13694 | assign zext_ln1065_460_fu_15682_p1 = xor_ln1065_939_fu_15676_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13696:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_941_fu_15692_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13696 | assign zext_ln1065_461_fu_15698_p1 = xor_ln1065_941_fu_15692_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13698:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_943_fu_15708_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13698 | assign zext_ln1065_462_fu_15714_p1 = xor_ln1065_943_fu_15708_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13700:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_945_fu_15724_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13700 | assign zext_ln1065_463_fu_15730_p1 = xor_ln1065_945_fu_15724_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13702:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_947_fu_15740_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13702 | assign zext_ln1065_464_fu_15746_p1 = xor_ln1065_947_fu_15740_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13704:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_949_fu_15756_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13704 | assign zext_ln1065_465_fu_15762_p1 = xor_ln1065_949_fu_15756_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13706:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_951_fu_15772_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13706 | assign zext_ln1065_466_fu_15778_p1 = xor_ln1065_951_fu_15772_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13708:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_953_fu_15788_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13708 | assign zext_ln1065_467_fu_15794_p1 = xor_ln1065_953_fu_15788_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13710:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_955_fu_15804_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13710 | assign zext_ln1065_468_fu_15810_p1 = xor_ln1065_955_fu_15804_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13712:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_957_fu_15820_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13712 | assign zext_ln1065_469_fu_15826_p1 = xor_ln1065_957_fu_15820_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13714:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_93_fu_3690_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13714 | assign zext_ln1065_46_fu_3696_p1 = xor_ln1065_93_fu_3690_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13716:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_959_fu_15836_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13716 | assign zext_ln1065_470_fu_15842_p1 = xor_ln1065_959_fu_15836_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13718:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_961_fu_15852_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13718 | assign zext_ln1065_471_fu_15858_p1 = xor_ln1065_961_fu_15852_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13720:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_963_fu_15868_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13720 | assign zext_ln1065_472_fu_15874_p1 = xor_ln1065_963_fu_15868_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13722:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_965_fu_15884_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13722 | assign zext_ln1065_473_fu_15890_p1 = xor_ln1065_965_fu_15884_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13724:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_967_fu_15900_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13724 | assign zext_ln1065_474_fu_15906_p1 = xor_ln1065_967_fu_15900_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13726:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_969_fu_15916_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13726 | assign zext_ln1065_475_fu_15922_p1 = xor_ln1065_969_fu_15916_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13728:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_971_fu_15932_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13728 | assign zext_ln1065_476_fu_15938_p1 = xor_ln1065_971_fu_15932_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13730:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_973_fu_15948_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13730 | assign zext_ln1065_477_fu_15954_p1 = xor_ln1065_973_fu_15948_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13732:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_975_fu_15964_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13732 | assign zext_ln1065_478_fu_15970_p1 = xor_ln1065_975_fu_15964_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13734:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_977_fu_15980_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13734 | assign zext_ln1065_479_fu_15986_p1 = xor_ln1065_977_fu_15980_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13736:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_95_fu_3714_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13736 | assign zext_ln1065_47_fu_3720_p1 = xor_ln1065_95_fu_3714_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13738:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_981_fu_16590_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13738 | assign zext_ln1065_480_fu_16596_p1 = xor_ln1065_981_fu_16590_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13740:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_983_fu_16606_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13740 | assign zext_ln1065_481_fu_16612_p1 = xor_ln1065_983_fu_16606_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13742:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_985_fu_16622_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13742 | assign zext_ln1065_482_fu_16628_p1 = xor_ln1065_985_fu_16622_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13744:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_987_fu_16638_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13744 | assign zext_ln1065_483_fu_16644_p1 = xor_ln1065_987_fu_16638_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13746:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_989_fu_16654_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13746 | assign zext_ln1065_484_fu_16660_p1 = xor_ln1065_989_fu_16654_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13748:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_991_fu_16670_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13748 | assign zext_ln1065_485_fu_16676_p1 = xor_ln1065_991_fu_16670_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13750:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_993_fu_16686_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13750 | assign zext_ln1065_486_fu_16692_p1 = xor_ln1065_993_fu_16686_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13752:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_995_fu_16702_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13752 | assign zext_ln1065_487_fu_16708_p1 = xor_ln1065_995_fu_16702_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13754:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_997_fu_16718_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13754 | assign zext_ln1065_488_fu_16724_p1 = xor_ln1065_997_fu_16718_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13756:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_999_fu_16734_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13756 | assign zext_ln1065_489_fu_16740_p1 = xor_ln1065_999_fu_16734_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13758:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_99_fu_4332_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13758 | assign zext_ln1065_48_fu_4338_p1 = xor_ln1065_99_fu_4332_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13760:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1001_fu_16750_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13760 | assign zext_ln1065_490_fu_16756_p1 = xor_ln1065_1001_fu_16750_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13762:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1003_fu_16766_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13762 | assign zext_ln1065_491_fu_16772_p1 = xor_ln1065_1003_fu_16766_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13764:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1005_fu_16782_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13764 | assign zext_ln1065_492_fu_16788_p1 = xor_ln1065_1005_fu_16782_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13766:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1007_fu_16798_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13766 | assign zext_ln1065_493_fu_16804_p1 = xor_ln1065_1007_fu_16798_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13768:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1009_fu_16814_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13768 | assign zext_ln1065_494_fu_16820_p1 = xor_ln1065_1009_fu_16814_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13770:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1011_fu_16830_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13770 | assign zext_ln1065_495_fu_16836_p1 = xor_ln1065_1011_fu_16830_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13772:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1013_fu_16846_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13772 | assign zext_ln1065_496_fu_16852_p1 = xor_ln1065_1013_fu_16846_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13774:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1015_fu_16862_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13774 | assign zext_ln1065_497_fu_16868_p1 = xor_ln1065_1015_fu_16862_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13776:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1017_fu_16878_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13776 | assign zext_ln1065_498_fu_16884_p1 = xor_ln1065_1017_fu_16878_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13778:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1019_fu_16894_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13778 | assign zext_ln1065_499_fu_16900_p1 = xor_ln1065_1019_fu_16894_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13780:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_101_fu_4348_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13780 | assign zext_ln1065_49_fu_4354_p1 = xor_ln1065_101_fu_4348_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13782:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_9_fu_2682_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13782 | assign zext_ln1065_4_fu_2688_p1 = xor_ln1065_9_fu_2682_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13784:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1021_fu_16910_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13784 | assign zext_ln1065_500_fu_16916_p1 = xor_ln1065_1021_fu_16910_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13786:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1023_fu_16926_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13786 | assign zext_ln1065_501_fu_16932_p1 = xor_ln1065_1023_fu_16926_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13788:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1025_fu_16942_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13788 | assign zext_ln1065_502_fu_16948_p1 = xor_ln1065_1025_fu_16942_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13790:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1027_fu_16958_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13790 | assign zext_ln1065_503_fu_16964_p1 = xor_ln1065_1027_fu_16958_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13792:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1029_fu_16974_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13792 | assign zext_ln1065_504_fu_16980_p1 = xor_ln1065_1029_fu_16974_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13794:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1031_fu_16990_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13794 | assign zext_ln1065_505_fu_16996_p1 = xor_ln1065_1031_fu_16990_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13796:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1033_fu_17006_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13796 | assign zext_ln1065_506_fu_17012_p1 = xor_ln1065_1033_fu_17006_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13798:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1035_fu_17022_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13798 | assign zext_ln1065_507_fu_17028_p1 = xor_ln1065_1035_fu_17022_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13800:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1037_fu_17038_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13800 | assign zext_ln1065_508_fu_17044_p1 = xor_ln1065_1037_fu_17038_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13802:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1039_fu_17054_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13802 | assign zext_ln1065_509_fu_17060_p1 = xor_ln1065_1039_fu_17054_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13804:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_103_fu_4364_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13804 | assign zext_ln1065_50_fu_4370_p1 = xor_ln1065_103_fu_4364_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13806:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1041_fu_17070_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13806 | assign zext_ln1065_510_fu_17076_p1 = xor_ln1065_1041_fu_17070_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13808:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1043_fu_17086_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13808 | assign zext_ln1065_511_fu_17092_p1 = xor_ln1065_1043_fu_17086_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13810:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1045_fu_17102_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13810 | assign zext_ln1065_512_fu_17108_p1 = xor_ln1065_1045_fu_17102_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13812:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1047_fu_17118_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13812 | assign zext_ln1065_513_fu_17124_p1 = xor_ln1065_1047_fu_17118_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13814:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1049_fu_17134_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13814 | assign zext_ln1065_514_fu_17140_p1 = xor_ln1065_1049_fu_17134_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13816:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1051_fu_17150_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13816 | assign zext_ln1065_515_fu_17156_p1 = xor_ln1065_1051_fu_17150_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13818:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1053_fu_17166_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13818 | assign zext_ln1065_516_fu_17172_p1 = xor_ln1065_1053_fu_17166_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13820:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1055_fu_17182_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13820 | assign zext_ln1065_517_fu_17188_p1 = xor_ln1065_1055_fu_17182_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13822:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1057_fu_17198_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13822 | assign zext_ln1065_518_fu_17204_p1 = xor_ln1065_1057_fu_17198_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13824:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1059_fu_17214_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13824 | assign zext_ln1065_519_fu_17220_p1 = xor_ln1065_1059_fu_17214_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13826:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_105_fu_4380_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13826 | assign zext_ln1065_51_fu_4386_p1 = xor_ln1065_105_fu_4380_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13828:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1061_fu_17230_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13828 | assign zext_ln1065_520_fu_17236_p1 = xor_ln1065_1061_fu_17230_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13830:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1063_fu_17246_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13830 | assign zext_ln1065_521_fu_17252_p1 = xor_ln1065_1063_fu_17246_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13832:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1065_fu_17262_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13832 | assign zext_ln1065_522_fu_17268_p1 = xor_ln1065_1065_fu_17262_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13834:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1067_fu_17278_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13834 | assign zext_ln1065_523_fu_17284_p1 = xor_ln1065_1067_fu_17278_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13836:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1069_fu_17294_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13836 | assign zext_ln1065_524_fu_17300_p1 = xor_ln1065_1069_fu_17294_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13838:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1071_fu_17310_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13838 | assign zext_ln1065_525_fu_17316_p1 = xor_ln1065_1071_fu_17310_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13840:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1073_fu_17326_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13840 | assign zext_ln1065_526_fu_17332_p1 = xor_ln1065_1073_fu_17326_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13842:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1075_fu_17342_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13842 | assign zext_ln1065_527_fu_17348_p1 = xor_ln1065_1075_fu_17342_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13844:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1079_fu_17952_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13844 | assign zext_ln1065_528_fu_17958_p1 = xor_ln1065_1079_fu_17952_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13846:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1081_fu_17968_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13846 | assign zext_ln1065_529_fu_17974_p1 = xor_ln1065_1081_fu_17968_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13848:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_107_fu_4396_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13848 | assign zext_ln1065_52_fu_4402_p1 = xor_ln1065_107_fu_4396_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13850:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1083_fu_17984_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13850 | assign zext_ln1065_530_fu_17990_p1 = xor_ln1065_1083_fu_17984_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13852:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1085_fu_18000_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13852 | assign zext_ln1065_531_fu_18006_p1 = xor_ln1065_1085_fu_18000_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13854:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1087_fu_18016_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13854 | assign zext_ln1065_532_fu_18022_p1 = xor_ln1065_1087_fu_18016_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13856:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1089_fu_18032_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13856 | assign zext_ln1065_533_fu_18038_p1 = xor_ln1065_1089_fu_18032_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13858:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1091_fu_18048_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13858 | assign zext_ln1065_534_fu_18054_p1 = xor_ln1065_1091_fu_18048_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13860:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1093_fu_18064_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13860 | assign zext_ln1065_535_fu_18070_p1 = xor_ln1065_1093_fu_18064_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13862:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1095_fu_18080_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13862 | assign zext_ln1065_536_fu_18086_p1 = xor_ln1065_1095_fu_18080_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13864:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1097_fu_18096_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13864 | assign zext_ln1065_537_fu_18102_p1 = xor_ln1065_1097_fu_18096_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13866:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1099_fu_18112_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13866 | assign zext_ln1065_538_fu_18118_p1 = xor_ln1065_1099_fu_18112_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13868:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1101_fu_18128_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13868 | assign zext_ln1065_539_fu_18134_p1 = xor_ln1065_1101_fu_18128_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13870:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_109_fu_4412_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13870 | assign zext_ln1065_53_fu_4418_p1 = xor_ln1065_109_fu_4412_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13872:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1103_fu_18144_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13872 | assign zext_ln1065_540_fu_18150_p1 = xor_ln1065_1103_fu_18144_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13874:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1105_fu_18160_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13874 | assign zext_ln1065_541_fu_18166_p1 = xor_ln1065_1105_fu_18160_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13876:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1107_fu_18176_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13876 | assign zext_ln1065_542_fu_18182_p1 = xor_ln1065_1107_fu_18176_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13878:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1109_fu_18192_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13878 | assign zext_ln1065_543_fu_18198_p1 = xor_ln1065_1109_fu_18192_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13880:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1111_fu_18208_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13880 | assign zext_ln1065_544_fu_18214_p1 = xor_ln1065_1111_fu_18208_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13882:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1113_fu_18224_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13882 | assign zext_ln1065_545_fu_18230_p1 = xor_ln1065_1113_fu_18224_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13884:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1115_fu_18240_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13884 | assign zext_ln1065_546_fu_18246_p1 = xor_ln1065_1115_fu_18240_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13886:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1117_fu_18256_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13886 | assign zext_ln1065_547_fu_18262_p1 = xor_ln1065_1117_fu_18256_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13888:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1119_fu_18272_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13888 | assign zext_ln1065_548_fu_18278_p1 = xor_ln1065_1119_fu_18272_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13890:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1121_fu_18288_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13890 | assign zext_ln1065_549_fu_18294_p1 = xor_ln1065_1121_fu_18288_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13892:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_111_fu_4428_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13892 | assign zext_ln1065_54_fu_4434_p1 = xor_ln1065_111_fu_4428_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13894:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1123_fu_18304_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13894 | assign zext_ln1065_550_fu_18310_p1 = xor_ln1065_1123_fu_18304_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13896:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1125_fu_18320_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13896 | assign zext_ln1065_551_fu_18326_p1 = xor_ln1065_1125_fu_18320_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13898:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1127_fu_18336_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13898 | assign zext_ln1065_552_fu_18342_p1 = xor_ln1065_1127_fu_18336_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13900:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1129_fu_18352_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13900 | assign zext_ln1065_553_fu_18358_p1 = xor_ln1065_1129_fu_18352_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13902:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1131_fu_18368_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13902 | assign zext_ln1065_554_fu_18374_p1 = xor_ln1065_1131_fu_18368_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13904:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1133_fu_18384_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13904 | assign zext_ln1065_555_fu_18390_p1 = xor_ln1065_1133_fu_18384_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13906:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1135_fu_18400_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13906 | assign zext_ln1065_556_fu_18406_p1 = xor_ln1065_1135_fu_18400_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13908:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1137_fu_18416_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13908 | assign zext_ln1065_557_fu_18422_p1 = xor_ln1065_1137_fu_18416_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13910:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1139_fu_18432_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13910 | assign zext_ln1065_558_fu_18438_p1 = xor_ln1065_1139_fu_18432_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13912:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1141_fu_18448_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13912 | assign zext_ln1065_559_fu_18454_p1 = xor_ln1065_1141_fu_18448_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13914:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_113_fu_4444_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13914 | assign zext_ln1065_55_fu_4450_p1 = xor_ln1065_113_fu_4444_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13916:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1143_fu_18464_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13916 | assign zext_ln1065_560_fu_18470_p1 = xor_ln1065_1143_fu_18464_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13918:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1145_fu_18480_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13918 | assign zext_ln1065_561_fu_18486_p1 = xor_ln1065_1145_fu_18480_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13920:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1147_fu_18496_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13920 | assign zext_ln1065_562_fu_18502_p1 = xor_ln1065_1147_fu_18496_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13922:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1149_fu_18512_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13922 | assign zext_ln1065_563_fu_18518_p1 = xor_ln1065_1149_fu_18512_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13924:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1151_fu_18528_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13924 | assign zext_ln1065_564_fu_18534_p1 = xor_ln1065_1151_fu_18528_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13926:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1153_fu_18544_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13926 | assign zext_ln1065_565_fu_18550_p1 = xor_ln1065_1153_fu_18544_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13928:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1155_fu_18560_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13928 | assign zext_ln1065_566_fu_18566_p1 = xor_ln1065_1155_fu_18560_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13930:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1157_fu_18576_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13930 | assign zext_ln1065_567_fu_18582_p1 = xor_ln1065_1157_fu_18576_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13932:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1159_fu_18592_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13932 | assign zext_ln1065_568_fu_18598_p1 = xor_ln1065_1159_fu_18592_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13934:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1161_fu_18608_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13934 | assign zext_ln1065_569_fu_18614_p1 = xor_ln1065_1161_fu_18608_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13936:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_115_fu_4460_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13936 | assign zext_ln1065_56_fu_4466_p1 = xor_ln1065_115_fu_4460_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13938:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1163_fu_18624_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13938 | assign zext_ln1065_570_fu_18630_p1 = xor_ln1065_1163_fu_18624_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13940:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1165_fu_18640_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13940 | assign zext_ln1065_571_fu_18646_p1 = xor_ln1065_1165_fu_18640_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13942:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1167_fu_18656_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13942 | assign zext_ln1065_572_fu_18662_p1 = xor_ln1065_1167_fu_18656_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13944:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1169_fu_18672_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13944 | assign zext_ln1065_573_fu_18678_p1 = xor_ln1065_1169_fu_18672_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13946:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1171_fu_18688_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13946 | assign zext_ln1065_574_fu_18694_p1 = xor_ln1065_1171_fu_18688_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13948:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1173_fu_18704_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13948 | assign zext_ln1065_575_fu_18710_p1 = xor_ln1065_1173_fu_18704_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13950:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1177_fu_19314_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13950 | assign zext_ln1065_576_fu_19320_p1 = xor_ln1065_1177_fu_19314_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13952:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1179_fu_19330_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13952 | assign zext_ln1065_577_fu_19336_p1 = xor_ln1065_1179_fu_19330_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13954:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1181_fu_19346_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13954 | assign zext_ln1065_578_fu_19352_p1 = xor_ln1065_1181_fu_19346_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13956:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1183_fu_19362_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13956 | assign zext_ln1065_579_fu_19368_p1 = xor_ln1065_1183_fu_19362_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13958:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_117_fu_4476_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13958 | assign zext_ln1065_57_fu_4482_p1 = xor_ln1065_117_fu_4476_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13960:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1185_fu_19378_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13960 | assign zext_ln1065_580_fu_19384_p1 = xor_ln1065_1185_fu_19378_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13962:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1187_fu_19394_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13962 | assign zext_ln1065_581_fu_19400_p1 = xor_ln1065_1187_fu_19394_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13964:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1189_fu_19410_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13964 | assign zext_ln1065_582_fu_19416_p1 = xor_ln1065_1189_fu_19410_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13966:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1191_fu_19426_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13966 | assign zext_ln1065_583_fu_19432_p1 = xor_ln1065_1191_fu_19426_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13968:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1193_fu_19442_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13968 | assign zext_ln1065_584_fu_19448_p1 = xor_ln1065_1193_fu_19442_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13970:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1195_fu_19458_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13970 | assign zext_ln1065_585_fu_19464_p1 = xor_ln1065_1195_fu_19458_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13972:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1197_fu_19474_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13972 | assign zext_ln1065_586_fu_19480_p1 = xor_ln1065_1197_fu_19474_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13974:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1199_fu_19490_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13974 | assign zext_ln1065_587_fu_19496_p1 = xor_ln1065_1199_fu_19490_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13976:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1201_fu_19506_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13976 | assign zext_ln1065_588_fu_19512_p1 = xor_ln1065_1201_fu_19506_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13978:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1203_fu_19522_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13978 | assign zext_ln1065_589_fu_19528_p1 = xor_ln1065_1203_fu_19522_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13980:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_119_fu_4492_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13980 | assign zext_ln1065_58_fu_4498_p1 = xor_ln1065_119_fu_4492_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13982:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1205_fu_19538_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13982 | assign zext_ln1065_590_fu_19544_p1 = xor_ln1065_1205_fu_19538_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13984:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1207_fu_19554_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13984 | assign zext_ln1065_591_fu_19560_p1 = xor_ln1065_1207_fu_19554_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13986:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1209_fu_19570_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13986 | assign zext_ln1065_592_fu_19576_p1 = xor_ln1065_1209_fu_19570_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13988:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1211_fu_19586_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13988 | assign zext_ln1065_593_fu_19592_p1 = xor_ln1065_1211_fu_19586_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13990:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1213_fu_19602_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13990 | assign zext_ln1065_594_fu_19608_p1 = xor_ln1065_1213_fu_19602_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13992:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1215_fu_19618_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13992 | assign zext_ln1065_595_fu_19624_p1 = xor_ln1065_1215_fu_19618_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13994:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1217_fu_19634_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13994 | assign zext_ln1065_596_fu_19640_p1 = xor_ln1065_1217_fu_19634_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13996:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1219_fu_19650_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13996 | assign zext_ln1065_597_fu_19656_p1 = xor_ln1065_1219_fu_19650_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:13998:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1221_fu_19666_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13998 | assign zext_ln1065_598_fu_19672_p1 = xor_ln1065_1221_fu_19666_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14000:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1223_fu_19682_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14000 | assign zext_ln1065_599_fu_19688_p1 = xor_ln1065_1223_fu_19682_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14002:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_121_fu_4508_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14002 | assign zext_ln1065_59_fu_4514_p1 = xor_ln1065_121_fu_4508_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14004:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_11_fu_2706_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14004 | assign zext_ln1065_5_fu_2712_p1 = xor_ln1065_11_fu_2706_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14006:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1225_fu_19698_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14006 | assign zext_ln1065_600_fu_19704_p1 = xor_ln1065_1225_fu_19698_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14008:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1227_fu_19714_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14008 | assign zext_ln1065_601_fu_19720_p1 = xor_ln1065_1227_fu_19714_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14010:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1229_fu_19730_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14010 | assign zext_ln1065_602_fu_19736_p1 = xor_ln1065_1229_fu_19730_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14012:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1231_fu_19746_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14012 | assign zext_ln1065_603_fu_19752_p1 = xor_ln1065_1231_fu_19746_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14014:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1233_fu_19762_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14014 | assign zext_ln1065_604_fu_19768_p1 = xor_ln1065_1233_fu_19762_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14016:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1235_fu_19778_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14016 | assign zext_ln1065_605_fu_19784_p1 = xor_ln1065_1235_fu_19778_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14018:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1237_fu_19794_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14018 | assign zext_ln1065_606_fu_19800_p1 = xor_ln1065_1237_fu_19794_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14020:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1239_fu_19810_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14020 | assign zext_ln1065_607_fu_19816_p1 = xor_ln1065_1239_fu_19810_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14022:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1241_fu_19826_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14022 | assign zext_ln1065_608_fu_19832_p1 = xor_ln1065_1241_fu_19826_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14024:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1243_fu_19842_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14024 | assign zext_ln1065_609_fu_19848_p1 = xor_ln1065_1243_fu_19842_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14026:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_123_fu_4524_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14026 | assign zext_ln1065_60_fu_4530_p1 = xor_ln1065_123_fu_4524_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14028:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1245_fu_19858_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14028 | assign zext_ln1065_610_fu_19864_p1 = xor_ln1065_1245_fu_19858_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14030:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1247_fu_19874_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14030 | assign zext_ln1065_611_fu_19880_p1 = xor_ln1065_1247_fu_19874_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14032:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1249_fu_19890_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14032 | assign zext_ln1065_612_fu_19896_p1 = xor_ln1065_1249_fu_19890_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14034:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1251_fu_19906_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14034 | assign zext_ln1065_613_fu_19912_p1 = xor_ln1065_1251_fu_19906_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14036:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1253_fu_19922_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14036 | assign zext_ln1065_614_fu_19928_p1 = xor_ln1065_1253_fu_19922_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14038:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1255_fu_19938_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14038 | assign zext_ln1065_615_fu_19944_p1 = xor_ln1065_1255_fu_19938_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14040:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1257_fu_19954_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14040 | assign zext_ln1065_616_fu_19960_p1 = xor_ln1065_1257_fu_19954_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14042:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1259_fu_19970_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14042 | assign zext_ln1065_617_fu_19976_p1 = xor_ln1065_1259_fu_19970_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14044:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1261_fu_19986_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14044 | assign zext_ln1065_618_fu_19992_p1 = xor_ln1065_1261_fu_19986_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14046:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1263_fu_20002_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14046 | assign zext_ln1065_619_fu_20008_p1 = xor_ln1065_1263_fu_20002_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14048:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_125_fu_4540_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14048 | assign zext_ln1065_61_fu_4546_p1 = xor_ln1065_125_fu_4540_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14050:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1265_fu_20018_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14050 | assign zext_ln1065_620_fu_20024_p1 = xor_ln1065_1265_fu_20018_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14052:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1267_fu_20034_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14052 | assign zext_ln1065_621_fu_20040_p1 = xor_ln1065_1267_fu_20034_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14054:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1269_fu_20050_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14054 | assign zext_ln1065_622_fu_20056_p1 = xor_ln1065_1269_fu_20050_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14056:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1271_fu_20066_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14056 | assign zext_ln1065_623_fu_20072_p1 = xor_ln1065_1271_fu_20066_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14058:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1275_fu_20676_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14058 | assign zext_ln1065_624_fu_20682_p1 = xor_ln1065_1275_fu_20676_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14060:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1277_fu_20692_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14060 | assign zext_ln1065_625_fu_20698_p1 = xor_ln1065_1277_fu_20692_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14062:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1279_fu_20708_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14062 | assign zext_ln1065_626_fu_20714_p1 = xor_ln1065_1279_fu_20708_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14064:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1281_fu_20724_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14064 | assign zext_ln1065_627_fu_20730_p1 = xor_ln1065_1281_fu_20724_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14066:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1283_fu_20740_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14066 | assign zext_ln1065_628_fu_20746_p1 = xor_ln1065_1283_fu_20740_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14068:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1285_fu_20756_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14068 | assign zext_ln1065_629_fu_20762_p1 = xor_ln1065_1285_fu_20756_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14070:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_127_fu_4556_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14070 | assign zext_ln1065_62_fu_4562_p1 = xor_ln1065_127_fu_4556_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14072:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1287_fu_20772_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14072 | assign zext_ln1065_630_fu_20778_p1 = xor_ln1065_1287_fu_20772_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14074:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1289_fu_20788_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14074 | assign zext_ln1065_631_fu_20794_p1 = xor_ln1065_1289_fu_20788_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14076:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1291_fu_20804_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14076 | assign zext_ln1065_632_fu_20810_p1 = xor_ln1065_1291_fu_20804_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14078:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1293_fu_20820_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14078 | assign zext_ln1065_633_fu_20826_p1 = xor_ln1065_1293_fu_20820_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14080:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1295_fu_20836_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14080 | assign zext_ln1065_634_fu_20842_p1 = xor_ln1065_1295_fu_20836_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14082:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1297_fu_20852_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14082 | assign zext_ln1065_635_fu_20858_p1 = xor_ln1065_1297_fu_20852_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14084:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1299_fu_20868_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14084 | assign zext_ln1065_636_fu_20874_p1 = xor_ln1065_1299_fu_20868_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14086:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1301_fu_20884_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14086 | assign zext_ln1065_637_fu_20890_p1 = xor_ln1065_1301_fu_20884_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14088:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1303_fu_20900_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14088 | assign zext_ln1065_638_fu_20906_p1 = xor_ln1065_1303_fu_20900_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14090:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1305_fu_20916_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14090 | assign zext_ln1065_639_fu_20922_p1 = xor_ln1065_1305_fu_20916_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_129_fu_4572_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14092 | assign zext_ln1065_63_fu_4578_p1 = xor_ln1065_129_fu_4572_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14094:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1307_fu_20932_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14094 | assign zext_ln1065_640_fu_20938_p1 = xor_ln1065_1307_fu_20932_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14096:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1309_fu_20948_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14096 | assign zext_ln1065_641_fu_20954_p1 = xor_ln1065_1309_fu_20948_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14098:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1311_fu_20964_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14098 | assign zext_ln1065_642_fu_20970_p1 = xor_ln1065_1311_fu_20964_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14100:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1313_fu_20980_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14100 | assign zext_ln1065_643_fu_20986_p1 = xor_ln1065_1313_fu_20980_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14102:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1315_fu_20996_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14102 | assign zext_ln1065_644_fu_21002_p1 = xor_ln1065_1315_fu_20996_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14104:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1317_fu_21012_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14104 | assign zext_ln1065_645_fu_21018_p1 = xor_ln1065_1317_fu_21012_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14106:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1319_fu_21028_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14106 | assign zext_ln1065_646_fu_21034_p1 = xor_ln1065_1319_fu_21028_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14108:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1321_fu_21044_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14108 | assign zext_ln1065_647_fu_21050_p1 = xor_ln1065_1321_fu_21044_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14110:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1323_fu_21060_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14110 | assign zext_ln1065_648_fu_21066_p1 = xor_ln1065_1323_fu_21060_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14112:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1325_fu_21076_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14112 | assign zext_ln1065_649_fu_21082_p1 = xor_ln1065_1325_fu_21076_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14114:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_131_fu_4588_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14114 | assign zext_ln1065_64_fu_4594_p1 = xor_ln1065_131_fu_4588_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14116:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1327_fu_21092_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14116 | assign zext_ln1065_650_fu_21098_p1 = xor_ln1065_1327_fu_21092_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14118:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1329_fu_21108_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14118 | assign zext_ln1065_651_fu_21114_p1 = xor_ln1065_1329_fu_21108_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14120:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1331_fu_21124_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14120 | assign zext_ln1065_652_fu_21130_p1 = xor_ln1065_1331_fu_21124_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14122:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1333_fu_21140_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14122 | assign zext_ln1065_653_fu_21146_p1 = xor_ln1065_1333_fu_21140_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14124:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1335_fu_21156_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14124 | assign zext_ln1065_654_fu_21162_p1 = xor_ln1065_1335_fu_21156_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14126:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1337_fu_21172_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14126 | assign zext_ln1065_655_fu_21178_p1 = xor_ln1065_1337_fu_21172_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14128:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1339_fu_21188_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14128 | assign zext_ln1065_656_fu_21194_p1 = xor_ln1065_1339_fu_21188_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14130:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1341_fu_21204_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14130 | assign zext_ln1065_657_fu_21210_p1 = xor_ln1065_1341_fu_21204_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14132:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1343_fu_21220_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14132 | assign zext_ln1065_658_fu_21226_p1 = xor_ln1065_1343_fu_21220_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14134:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1345_fu_21236_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14134 | assign zext_ln1065_659_fu_21242_p1 = xor_ln1065_1345_fu_21236_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14136:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_133_fu_4604_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14136 | assign zext_ln1065_65_fu_4610_p1 = xor_ln1065_133_fu_4604_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14138:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1347_fu_21252_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14138 | assign zext_ln1065_660_fu_21258_p1 = xor_ln1065_1347_fu_21252_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14140:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1349_fu_21268_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14140 | assign zext_ln1065_661_fu_21274_p1 = xor_ln1065_1349_fu_21268_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14142:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1351_fu_21284_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14142 | assign zext_ln1065_662_fu_21290_p1 = xor_ln1065_1351_fu_21284_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14144:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1353_fu_21300_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14144 | assign zext_ln1065_663_fu_21306_p1 = xor_ln1065_1353_fu_21300_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14146:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1355_fu_21316_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14146 | assign zext_ln1065_664_fu_21322_p1 = xor_ln1065_1355_fu_21316_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14148:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1357_fu_21332_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14148 | assign zext_ln1065_665_fu_21338_p1 = xor_ln1065_1357_fu_21332_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14150:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1359_fu_21348_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14150 | assign zext_ln1065_666_fu_21354_p1 = xor_ln1065_1359_fu_21348_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14152:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1361_fu_21364_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14152 | assign zext_ln1065_667_fu_21370_p1 = xor_ln1065_1361_fu_21364_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14154:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1363_fu_21380_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14154 | assign zext_ln1065_668_fu_21386_p1 = xor_ln1065_1363_fu_21380_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14156:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1365_fu_21396_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14156 | assign zext_ln1065_669_fu_21402_p1 = xor_ln1065_1365_fu_21396_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14158:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_135_fu_4620_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14158 | assign zext_ln1065_66_fu_4626_p1 = xor_ln1065_135_fu_4620_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14160:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1367_fu_21412_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14160 | assign zext_ln1065_670_fu_21418_p1 = xor_ln1065_1367_fu_21412_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14162:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1369_fu_21428_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14162 | assign zext_ln1065_671_fu_21434_p1 = xor_ln1065_1369_fu_21428_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14164:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1373_fu_22038_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14164 | assign zext_ln1065_672_fu_22044_p1 = xor_ln1065_1373_fu_22038_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14166:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1375_fu_22054_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14166 | assign zext_ln1065_673_fu_22060_p1 = xor_ln1065_1375_fu_22054_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14168:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1377_fu_22070_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14168 | assign zext_ln1065_674_fu_22076_p1 = xor_ln1065_1377_fu_22070_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14170:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1379_fu_22086_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14170 | assign zext_ln1065_675_fu_22092_p1 = xor_ln1065_1379_fu_22086_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14172:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1381_fu_22102_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14172 | assign zext_ln1065_676_fu_22108_p1 = xor_ln1065_1381_fu_22102_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14174:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1383_fu_22118_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14174 | assign zext_ln1065_677_fu_22124_p1 = xor_ln1065_1383_fu_22118_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14176:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1385_fu_22134_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14176 | assign zext_ln1065_678_fu_22140_p1 = xor_ln1065_1385_fu_22134_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14178:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1387_fu_22150_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14178 | assign zext_ln1065_679_fu_22156_p1 = xor_ln1065_1387_fu_22150_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14180:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_137_fu_4636_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14180 | assign zext_ln1065_67_fu_4642_p1 = xor_ln1065_137_fu_4636_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14182:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1389_fu_22166_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14182 | assign zext_ln1065_680_fu_22172_p1 = xor_ln1065_1389_fu_22166_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14184:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1391_fu_22182_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14184 | assign zext_ln1065_681_fu_22188_p1 = xor_ln1065_1391_fu_22182_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14186:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1393_fu_22198_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14186 | assign zext_ln1065_682_fu_22204_p1 = xor_ln1065_1393_fu_22198_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14188:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1395_fu_22214_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14188 | assign zext_ln1065_683_fu_22220_p1 = xor_ln1065_1395_fu_22214_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14190:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1397_fu_22230_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14190 | assign zext_ln1065_684_fu_22236_p1 = xor_ln1065_1397_fu_22230_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14192:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1399_fu_22246_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14192 | assign zext_ln1065_685_fu_22252_p1 = xor_ln1065_1399_fu_22246_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14194:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1401_fu_22262_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14194 | assign zext_ln1065_686_fu_22268_p1 = xor_ln1065_1401_fu_22262_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14196:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1403_fu_22278_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14196 | assign zext_ln1065_687_fu_22284_p1 = xor_ln1065_1403_fu_22278_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14198:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1405_fu_22294_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14198 | assign zext_ln1065_688_fu_22300_p1 = xor_ln1065_1405_fu_22294_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14200:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1407_fu_22310_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14200 | assign zext_ln1065_689_fu_22316_p1 = xor_ln1065_1407_fu_22310_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14202:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_139_fu_4652_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14202 | assign zext_ln1065_68_fu_4658_p1 = xor_ln1065_139_fu_4652_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14204:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1409_fu_22326_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14204 | assign zext_ln1065_690_fu_22332_p1 = xor_ln1065_1409_fu_22326_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14206:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1411_fu_22342_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14206 | assign zext_ln1065_691_fu_22348_p1 = xor_ln1065_1411_fu_22342_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14208:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1413_fu_22358_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14208 | assign zext_ln1065_692_fu_22364_p1 = xor_ln1065_1413_fu_22358_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14210:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1415_fu_22374_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14210 | assign zext_ln1065_693_fu_22380_p1 = xor_ln1065_1415_fu_22374_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14212:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1417_fu_22390_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14212 | assign zext_ln1065_694_fu_22396_p1 = xor_ln1065_1417_fu_22390_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14214:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1419_fu_22406_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14214 | assign zext_ln1065_695_fu_22412_p1 = xor_ln1065_1419_fu_22406_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14216:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1421_fu_22422_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14216 | assign zext_ln1065_696_fu_22428_p1 = xor_ln1065_1421_fu_22422_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14218:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1423_fu_22438_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14218 | assign zext_ln1065_697_fu_22444_p1 = xor_ln1065_1423_fu_22438_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14220:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1425_fu_22454_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14220 | assign zext_ln1065_698_fu_22460_p1 = xor_ln1065_1425_fu_22454_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14222:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1427_fu_22470_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14222 | assign zext_ln1065_699_fu_22476_p1 = xor_ln1065_1427_fu_22470_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14224:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_141_fu_4668_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14224 | assign zext_ln1065_69_fu_4674_p1 = xor_ln1065_141_fu_4668_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14226:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_13_fu_2730_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14226 | assign zext_ln1065_6_fu_2736_p1 = xor_ln1065_13_fu_2730_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14228:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1429_fu_22486_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14228 | assign zext_ln1065_700_fu_22492_p1 = xor_ln1065_1429_fu_22486_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14230:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1431_fu_22502_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14230 | assign zext_ln1065_701_fu_22508_p1 = xor_ln1065_1431_fu_22502_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14232:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1433_fu_22518_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14232 | assign zext_ln1065_702_fu_22524_p1 = xor_ln1065_1433_fu_22518_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14234:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1435_fu_22534_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14234 | assign zext_ln1065_703_fu_22540_p1 = xor_ln1065_1435_fu_22534_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14236:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1437_fu_22550_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14236 | assign zext_ln1065_704_fu_22556_p1 = xor_ln1065_1437_fu_22550_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14238:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1439_fu_22566_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14238 | assign zext_ln1065_705_fu_22572_p1 = xor_ln1065_1439_fu_22566_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14240:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1441_fu_22582_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14240 | assign zext_ln1065_706_fu_22588_p1 = xor_ln1065_1441_fu_22582_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14242:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1443_fu_22598_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14242 | assign zext_ln1065_707_fu_22604_p1 = xor_ln1065_1443_fu_22598_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14244:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1445_fu_22614_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14244 | assign zext_ln1065_708_fu_22620_p1 = xor_ln1065_1445_fu_22614_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14246:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1447_fu_22630_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14246 | assign zext_ln1065_709_fu_22636_p1 = xor_ln1065_1447_fu_22630_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14248:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_143_fu_4684_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14248 | assign zext_ln1065_70_fu_4690_p1 = xor_ln1065_143_fu_4684_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14250:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1449_fu_22646_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14250 | assign zext_ln1065_710_fu_22652_p1 = xor_ln1065_1449_fu_22646_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14252:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1451_fu_22662_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14252 | assign zext_ln1065_711_fu_22668_p1 = xor_ln1065_1451_fu_22662_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14254:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1453_fu_22678_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14254 | assign zext_ln1065_712_fu_22684_p1 = xor_ln1065_1453_fu_22678_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14256:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1455_fu_22694_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14256 | assign zext_ln1065_713_fu_22700_p1 = xor_ln1065_1455_fu_22694_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14258:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1457_fu_22710_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14258 | assign zext_ln1065_714_fu_22716_p1 = xor_ln1065_1457_fu_22710_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14260:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1459_fu_22726_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14260 | assign zext_ln1065_715_fu_22732_p1 = xor_ln1065_1459_fu_22726_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14262:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1461_fu_22742_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14262 | assign zext_ln1065_716_fu_22748_p1 = xor_ln1065_1461_fu_22742_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14264:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1463_fu_22758_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14264 | assign zext_ln1065_717_fu_22764_p1 = xor_ln1065_1463_fu_22758_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14266:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1465_fu_22774_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14266 | assign zext_ln1065_718_fu_22780_p1 = xor_ln1065_1465_fu_22774_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14268:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1467_fu_22790_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14268 | assign zext_ln1065_719_fu_22796_p1 = xor_ln1065_1467_fu_22790_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14270:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_145_fu_4700_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14270 | assign zext_ln1065_71_fu_4706_p1 = xor_ln1065_145_fu_4700_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14272:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1471_fu_23400_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14272 | assign zext_ln1065_720_fu_23406_p1 = xor_ln1065_1471_fu_23400_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14274:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1473_fu_23416_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14274 | assign zext_ln1065_721_fu_23422_p1 = xor_ln1065_1473_fu_23416_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14276:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1475_fu_23432_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14276 | assign zext_ln1065_722_fu_23438_p1 = xor_ln1065_1475_fu_23432_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14278:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1477_fu_23448_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14278 | assign zext_ln1065_723_fu_23454_p1 = xor_ln1065_1477_fu_23448_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14280:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1479_fu_23464_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14280 | assign zext_ln1065_724_fu_23470_p1 = xor_ln1065_1479_fu_23464_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14282:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1481_fu_23480_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14282 | assign zext_ln1065_725_fu_23486_p1 = xor_ln1065_1481_fu_23480_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14284:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1483_fu_23496_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14284 | assign zext_ln1065_726_fu_23502_p1 = xor_ln1065_1483_fu_23496_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14286:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1485_fu_23512_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14286 | assign zext_ln1065_727_fu_23518_p1 = xor_ln1065_1485_fu_23512_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14288:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1487_fu_23528_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14288 | assign zext_ln1065_728_fu_23534_p1 = xor_ln1065_1487_fu_23528_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14290:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1489_fu_23544_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14290 | assign zext_ln1065_729_fu_23550_p1 = xor_ln1065_1489_fu_23544_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14292:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_147_fu_4716_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14292 | assign zext_ln1065_72_fu_4722_p1 = xor_ln1065_147_fu_4716_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14294:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1491_fu_23560_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14294 | assign zext_ln1065_730_fu_23566_p1 = xor_ln1065_1491_fu_23560_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14296:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1493_fu_23576_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14296 | assign zext_ln1065_731_fu_23582_p1 = xor_ln1065_1493_fu_23576_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14298:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1495_fu_23592_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14298 | assign zext_ln1065_732_fu_23598_p1 = xor_ln1065_1495_fu_23592_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14300:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1497_fu_23608_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14300 | assign zext_ln1065_733_fu_23614_p1 = xor_ln1065_1497_fu_23608_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14302:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1499_fu_23624_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14302 | assign zext_ln1065_734_fu_23630_p1 = xor_ln1065_1499_fu_23624_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14304:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1501_fu_23640_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14304 | assign zext_ln1065_735_fu_23646_p1 = xor_ln1065_1501_fu_23640_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14306:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1503_fu_23656_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14306 | assign zext_ln1065_736_fu_23662_p1 = xor_ln1065_1503_fu_23656_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14308:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1505_fu_23672_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14308 | assign zext_ln1065_737_fu_23678_p1 = xor_ln1065_1505_fu_23672_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14310:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1507_fu_23688_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14310 | assign zext_ln1065_738_fu_23694_p1 = xor_ln1065_1507_fu_23688_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14312:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1509_fu_23704_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14312 | assign zext_ln1065_739_fu_23710_p1 = xor_ln1065_1509_fu_23704_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14314:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_149_fu_4732_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14314 | assign zext_ln1065_73_fu_4738_p1 = xor_ln1065_149_fu_4732_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14316:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1511_fu_23720_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14316 | assign zext_ln1065_740_fu_23726_p1 = xor_ln1065_1511_fu_23720_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14318:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1513_fu_23736_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14318 | assign zext_ln1065_741_fu_23742_p1 = xor_ln1065_1513_fu_23736_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14320:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1515_fu_23752_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14320 | assign zext_ln1065_742_fu_23758_p1 = xor_ln1065_1515_fu_23752_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14322:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1517_fu_23768_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14322 | assign zext_ln1065_743_fu_23774_p1 = xor_ln1065_1517_fu_23768_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14324:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1519_fu_23784_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14324 | assign zext_ln1065_744_fu_23790_p1 = xor_ln1065_1519_fu_23784_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14326:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1521_fu_23800_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14326 | assign zext_ln1065_745_fu_23806_p1 = xor_ln1065_1521_fu_23800_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14328:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1523_fu_23816_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14328 | assign zext_ln1065_746_fu_23822_p1 = xor_ln1065_1523_fu_23816_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14330:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1525_fu_23832_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14330 | assign zext_ln1065_747_fu_23838_p1 = xor_ln1065_1525_fu_23832_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14332:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1527_fu_23848_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14332 | assign zext_ln1065_748_fu_23854_p1 = xor_ln1065_1527_fu_23848_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14334:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1529_fu_23864_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14334 | assign zext_ln1065_749_fu_23870_p1 = xor_ln1065_1529_fu_23864_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14336:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_151_fu_4748_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14336 | assign zext_ln1065_74_fu_4754_p1 = xor_ln1065_151_fu_4748_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14338:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1531_fu_23880_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14338 | assign zext_ln1065_750_fu_23886_p1 = xor_ln1065_1531_fu_23880_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14340:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1533_fu_23896_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14340 | assign zext_ln1065_751_fu_23902_p1 = xor_ln1065_1533_fu_23896_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14342:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1535_fu_23912_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14342 | assign zext_ln1065_752_fu_23918_p1 = xor_ln1065_1535_fu_23912_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14344:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1537_fu_23928_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14344 | assign zext_ln1065_753_fu_23934_p1 = xor_ln1065_1537_fu_23928_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14346:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1539_fu_23944_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14346 | assign zext_ln1065_754_fu_23950_p1 = xor_ln1065_1539_fu_23944_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14348:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1541_fu_23960_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14348 | assign zext_ln1065_755_fu_23966_p1 = xor_ln1065_1541_fu_23960_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14350:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1543_fu_23976_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14350 | assign zext_ln1065_756_fu_23982_p1 = xor_ln1065_1543_fu_23976_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14352:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1545_fu_23992_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14352 | assign zext_ln1065_757_fu_23998_p1 = xor_ln1065_1545_fu_23992_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14354:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1547_fu_24008_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14354 | assign zext_ln1065_758_fu_24014_p1 = xor_ln1065_1547_fu_24008_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14356:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1549_fu_24024_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14356 | assign zext_ln1065_759_fu_24030_p1 = xor_ln1065_1549_fu_24024_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14358:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_153_fu_4764_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14358 | assign zext_ln1065_75_fu_4770_p1 = xor_ln1065_153_fu_4764_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14360:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1551_fu_24040_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14360 | assign zext_ln1065_760_fu_24046_p1 = xor_ln1065_1551_fu_24040_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14362:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1553_fu_24056_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14362 | assign zext_ln1065_761_fu_24062_p1 = xor_ln1065_1553_fu_24056_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14364:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1555_fu_24072_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14364 | assign zext_ln1065_762_fu_24078_p1 = xor_ln1065_1555_fu_24072_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14366:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1557_fu_24088_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14366 | assign zext_ln1065_763_fu_24094_p1 = xor_ln1065_1557_fu_24088_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14368:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1559_fu_24104_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14368 | assign zext_ln1065_764_fu_24110_p1 = xor_ln1065_1559_fu_24104_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14370:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1561_fu_24120_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14370 | assign zext_ln1065_765_fu_24126_p1 = xor_ln1065_1561_fu_24120_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14372:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1563_fu_24136_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14372 | assign zext_ln1065_766_fu_24142_p1 = xor_ln1065_1563_fu_24136_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14374:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1565_fu_24152_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14374 | assign zext_ln1065_767_fu_24158_p1 = xor_ln1065_1565_fu_24152_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14376:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_155_fu_4780_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14376 | assign zext_ln1065_76_fu_4786_p1 = xor_ln1065_155_fu_4780_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14378:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_157_fu_4796_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14378 | assign zext_ln1065_77_fu_4802_p1 = xor_ln1065_157_fu_4796_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14380:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_159_fu_4812_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14380 | assign zext_ln1065_78_fu_4818_p1 = xor_ln1065_159_fu_4812_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14382:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_161_fu_4828_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14382 | assign zext_ln1065_79_fu_4834_p1 = xor_ln1065_161_fu_4828_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14384:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_15_fu_2754_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14384 | assign zext_ln1065_7_fu_2760_p1 = xor_ln1065_15_fu_2754_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14386:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_163_fu_4844_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14386 | assign zext_ln1065_80_fu_4850_p1 = xor_ln1065_163_fu_4844_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14388:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_165_fu_4860_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14388 | assign zext_ln1065_81_fu_4866_p1 = xor_ln1065_165_fu_4860_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14390:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_167_fu_4876_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14390 | assign zext_ln1065_82_fu_4882_p1 = xor_ln1065_167_fu_4876_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14392:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_169_fu_4892_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14392 | assign zext_ln1065_83_fu_4898_p1 = xor_ln1065_169_fu_4892_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14394:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_171_fu_4908_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14394 | assign zext_ln1065_84_fu_4914_p1 = xor_ln1065_171_fu_4908_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14396:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_173_fu_4924_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14396 | assign zext_ln1065_85_fu_4930_p1 = xor_ln1065_173_fu_4924_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14398:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_175_fu_4940_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14398 | assign zext_ln1065_86_fu_4946_p1 = xor_ln1065_175_fu_4940_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14400:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_177_fu_4956_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14400 | assign zext_ln1065_87_fu_4962_p1 = xor_ln1065_177_fu_4956_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14402:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_179_fu_4972_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14402 | assign zext_ln1065_88_fu_4978_p1 = xor_ln1065_179_fu_4972_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14404:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_181_fu_4988_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14404 | assign zext_ln1065_89_fu_4994_p1 = xor_ln1065_181_fu_4988_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14406:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_17_fu_2778_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14406 | assign zext_ln1065_8_fu_2784_p1 = xor_ln1065_17_fu_2778_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14408:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_183_fu_5004_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14408 | assign zext_ln1065_90_fu_5010_p1 = xor_ln1065_183_fu_5004_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14410:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_185_fu_5020_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14410 | assign zext_ln1065_91_fu_5026_p1 = xor_ln1065_185_fu_5020_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14412:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_187_fu_5036_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14412 | assign zext_ln1065_92_fu_5042_p1 = xor_ln1065_187_fu_5036_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14414:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_189_fu_5052_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14414 | assign zext_ln1065_93_fu_5058_p1 = xor_ln1065_189_fu_5052_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14416:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_191_fu_5068_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14416 | assign zext_ln1065_94_fu_5074_p1 = xor_ln1065_191_fu_5068_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14418:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_193_fu_5084_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14418 | assign zext_ln1065_95_fu_5090_p1 = xor_ln1065_193_fu_5084_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14420:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_197_fu_5694_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14420 | assign zext_ln1065_96_fu_5700_p1 = xor_ln1065_197_fu_5694_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14422:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_199_fu_5710_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14422 | assign zext_ln1065_97_fu_5716_p1 = xor_ln1065_199_fu_5710_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14424:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_201_fu_5726_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14424 | assign zext_ln1065_98_fu_5732_p1 = xor_ln1065_201_fu_5726_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14426:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_203_fu_5742_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14426 | assign zext_ln1065_99_fu_5748_p1 = xor_ln1065_203_fu_5742_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14428:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_19_fu_2802_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14428 | assign zext_ln1065_9_fu_2808_p1 = xor_ln1065_19_fu_2802_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14430:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1_fu_2586_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14430 | assign zext_ln1065_fu_2592_p1 = xor_ln1065_1_fu_2586_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14432:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_165_reg_28885' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14432 | assign zext_ln886_100_fu_24928_p1 = add_ln886_165_reg_28885;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14434:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_166_reg_28890' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14434 | assign zext_ln886_101_fu_24931_p1 = add_ln886_166_reg_28890;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14436:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_168_fu_24940_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14436 | assign zext_ln886_102_fu_24946_p1 = add_ln886_168_fu_24940_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14438:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_169_reg_30094' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14438 | assign zext_ln886_103_fu_27273_p1 = add_ln886_169_reg_30094;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14440:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_172_reg_28895' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14440 | assign zext_ln886_104_fu_24956_p1 = add_ln886_172_reg_28895;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14442:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_174_reg_28900' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14442 | assign zext_ln886_105_fu_24959_p1 = add_ln886_174_reg_28900;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14444:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_175_fu_24962_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14444 | assign zext_ln886_106_fu_24968_p1 = add_ln886_175_fu_24962_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14446:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_177_reg_28905' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14446 | assign zext_ln886_107_fu_24972_p1 = add_ln886_177_reg_28905;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14448:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_179_reg_28910' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14448 | assign zext_ln886_108_fu_24975_p1 = add_ln886_179_reg_28910;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14450:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_180_fu_24978_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14450 | assign zext_ln886_109_fu_24984_p1 = add_ln886_180_fu_24978_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14452:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_18_reg_28615' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14452 | assign zext_ln886_10_fu_24454_p1 = add_ln886_18_reg_28615;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14454:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_181_fu_24988_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14454 | assign zext_ln886_110_fu_24994_p1 = add_ln886_181_fu_24988_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14456:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_183_reg_28915' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14456 | assign zext_ln886_111_fu_24998_p1 = add_ln886_183_reg_28915;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14458:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_185_reg_28920' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14458 | assign zext_ln886_112_fu_25001_p1 = add_ln886_185_reg_28920;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14460:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_186_fu_25004_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14460 | assign zext_ln886_113_fu_25010_p1 = add_ln886_186_fu_25004_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14462:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_188_reg_28925' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14462 | assign zext_ln886_114_fu_25014_p1 = add_ln886_188_reg_28925;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14464:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_189_reg_28930' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14464 | assign zext_ln886_115_fu_25017_p1 = add_ln886_189_reg_28930;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14466:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_190_reg_28935' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14466 | assign zext_ln886_116_fu_25020_p1 = add_ln886_190_reg_28935;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14468:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_192_fu_25029_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14468 | assign zext_ln886_117_fu_25035_p1 = add_ln886_192_fu_25029_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14470:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_193_fu_25039_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14470 | assign zext_ln886_118_fu_25045_p1 = add_ln886_193_fu_25039_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14472:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_194_reg_30099' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14472 | assign zext_ln886_119_fu_27282_p1 = add_ln886_194_reg_30099;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14474:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_19_reg_28620' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14474 | assign zext_ln886_11_fu_24457_p1 = add_ln886_19_reg_28620;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14476:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_489_fu_9186_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14476 | assign zext_ln886_120_fu_9192_p1 = xor_ln1065_489_fu_9186_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14478:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_196_reg_28940_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14478 | assign zext_ln886_121_fu_27291_p1 = add_ln886_196_reg_28940_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14480:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_199_reg_28945_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14480 | assign zext_ln886_122_fu_27300_p1 = add_ln886_199_reg_28945_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14482:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_202_reg_28950' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14482 | assign zext_ln886_123_fu_25055_p1 = add_ln886_202_reg_28950;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14484:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_204_reg_28955' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14484 | assign zext_ln886_124_fu_25058_p1 = add_ln886_204_reg_28955;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14486:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_205_reg_30104' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14486 | assign zext_ln886_125_fu_27309_p1 = add_ln886_205_reg_30104;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14488:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_208_reg_28960' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14488 | assign zext_ln886_126_fu_25067_p1 = add_ln886_208_reg_28960;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14490:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_210_reg_28965' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14490 | assign zext_ln886_127_fu_25070_p1 = add_ln886_210_reg_28965;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14492:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_211_fu_25073_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14492 | assign zext_ln886_128_fu_25079_p1 = add_ln886_211_fu_25073_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14494:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_213_reg_28970' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14494 | assign zext_ln886_129_fu_25083_p1 = add_ln886_213_reg_28970;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14496:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_21_fu_24466_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14496 | assign zext_ln886_12_fu_24472_p1 = add_ln886_21_fu_24466_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14498:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_214_reg_28975' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14498 | assign zext_ln886_130_fu_25086_p1 = add_ln886_214_reg_28975;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14500:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_215_reg_28980' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14500 | assign zext_ln886_131_fu_25089_p1 = add_ln886_215_reg_28980;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14502:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_217_fu_25098_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14502 | assign zext_ln886_132_fu_25104_p1 = add_ln886_217_fu_25098_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14504:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_218_reg_30109' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14504 | assign zext_ln886_133_fu_27318_p1 = add_ln886_218_reg_30109;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14506:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_221_reg_28985' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14506 | assign zext_ln886_134_fu_25114_p1 = add_ln886_221_reg_28985;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14508:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_223_reg_28990' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14508 | assign zext_ln886_135_fu_25117_p1 = add_ln886_223_reg_28990;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14510:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_224_fu_25120_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14510 | assign zext_ln886_136_fu_25126_p1 = add_ln886_224_fu_25120_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14512:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_226_reg_28995' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14512 | assign zext_ln886_137_fu_25130_p1 = add_ln886_226_reg_28995;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14514:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_228_reg_29000' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14514 | assign zext_ln886_138_fu_25133_p1 = add_ln886_228_reg_29000;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14516:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_229_fu_25136_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14516 | assign zext_ln886_139_fu_25142_p1 = add_ln886_229_fu_25136_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14518:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_22_reg_30049' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14518 | assign zext_ln886_13_fu_27138_p1 = add_ln886_22_reg_30049;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14520:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_230_fu_25146_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14520 | assign zext_ln886_140_fu_25152_p1 = add_ln886_230_fu_25146_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14522:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_232_reg_29005' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14522 | assign zext_ln886_141_fu_25156_p1 = add_ln886_232_reg_29005;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14524:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_234_reg_29010' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14524 | assign zext_ln886_142_fu_25159_p1 = add_ln886_234_reg_29010;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14526:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_235_fu_25162_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14526 | assign zext_ln886_143_fu_25168_p1 = add_ln886_235_fu_25162_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14528:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_237_reg_29015' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14528 | assign zext_ln886_144_fu_25172_p1 = add_ln886_237_reg_29015;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14530:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_238_reg_29020' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14530 | assign zext_ln886_145_fu_25175_p1 = add_ln886_238_reg_29020;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14532:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_239_reg_29025' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14532 | assign zext_ln886_146_fu_25178_p1 = add_ln886_239_reg_29025;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14534:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_241_fu_25187_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14534 | assign zext_ln886_147_fu_25193_p1 = add_ln886_241_fu_25187_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14536:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_242_fu_25197_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14536 | assign zext_ln886_148_fu_25203_p1 = add_ln886_242_fu_25197_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14538:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_243_reg_30114' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14538 | assign zext_ln886_149_fu_27327_p1 = add_ln886_243_reg_30114;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14540:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_25_reg_28625' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14540 | assign zext_ln886_14_fu_24482_p1 = add_ln886_25_reg_28625;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14542:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_587_fu_10548_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14542 | assign zext_ln886_150_fu_10554_p1 = xor_ln1065_587_fu_10548_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14544:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_245_reg_29030_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14544 | assign zext_ln886_151_fu_27336_p1 = add_ln886_245_reg_29030_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14546:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_248_reg_29035_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14546 | assign zext_ln886_152_fu_27345_p1 = add_ln886_248_reg_29035_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14548:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_251_reg_29040' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14548 | assign zext_ln886_153_fu_25213_p1 = add_ln886_251_reg_29040;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14550:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_253_reg_29045' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14550 | assign zext_ln886_154_fu_25216_p1 = add_ln886_253_reg_29045;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14552:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_254_reg_30119' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14552 | assign zext_ln886_155_fu_27354_p1 = add_ln886_254_reg_30119;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14554:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_257_reg_29050' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14554 | assign zext_ln886_156_fu_25225_p1 = add_ln886_257_reg_29050;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14556:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_259_reg_29055' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14556 | assign zext_ln886_157_fu_25228_p1 = add_ln886_259_reg_29055;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14558:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_260_fu_25231_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14558 | assign zext_ln886_158_fu_25237_p1 = add_ln886_260_fu_25231_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14560:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_262_reg_29060' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14560 | assign zext_ln886_159_fu_25241_p1 = add_ln886_262_reg_29060;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14562:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_27_reg_28630' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14562 | assign zext_ln886_15_fu_24485_p1 = add_ln886_27_reg_28630;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14564:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_263_reg_29065' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14564 | assign zext_ln886_160_fu_25244_p1 = add_ln886_263_reg_29065;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14566:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_264_reg_29070' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14566 | assign zext_ln886_161_fu_25247_p1 = add_ln886_264_reg_29070;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14568:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_266_fu_25256_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14568 | assign zext_ln886_162_fu_25262_p1 = add_ln886_266_fu_25256_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14570:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_267_reg_30124' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14570 | assign zext_ln886_163_fu_27363_p1 = add_ln886_267_reg_30124;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14572:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_270_reg_29075' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14572 | assign zext_ln886_164_fu_25272_p1 = add_ln886_270_reg_29075;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14574:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_272_reg_29080' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14574 | assign zext_ln886_165_fu_25275_p1 = add_ln886_272_reg_29080;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14576:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_273_fu_25278_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14576 | assign zext_ln886_166_fu_25284_p1 = add_ln886_273_fu_25278_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14578:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_275_reg_29085' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14578 | assign zext_ln886_167_fu_25288_p1 = add_ln886_275_reg_29085;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14580:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_277_reg_29090' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14580 | assign zext_ln886_168_fu_25291_p1 = add_ln886_277_reg_29090;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14582:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_278_fu_25294_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14582 | assign zext_ln886_169_fu_25300_p1 = add_ln886_278_fu_25294_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14584:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_28_fu_24488_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14584 | assign zext_ln886_16_fu_24494_p1 = add_ln886_28_fu_24488_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14586:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_279_fu_25304_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14586 | assign zext_ln886_170_fu_25310_p1 = add_ln886_279_fu_25304_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14588:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_281_reg_29095' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14588 | assign zext_ln886_171_fu_25314_p1 = add_ln886_281_reg_29095;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14590:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_283_reg_29100' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14590 | assign zext_ln886_172_fu_25317_p1 = add_ln886_283_reg_29100;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14592:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_284_fu_25320_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14592 | assign zext_ln886_173_fu_25326_p1 = add_ln886_284_fu_25320_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14594:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_286_reg_29105' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14594 | assign zext_ln886_174_fu_25330_p1 = add_ln886_286_reg_29105;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14596:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_287_reg_29110' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14596 | assign zext_ln886_175_fu_25333_p1 = add_ln886_287_reg_29110;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14598:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_288_reg_29115' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14598 | assign zext_ln886_176_fu_25336_p1 = add_ln886_288_reg_29115;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14600:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_290_fu_25345_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14600 | assign zext_ln886_177_fu_25351_p1 = add_ln886_290_fu_25345_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14602:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_291_fu_25355_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14602 | assign zext_ln886_178_fu_25361_p1 = add_ln886_291_fu_25355_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14604:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_292_reg_30129' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14604 | assign zext_ln886_179_fu_27372_p1 = add_ln886_292_reg_30129;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14606:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_30_reg_28635' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14606 | assign zext_ln886_17_fu_24498_p1 = add_ln886_30_reg_28635;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14608:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_685_fu_11910_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14608 | assign zext_ln886_180_fu_11916_p1 = xor_ln1065_685_fu_11910_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14610:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_294_reg_29120_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14610 | assign zext_ln886_181_fu_27381_p1 = add_ln886_294_reg_29120_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14612:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_297_reg_29125_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14612 | assign zext_ln886_182_fu_27390_p1 = add_ln886_297_reg_29125_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14614:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_300_reg_29130' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14614 | assign zext_ln886_183_fu_25371_p1 = add_ln886_300_reg_29130;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14616:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_302_reg_29135' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14616 | assign zext_ln886_184_fu_25374_p1 = add_ln886_302_reg_29135;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14618:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_303_reg_30134' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14618 | assign zext_ln886_185_fu_27399_p1 = add_ln886_303_reg_30134;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14620:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_306_reg_29140' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14620 | assign zext_ln886_186_fu_25383_p1 = add_ln886_306_reg_29140;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14622:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_308_reg_29145' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14622 | assign zext_ln886_187_fu_25386_p1 = add_ln886_308_reg_29145;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14624:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_309_fu_25389_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14624 | assign zext_ln886_188_fu_25395_p1 = add_ln886_309_fu_25389_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14626:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_311_reg_29150' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14626 | assign zext_ln886_189_fu_25399_p1 = add_ln886_311_reg_29150;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14628:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_32_reg_28640' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14628 | assign zext_ln886_18_fu_24501_p1 = add_ln886_32_reg_28640;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14630:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_312_reg_29155' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14630 | assign zext_ln886_190_fu_25402_p1 = add_ln886_312_reg_29155;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14632:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_313_reg_29160' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14632 | assign zext_ln886_191_fu_25405_p1 = add_ln886_313_reg_29160;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14634:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_315_fu_25414_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14634 | assign zext_ln886_192_fu_25420_p1 = add_ln886_315_fu_25414_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14636:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_316_reg_30139' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14636 | assign zext_ln886_193_fu_27408_p1 = add_ln886_316_reg_30139;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14638:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_319_reg_29165' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14638 | assign zext_ln886_194_fu_25430_p1 = add_ln886_319_reg_29165;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14640:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_321_reg_29170' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14640 | assign zext_ln886_195_fu_25433_p1 = add_ln886_321_reg_29170;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14642:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_322_fu_25436_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14642 | assign zext_ln886_196_fu_25442_p1 = add_ln886_322_fu_25436_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14644:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_324_reg_29175' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14644 | assign zext_ln886_197_fu_25446_p1 = add_ln886_324_reg_29175;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14646:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_326_reg_29180' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14646 | assign zext_ln886_198_fu_25449_p1 = add_ln886_326_reg_29180;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14648:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_327_fu_25452_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14648 | assign zext_ln886_199_fu_25458_p1 = add_ln886_327_fu_25452_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14650:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_33_fu_24504_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14650 | assign zext_ln886_19_fu_24510_p1 = add_ln886_33_fu_24504_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14652:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_reg_28580_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14652 | assign zext_ln886_1_fu_27111_p1 = add_ln886_reg_28580_pp0_iter1_reg;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14654:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_328_fu_25462_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14654 | assign zext_ln886_200_fu_25468_p1 = add_ln886_328_fu_25462_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14656:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_330_reg_29185' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14656 | assign zext_ln886_201_fu_25472_p1 = add_ln886_330_reg_29185;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14658:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_332_reg_29190' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14658 | assign zext_ln886_202_fu_25475_p1 = add_ln886_332_reg_29190;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14660:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_333_fu_25478_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14660 | assign zext_ln886_203_fu_25484_p1 = add_ln886_333_fu_25478_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14662:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_335_reg_29195' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14662 | assign zext_ln886_204_fu_25488_p1 = add_ln886_335_reg_29195;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14664:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_336_reg_29200' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14664 | assign zext_ln886_205_fu_25491_p1 = add_ln886_336_reg_29200;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14666:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_337_reg_29205' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14666 | assign zext_ln886_206_fu_25494_p1 = add_ln886_337_reg_29205;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14668:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_339_fu_25503_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14668 | assign zext_ln886_207_fu_25509_p1 = add_ln886_339_fu_25503_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14670:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_340_fu_25513_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14670 | assign zext_ln886_208_fu_25519_p1 = add_ln886_340_fu_25513_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14672:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_341_reg_30144' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14672 | assign zext_ln886_209_fu_27417_p1 = add_ln886_341_reg_30144;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14674:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_34_fu_24514_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14674 | assign zext_ln886_20_fu_24520_p1 = add_ln886_34_fu_24514_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14676:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_783_fu_13272_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14676 | assign zext_ln886_210_fu_13278_p1 = xor_ln1065_783_fu_13272_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14678:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_343_reg_29210_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14678 | assign zext_ln886_211_fu_27426_p1 = add_ln886_343_reg_29210_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14680:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_346_reg_29215_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14680 | assign zext_ln886_212_fu_27435_p1 = add_ln886_346_reg_29215_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14682:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_349_reg_29220' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14682 | assign zext_ln886_213_fu_25529_p1 = add_ln886_349_reg_29220;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14684:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_351_reg_29225' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14684 | assign zext_ln886_214_fu_25532_p1 = add_ln886_351_reg_29225;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14686:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_352_reg_30149' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14686 | assign zext_ln886_215_fu_27444_p1 = add_ln886_352_reg_30149;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14688:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_355_reg_29230' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14688 | assign zext_ln886_216_fu_25541_p1 = add_ln886_355_reg_29230;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14690:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_357_reg_29235' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14690 | assign zext_ln886_217_fu_25544_p1 = add_ln886_357_reg_29235;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14692:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_358_fu_25547_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14692 | assign zext_ln886_218_fu_25553_p1 = add_ln886_358_fu_25547_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14694:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_360_reg_29240' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14694 | assign zext_ln886_219_fu_25557_p1 = add_ln886_360_reg_29240;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14696:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_36_reg_28645' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14696 | assign zext_ln886_21_fu_24524_p1 = add_ln886_36_reg_28645;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14698:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_361_reg_29245' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14698 | assign zext_ln886_220_fu_25560_p1 = add_ln886_361_reg_29245;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14700:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_362_reg_29250' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14700 | assign zext_ln886_221_fu_25563_p1 = add_ln886_362_reg_29250;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14702:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_364_fu_25572_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14702 | assign zext_ln886_222_fu_25578_p1 = add_ln886_364_fu_25572_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14704:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_365_reg_30154' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14704 | assign zext_ln886_223_fu_27453_p1 = add_ln886_365_reg_30154;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14706:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_368_reg_29255' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14706 | assign zext_ln886_224_fu_25588_p1 = add_ln886_368_reg_29255;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14708:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_370_reg_29260' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14708 | assign zext_ln886_225_fu_25591_p1 = add_ln886_370_reg_29260;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14710:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_371_fu_25594_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14710 | assign zext_ln886_226_fu_25600_p1 = add_ln886_371_fu_25594_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14712:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_373_reg_29265' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14712 | assign zext_ln886_227_fu_25604_p1 = add_ln886_373_reg_29265;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14714:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_375_reg_29270' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14714 | assign zext_ln886_228_fu_25607_p1 = add_ln886_375_reg_29270;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14716:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_376_fu_25610_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14716 | assign zext_ln886_229_fu_25616_p1 = add_ln886_376_fu_25610_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14718:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_38_reg_28650' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14718 | assign zext_ln886_22_fu_24527_p1 = add_ln886_38_reg_28650;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14720:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_377_fu_25620_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14720 | assign zext_ln886_230_fu_25626_p1 = add_ln886_377_fu_25620_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14722:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_379_reg_29275' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14722 | assign zext_ln886_231_fu_25630_p1 = add_ln886_379_reg_29275;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14724:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_381_reg_29280' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14724 | assign zext_ln886_232_fu_25633_p1 = add_ln886_381_reg_29280;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14726:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_382_fu_25636_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14726 | assign zext_ln886_233_fu_25642_p1 = add_ln886_382_fu_25636_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14728:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_384_reg_29285' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14728 | assign zext_ln886_234_fu_25646_p1 = add_ln886_384_reg_29285;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14730:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_385_reg_29290' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14730 | assign zext_ln886_235_fu_25649_p1 = add_ln886_385_reg_29290;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14732:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_386_reg_29295' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14732 | assign zext_ln886_236_fu_25652_p1 = add_ln886_386_reg_29295;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14734:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_388_fu_25661_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14734 | assign zext_ln886_237_fu_25667_p1 = add_ln886_388_fu_25661_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14736:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_389_fu_25671_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14736 | assign zext_ln886_238_fu_25677_p1 = add_ln886_389_fu_25671_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14738:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_390_reg_30159' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14738 | assign zext_ln886_239_fu_27462_p1 = add_ln886_390_reg_30159;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14740:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_39_fu_24530_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14740 | assign zext_ln886_23_fu_24536_p1 = add_ln886_39_fu_24530_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14742:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_881_fu_14634_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14742 | assign zext_ln886_240_fu_14640_p1 = xor_ln1065_881_fu_14634_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14744:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_392_reg_29300_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14744 | assign zext_ln886_241_fu_27471_p1 = add_ln886_392_reg_29300_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14746:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_395_reg_29305_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14746 | assign zext_ln886_242_fu_27480_p1 = add_ln886_395_reg_29305_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14748:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_398_reg_29310' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14748 | assign zext_ln886_243_fu_25687_p1 = add_ln886_398_reg_29310;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14750:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_400_reg_29315' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14750 | assign zext_ln886_244_fu_25690_p1 = add_ln886_400_reg_29315;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14752:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_401_reg_30164' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14752 | assign zext_ln886_245_fu_27489_p1 = add_ln886_401_reg_30164;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14754:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_404_reg_29320' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14754 | assign zext_ln886_246_fu_25699_p1 = add_ln886_404_reg_29320;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14756:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_406_reg_29325' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14756 | assign zext_ln886_247_fu_25702_p1 = add_ln886_406_reg_29325;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14758:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_407_fu_25705_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14758 | assign zext_ln886_248_fu_25711_p1 = add_ln886_407_fu_25705_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14760:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_409_reg_29330' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14760 | assign zext_ln886_249_fu_25715_p1 = add_ln886_409_reg_29330;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14762:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_41_reg_28655' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14762 | assign zext_ln886_24_fu_24540_p1 = add_ln886_41_reg_28655;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14764:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_410_reg_29335' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14764 | assign zext_ln886_250_fu_25718_p1 = add_ln886_410_reg_29335;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14766:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_411_reg_29340' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14766 | assign zext_ln886_251_fu_25721_p1 = add_ln886_411_reg_29340;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14768:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_413_fu_25730_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14768 | assign zext_ln886_252_fu_25736_p1 = add_ln886_413_fu_25730_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14770:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_414_reg_30169' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14770 | assign zext_ln886_253_fu_27498_p1 = add_ln886_414_reg_30169;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14772:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_417_reg_29345' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14772 | assign zext_ln886_254_fu_25746_p1 = add_ln886_417_reg_29345;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14774:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_419_reg_29350' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14774 | assign zext_ln886_255_fu_25749_p1 = add_ln886_419_reg_29350;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14776:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_420_fu_25752_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14776 | assign zext_ln886_256_fu_25758_p1 = add_ln886_420_fu_25752_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14778:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_422_reg_29355' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14778 | assign zext_ln886_257_fu_25762_p1 = add_ln886_422_reg_29355;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14780:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_424_reg_29360' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14780 | assign zext_ln886_258_fu_25765_p1 = add_ln886_424_reg_29360;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14782:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_425_fu_25768_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14782 | assign zext_ln886_259_fu_25774_p1 = add_ln886_425_fu_25768_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14784:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_42_reg_28660' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14784 | assign zext_ln886_25_fu_24543_p1 = add_ln886_42_reg_28660;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14786:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_426_fu_25778_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14786 | assign zext_ln886_260_fu_25784_p1 = add_ln886_426_fu_25778_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14788:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_428_reg_29365' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14788 | assign zext_ln886_261_fu_25788_p1 = add_ln886_428_reg_29365;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14790:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_430_reg_29370' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14790 | assign zext_ln886_262_fu_25791_p1 = add_ln886_430_reg_29370;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14792:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_431_fu_25794_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14792 | assign zext_ln886_263_fu_25800_p1 = add_ln886_431_fu_25794_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14794:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_433_reg_29375' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14794 | assign zext_ln886_264_fu_25804_p1 = add_ln886_433_reg_29375;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14796:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_434_reg_29380' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14796 | assign zext_ln886_265_fu_25807_p1 = add_ln886_434_reg_29380;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14798:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_435_reg_29385' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14798 | assign zext_ln886_266_fu_25810_p1 = add_ln886_435_reg_29385;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14800:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_437_fu_25819_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14800 | assign zext_ln886_267_fu_25825_p1 = add_ln886_437_fu_25819_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14802:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_438_fu_25829_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14802 | assign zext_ln886_268_fu_25835_p1 = add_ln886_438_fu_25829_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14804:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_439_reg_30174' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14804 | assign zext_ln886_269_fu_27507_p1 = add_ln886_439_reg_30174;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14806:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_43_reg_28665' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14806 | assign zext_ln886_26_fu_24546_p1 = add_ln886_43_reg_28665;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14808:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_979_fu_15996_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14808 | assign zext_ln886_270_fu_16002_p1 = xor_ln1065_979_fu_15996_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14810:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_441_reg_29390_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14810 | assign zext_ln886_271_fu_27516_p1 = add_ln886_441_reg_29390_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14812:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_444_reg_29395_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14812 | assign zext_ln886_272_fu_27525_p1 = add_ln886_444_reg_29395_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14814:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_447_reg_29400' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14814 | assign zext_ln886_273_fu_25845_p1 = add_ln886_447_reg_29400;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14816:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_449_reg_29405' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14816 | assign zext_ln886_274_fu_25848_p1 = add_ln886_449_reg_29405;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14818:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_450_reg_30179' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14818 | assign zext_ln886_275_fu_27534_p1 = add_ln886_450_reg_30179;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14820:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_453_reg_29410' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14820 | assign zext_ln886_276_fu_25857_p1 = add_ln886_453_reg_29410;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14822:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_455_reg_29415' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14822 | assign zext_ln886_277_fu_25860_p1 = add_ln886_455_reg_29415;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14824:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_456_fu_25863_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14824 | assign zext_ln886_278_fu_25869_p1 = add_ln886_456_fu_25863_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14826:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_458_reg_29420' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14826 | assign zext_ln886_279_fu_25873_p1 = add_ln886_458_reg_29420;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14828:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_45_fu_24555_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14828 | assign zext_ln886_27_fu_24561_p1 = add_ln886_45_fu_24555_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14830:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_459_reg_29425' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14830 | assign zext_ln886_280_fu_25876_p1 = add_ln886_459_reg_29425;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14832:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_460_reg_29430' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14832 | assign zext_ln886_281_fu_25879_p1 = add_ln886_460_reg_29430;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14834:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_462_fu_25888_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14834 | assign zext_ln886_282_fu_25894_p1 = add_ln886_462_fu_25888_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14836:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_463_reg_30184' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14836 | assign zext_ln886_283_fu_27543_p1 = add_ln886_463_reg_30184;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14838:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_466_reg_29435' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14838 | assign zext_ln886_284_fu_25904_p1 = add_ln886_466_reg_29435;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14840:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_468_reg_29440' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14840 | assign zext_ln886_285_fu_25907_p1 = add_ln886_468_reg_29440;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14842:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_469_fu_25910_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14842 | assign zext_ln886_286_fu_25916_p1 = add_ln886_469_fu_25910_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14844:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_471_reg_29445' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14844 | assign zext_ln886_287_fu_25920_p1 = add_ln886_471_reg_29445;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14846:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_473_reg_29450' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14846 | assign zext_ln886_288_fu_25923_p1 = add_ln886_473_reg_29450;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14848:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_474_fu_25926_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14848 | assign zext_ln886_289_fu_25932_p1 = add_ln886_474_fu_25926_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14850:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_46_fu_24565_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14850 | assign zext_ln886_28_fu_24571_p1 = add_ln886_46_fu_24565_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14852:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_475_fu_25936_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14852 | assign zext_ln886_290_fu_25942_p1 = add_ln886_475_fu_25936_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14854:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_477_reg_29455' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14854 | assign zext_ln886_291_fu_25946_p1 = add_ln886_477_reg_29455;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14856:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_479_reg_29460' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14856 | assign zext_ln886_292_fu_25949_p1 = add_ln886_479_reg_29460;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14858:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_480_fu_25952_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14858 | assign zext_ln886_293_fu_25958_p1 = add_ln886_480_fu_25952_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14860:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_482_reg_29465' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14860 | assign zext_ln886_294_fu_25962_p1 = add_ln886_482_reg_29465;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14862:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_483_reg_29470' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14862 | assign zext_ln886_295_fu_25965_p1 = add_ln886_483_reg_29470;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14864:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_484_reg_29475' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14864 | assign zext_ln886_296_fu_25968_p1 = add_ln886_484_reg_29475;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14866:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_486_fu_25977_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14866 | assign zext_ln886_297_fu_25983_p1 = add_ln886_486_fu_25977_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14868:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_487_fu_25987_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14868 | assign zext_ln886_298_fu_25993_p1 = add_ln886_487_fu_25987_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14870:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_488_reg_30189' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14870 | assign zext_ln886_299_fu_27552_p1 = add_ln886_488_reg_30189;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14872:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_47_reg_30054' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14872 | assign zext_ln886_29_fu_27147_p1 = add_ln886_47_reg_30054;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14874:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_3_reg_28585_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14874 | assign zext_ln886_2_fu_27120_p1 = add_ln886_3_reg_28585_pp0_iter1_reg;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14876:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1077_fu_17358_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14876 | assign zext_ln886_300_fu_17364_p1 = xor_ln1065_1077_fu_17358_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14878:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_490_reg_29480_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14878 | assign zext_ln886_301_fu_27561_p1 = add_ln886_490_reg_29480_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14880:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_493_reg_29485_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14880 | assign zext_ln886_302_fu_27570_p1 = add_ln886_493_reg_29485_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14882:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_496_reg_29490' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14882 | assign zext_ln886_303_fu_26003_p1 = add_ln886_496_reg_29490;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14884:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_498_reg_29495' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14884 | assign zext_ln886_304_fu_26006_p1 = add_ln886_498_reg_29495;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14886:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_499_reg_30194' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14886 | assign zext_ln886_305_fu_27579_p1 = add_ln886_499_reg_30194;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14888:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_502_reg_29500' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14888 | assign zext_ln886_306_fu_26015_p1 = add_ln886_502_reg_29500;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14890:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_504_reg_29505' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14890 | assign zext_ln886_307_fu_26018_p1 = add_ln886_504_reg_29505;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14892:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_505_fu_26021_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14892 | assign zext_ln886_308_fu_26027_p1 = add_ln886_505_fu_26021_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14894:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_507_reg_29510' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14894 | assign zext_ln886_309_fu_26031_p1 = add_ln886_507_reg_29510;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14896:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_195_fu_5100_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14896 | assign zext_ln886_30_fu_5106_p1 = xor_ln1065_195_fu_5100_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14898:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_508_reg_29515' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14898 | assign zext_ln886_310_fu_26034_p1 = add_ln886_508_reg_29515;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14900:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_509_reg_29520' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14900 | assign zext_ln886_311_fu_26037_p1 = add_ln886_509_reg_29520;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14902:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_511_fu_26046_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14902 | assign zext_ln886_312_fu_26052_p1 = add_ln886_511_fu_26046_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14904:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_512_reg_30199' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14904 | assign zext_ln886_313_fu_27588_p1 = add_ln886_512_reg_30199;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14906:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_515_reg_29525' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14906 | assign zext_ln886_314_fu_26062_p1 = add_ln886_515_reg_29525;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14908:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_517_reg_29530' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14908 | assign zext_ln886_315_fu_26065_p1 = add_ln886_517_reg_29530;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14910:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_518_fu_26068_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14910 | assign zext_ln886_316_fu_26074_p1 = add_ln886_518_fu_26068_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14912:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_520_reg_29535' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14912 | assign zext_ln886_317_fu_26078_p1 = add_ln886_520_reg_29535;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14914:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_522_reg_29540' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14914 | assign zext_ln886_318_fu_26081_p1 = add_ln886_522_reg_29540;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14916:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_523_fu_26084_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14916 | assign zext_ln886_319_fu_26090_p1 = add_ln886_523_fu_26084_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14918:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_49_reg_28670_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14918 | assign zext_ln886_31_fu_27156_p1 = add_ln886_49_reg_28670_pp0_iter1_reg;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14920:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_524_fu_26094_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14920 | assign zext_ln886_320_fu_26100_p1 = add_ln886_524_fu_26094_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14922:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_526_reg_29545' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14922 | assign zext_ln886_321_fu_26104_p1 = add_ln886_526_reg_29545;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14924:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_528_reg_29550' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14924 | assign zext_ln886_322_fu_26107_p1 = add_ln886_528_reg_29550;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14926:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_529_fu_26110_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14926 | assign zext_ln886_323_fu_26116_p1 = add_ln886_529_fu_26110_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14928:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_531_reg_29555' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14928 | assign zext_ln886_324_fu_26120_p1 = add_ln886_531_reg_29555;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14930:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_532_reg_29560' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14930 | assign zext_ln886_325_fu_26123_p1 = add_ln886_532_reg_29560;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14932:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_533_reg_29565' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14932 | assign zext_ln886_326_fu_26126_p1 = add_ln886_533_reg_29565;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14934:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_535_fu_26135_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14934 | assign zext_ln886_327_fu_26141_p1 = add_ln886_535_fu_26135_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14936:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_536_fu_26145_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14936 | assign zext_ln886_328_fu_26151_p1 = add_ln886_536_fu_26145_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14938:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_537_reg_30204' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14938 | assign zext_ln886_329_fu_27597_p1 = add_ln886_537_reg_30204;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14940:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_52_reg_28675_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14940 | assign zext_ln886_32_fu_27165_p1 = add_ln886_52_reg_28675_pp0_iter1_reg;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14942:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1175_fu_18720_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14942 | assign zext_ln886_330_fu_18726_p1 = xor_ln1065_1175_fu_18720_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14944:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_539_reg_29570_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14944 | assign zext_ln886_331_fu_27606_p1 = add_ln886_539_reg_29570_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14946:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_542_reg_29575_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14946 | assign zext_ln886_332_fu_27615_p1 = add_ln886_542_reg_29575_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14948:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_545_reg_29580' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14948 | assign zext_ln886_333_fu_26161_p1 = add_ln886_545_reg_29580;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14950:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_547_reg_29585' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14950 | assign zext_ln886_334_fu_26164_p1 = add_ln886_547_reg_29585;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14952:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_548_reg_30209' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14952 | assign zext_ln886_335_fu_27624_p1 = add_ln886_548_reg_30209;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14954:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_551_reg_29590' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14954 | assign zext_ln886_336_fu_26173_p1 = add_ln886_551_reg_29590;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14956:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_553_reg_29595' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14956 | assign zext_ln886_337_fu_26176_p1 = add_ln886_553_reg_29595;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14958:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_554_fu_26179_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14958 | assign zext_ln886_338_fu_26185_p1 = add_ln886_554_fu_26179_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14960:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_556_reg_29600' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14960 | assign zext_ln886_339_fu_26189_p1 = add_ln886_556_reg_29600;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14962:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_55_reg_28680' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14962 | assign zext_ln886_33_fu_24581_p1 = add_ln886_55_reg_28680;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14964:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_557_reg_29605' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14964 | assign zext_ln886_340_fu_26192_p1 = add_ln886_557_reg_29605;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14966:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_558_reg_29610' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14966 | assign zext_ln886_341_fu_26195_p1 = add_ln886_558_reg_29610;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14968:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_560_fu_26204_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14968 | assign zext_ln886_342_fu_26210_p1 = add_ln886_560_fu_26204_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14970:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_561_reg_30214' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14970 | assign zext_ln886_343_fu_27633_p1 = add_ln886_561_reg_30214;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14972:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_564_reg_29615' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14972 | assign zext_ln886_344_fu_26220_p1 = add_ln886_564_reg_29615;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14974:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_566_reg_29620' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14974 | assign zext_ln886_345_fu_26223_p1 = add_ln886_566_reg_29620;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14976:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_567_fu_26226_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14976 | assign zext_ln886_346_fu_26232_p1 = add_ln886_567_fu_26226_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14978:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_569_reg_29625' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14978 | assign zext_ln886_347_fu_26236_p1 = add_ln886_569_reg_29625;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14980:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_571_reg_29630' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14980 | assign zext_ln886_348_fu_26239_p1 = add_ln886_571_reg_29630;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14982:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_572_fu_26242_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14982 | assign zext_ln886_349_fu_26248_p1 = add_ln886_572_fu_26242_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14984:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_57_reg_28685' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14984 | assign zext_ln886_34_fu_24584_p1 = add_ln886_57_reg_28685;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14986:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_573_fu_26252_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14986 | assign zext_ln886_350_fu_26258_p1 = add_ln886_573_fu_26252_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14988:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_575_reg_29635' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14988 | assign zext_ln886_351_fu_26262_p1 = add_ln886_575_reg_29635;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14990:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_577_reg_29640' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14990 | assign zext_ln886_352_fu_26265_p1 = add_ln886_577_reg_29640;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14992:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_578_fu_26268_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14992 | assign zext_ln886_353_fu_26274_p1 = add_ln886_578_fu_26268_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14994:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_580_reg_29645' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14994 | assign zext_ln886_354_fu_26278_p1 = add_ln886_580_reg_29645;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14996:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_581_reg_29650' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14996 | assign zext_ln886_355_fu_26281_p1 = add_ln886_581_reg_29650;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:14998:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_582_reg_29655' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14998 | assign zext_ln886_356_fu_26284_p1 = add_ln886_582_reg_29655;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15000:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_584_fu_26293_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15000 | assign zext_ln886_357_fu_26299_p1 = add_ln886_584_fu_26293_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15002:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_585_fu_26303_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15002 | assign zext_ln886_358_fu_26309_p1 = add_ln886_585_fu_26303_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15004:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_586_reg_30219' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15004 | assign zext_ln886_359_fu_27642_p1 = add_ln886_586_reg_30219;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15006:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_58_reg_30059' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15006 | assign zext_ln886_35_fu_27174_p1 = add_ln886_58_reg_30059;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15008:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1273_fu_20082_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15008 | assign zext_ln886_360_fu_20088_p1 = xor_ln1065_1273_fu_20082_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15010:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_588_reg_29660_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15010 | assign zext_ln886_361_fu_27651_p1 = add_ln886_588_reg_29660_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15012:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_591_reg_29665_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15012 | assign zext_ln886_362_fu_27660_p1 = add_ln886_591_reg_29665_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15014:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_594_reg_29670' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15014 | assign zext_ln886_363_fu_26319_p1 = add_ln886_594_reg_29670;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15016:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_596_reg_29675' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15016 | assign zext_ln886_364_fu_26322_p1 = add_ln886_596_reg_29675;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15018:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_597_reg_30224' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15018 | assign zext_ln886_365_fu_27669_p1 = add_ln886_597_reg_30224;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15020:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_600_reg_29680' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15020 | assign zext_ln886_366_fu_26331_p1 = add_ln886_600_reg_29680;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15022:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_602_reg_29685' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15022 | assign zext_ln886_367_fu_26334_p1 = add_ln886_602_reg_29685;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15024:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_603_fu_26337_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15024 | assign zext_ln886_368_fu_26343_p1 = add_ln886_603_fu_26337_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15026:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_605_reg_29690' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15026 | assign zext_ln886_369_fu_26347_p1 = add_ln886_605_reg_29690;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15028:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_61_reg_28690' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15028 | assign zext_ln886_36_fu_24593_p1 = add_ln886_61_reg_28690;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15030:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_606_reg_29695' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15030 | assign zext_ln886_370_fu_26350_p1 = add_ln886_606_reg_29695;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15032:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_607_reg_29700' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15032 | assign zext_ln886_371_fu_26353_p1 = add_ln886_607_reg_29700;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15034:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_609_fu_26362_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15034 | assign zext_ln886_372_fu_26368_p1 = add_ln886_609_fu_26362_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15036:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_610_reg_30229' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15036 | assign zext_ln886_373_fu_27678_p1 = add_ln886_610_reg_30229;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15038:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_613_reg_29705' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15038 | assign zext_ln886_374_fu_26378_p1 = add_ln886_613_reg_29705;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15040:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_615_reg_29710' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15040 | assign zext_ln886_375_fu_26381_p1 = add_ln886_615_reg_29710;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15042:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_616_fu_26384_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15042 | assign zext_ln886_376_fu_26390_p1 = add_ln886_616_fu_26384_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15044:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_618_reg_29715' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15044 | assign zext_ln886_377_fu_26394_p1 = add_ln886_618_reg_29715;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15046:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_620_reg_29720' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15046 | assign zext_ln886_378_fu_26397_p1 = add_ln886_620_reg_29720;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15048:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_621_fu_26400_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15048 | assign zext_ln886_379_fu_26406_p1 = add_ln886_621_fu_26400_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15050:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_63_reg_28695' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15050 | assign zext_ln886_37_fu_24596_p1 = add_ln886_63_reg_28695;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15052:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_622_fu_26410_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15052 | assign zext_ln886_380_fu_26416_p1 = add_ln886_622_fu_26410_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15054:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_624_reg_29725' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15054 | assign zext_ln886_381_fu_26420_p1 = add_ln886_624_reg_29725;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15056:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_626_reg_29730' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15056 | assign zext_ln886_382_fu_26423_p1 = add_ln886_626_reg_29730;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15058:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_627_fu_26426_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15058 | assign zext_ln886_383_fu_26432_p1 = add_ln886_627_fu_26426_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15060:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_629_reg_29735' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15060 | assign zext_ln886_384_fu_26436_p1 = add_ln886_629_reg_29735;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15062:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_630_reg_29740' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15062 | assign zext_ln886_385_fu_26439_p1 = add_ln886_630_reg_29740;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15064:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_631_reg_29745' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15064 | assign zext_ln886_386_fu_26442_p1 = add_ln886_631_reg_29745;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15066:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_633_fu_26451_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15066 | assign zext_ln886_387_fu_26457_p1 = add_ln886_633_fu_26451_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15068:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_634_fu_26461_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15068 | assign zext_ln886_388_fu_26467_p1 = add_ln886_634_fu_26461_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15070:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_635_reg_30234' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15070 | assign zext_ln886_389_fu_27687_p1 = add_ln886_635_reg_30234;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15072:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_64_fu_24599_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15072 | assign zext_ln886_38_fu_24605_p1 = add_ln886_64_fu_24599_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15074:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1371_fu_21444_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15074 | assign zext_ln886_390_fu_21450_p1 = xor_ln1065_1371_fu_21444_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15076:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_637_reg_29750_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15076 | assign zext_ln886_391_fu_27696_p1 = add_ln886_637_reg_29750_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15078:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_640_reg_29755_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15078 | assign zext_ln886_392_fu_27705_p1 = add_ln886_640_reg_29755_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15080:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_643_reg_29760' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15080 | assign zext_ln886_393_fu_26477_p1 = add_ln886_643_reg_29760;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15082:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_645_reg_29765' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15082 | assign zext_ln886_394_fu_26480_p1 = add_ln886_645_reg_29765;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15084:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_646_reg_30239' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15084 | assign zext_ln886_395_fu_27714_p1 = add_ln886_646_reg_30239;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_649_reg_29770' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15086 | assign zext_ln886_396_fu_26489_p1 = add_ln886_649_reg_29770;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15088:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_651_reg_29775' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15088 | assign zext_ln886_397_fu_26492_p1 = add_ln886_651_reg_29775;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15090:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_652_fu_26495_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15090 | assign zext_ln886_398_fu_26501_p1 = add_ln886_652_fu_26495_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15092:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_654_reg_29780' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15092 | assign zext_ln886_399_fu_26505_p1 = add_ln886_654_reg_29780;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15094:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_66_reg_28700' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15094 | assign zext_ln886_39_fu_24609_p1 = add_ln886_66_reg_28700;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15096:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_6_reg_28590' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15096 | assign zext_ln886_3_fu_24423_p1 = add_ln886_6_reg_28590;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15098:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_655_reg_29785' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15098 | assign zext_ln886_400_fu_26508_p1 = add_ln886_655_reg_29785;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15100:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_656_reg_29790' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15100 | assign zext_ln886_401_fu_26511_p1 = add_ln886_656_reg_29790;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15102:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_658_fu_26520_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15102 | assign zext_ln886_402_fu_26526_p1 = add_ln886_658_fu_26520_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15104:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_659_reg_30244' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15104 | assign zext_ln886_403_fu_27723_p1 = add_ln886_659_reg_30244;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15106:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_662_reg_29795' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15106 | assign zext_ln886_404_fu_26536_p1 = add_ln886_662_reg_29795;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15108:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_664_reg_29800' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15108 | assign zext_ln886_405_fu_26539_p1 = add_ln886_664_reg_29800;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15110:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_665_fu_26542_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15110 | assign zext_ln886_406_fu_26548_p1 = add_ln886_665_fu_26542_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15112:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_667_reg_29805' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15112 | assign zext_ln886_407_fu_26552_p1 = add_ln886_667_reg_29805;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15114:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_669_reg_29810' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15114 | assign zext_ln886_408_fu_26555_p1 = add_ln886_669_reg_29810;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15116:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_670_fu_26558_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15116 | assign zext_ln886_409_fu_26564_p1 = add_ln886_670_fu_26558_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15118:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_67_reg_28705' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15118 | assign zext_ln886_40_fu_24612_p1 = add_ln886_67_reg_28705;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15120:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_671_fu_26568_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15120 | assign zext_ln886_410_fu_26574_p1 = add_ln886_671_fu_26568_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15122:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_673_reg_29815' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15122 | assign zext_ln886_411_fu_26578_p1 = add_ln886_673_reg_29815;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15124:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_675_reg_29820' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15124 | assign zext_ln886_412_fu_26581_p1 = add_ln886_675_reg_29820;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15126:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_676_fu_26584_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15126 | assign zext_ln886_413_fu_26590_p1 = add_ln886_676_fu_26584_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15128:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_678_reg_29825' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15128 | assign zext_ln886_414_fu_26594_p1 = add_ln886_678_reg_29825;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15130:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_679_reg_29830' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15130 | assign zext_ln886_415_fu_26597_p1 = add_ln886_679_reg_29830;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15132:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_680_reg_29835' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15132 | assign zext_ln886_416_fu_26600_p1 = add_ln886_680_reg_29835;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15134:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_682_fu_26609_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15134 | assign zext_ln886_417_fu_26615_p1 = add_ln886_682_fu_26609_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15136:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_683_fu_26619_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15136 | assign zext_ln886_418_fu_26625_p1 = add_ln886_683_fu_26619_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15138:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_684_reg_30249' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15138 | assign zext_ln886_419_fu_27732_p1 = add_ln886_684_reg_30249;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15140:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_68_reg_28710' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15140 | assign zext_ln886_41_fu_24615_p1 = add_ln886_68_reg_28710;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15142:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1469_fu_22806_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15142 | assign zext_ln886_420_fu_22812_p1 = xor_ln1065_1469_fu_22806_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15144:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_686_reg_29840_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15144 | assign zext_ln886_421_fu_27741_p1 = add_ln886_686_reg_29840_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15146:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_689_reg_29845_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15146 | assign zext_ln886_422_fu_27750_p1 = add_ln886_689_reg_29845_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15148:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_692_reg_29850' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15148 | assign zext_ln886_423_fu_26635_p1 = add_ln886_692_reg_29850;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15150:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_694_reg_29855' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15150 | assign zext_ln886_424_fu_26638_p1 = add_ln886_694_reg_29855;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15152:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_695_reg_30254' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15152 | assign zext_ln886_425_fu_27759_p1 = add_ln886_695_reg_30254;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15154:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_698_reg_29860' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15154 | assign zext_ln886_426_fu_26647_p1 = add_ln886_698_reg_29860;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15156:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_700_reg_29865' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15156 | assign zext_ln886_427_fu_26650_p1 = add_ln886_700_reg_29865;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15158:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_701_fu_26653_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15158 | assign zext_ln886_428_fu_26659_p1 = add_ln886_701_fu_26653_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15160:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_703_reg_29870' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15160 | assign zext_ln886_429_fu_26663_p1 = add_ln886_703_reg_29870;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15162:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_70_fu_24624_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15162 | assign zext_ln886_42_fu_24630_p1 = add_ln886_70_fu_24624_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15164:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_704_reg_29875' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15164 | assign zext_ln886_430_fu_26666_p1 = add_ln886_704_reg_29875;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15166:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_705_reg_29880' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15166 | assign zext_ln886_431_fu_26669_p1 = add_ln886_705_reg_29880;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15168:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_707_fu_26678_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15168 | assign zext_ln886_432_fu_26684_p1 = add_ln886_707_fu_26678_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15170:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_708_reg_30259' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15170 | assign zext_ln886_433_fu_27768_p1 = add_ln886_708_reg_30259;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15172:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_711_reg_29885' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15172 | assign zext_ln886_434_fu_26694_p1 = add_ln886_711_reg_29885;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15174:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_713_reg_29890' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15174 | assign zext_ln886_435_fu_26697_p1 = add_ln886_713_reg_29890;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15176:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_714_fu_26700_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15176 | assign zext_ln886_436_fu_26706_p1 = add_ln886_714_fu_26700_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15178:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_716_reg_29895' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15178 | assign zext_ln886_437_fu_26710_p1 = add_ln886_716_reg_29895;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15180:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_718_reg_29900' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15180 | assign zext_ln886_438_fu_26713_p1 = add_ln886_718_reg_29900;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15182:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_719_fu_26716_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15182 | assign zext_ln886_439_fu_26722_p1 = add_ln886_719_fu_26716_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15184:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_71_reg_30064' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15184 | assign zext_ln886_43_fu_27183_p1 = add_ln886_71_reg_30064;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15186:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_720_fu_26726_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15186 | assign zext_ln886_440_fu_26732_p1 = add_ln886_720_fu_26726_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15188:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_722_reg_29905' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15188 | assign zext_ln886_441_fu_26736_p1 = add_ln886_722_reg_29905;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15190:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_724_reg_29910' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15190 | assign zext_ln886_442_fu_26739_p1 = add_ln886_724_reg_29910;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15192:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_725_fu_26742_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15192 | assign zext_ln886_443_fu_26748_p1 = add_ln886_725_fu_26742_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15194:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_727_reg_29915' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15194 | assign zext_ln886_444_fu_26752_p1 = add_ln886_727_reg_29915;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15196:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_728_reg_29920' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15196 | assign zext_ln886_445_fu_26755_p1 = add_ln886_728_reg_29920;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15198:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_729_reg_29925' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15198 | assign zext_ln886_446_fu_26758_p1 = add_ln886_729_reg_29925;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15200:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_731_fu_26767_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15200 | assign zext_ln886_447_fu_26773_p1 = add_ln886_731_fu_26767_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15202:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_732_fu_26777_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15202 | assign zext_ln886_448_fu_26783_p1 = add_ln886_732_fu_26777_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15204:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_733_reg_30264' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15204 | assign zext_ln886_449_fu_27777_p1 = add_ln886_733_reg_30264;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15206:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_74_reg_28715' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15206 | assign zext_ln886_44_fu_24640_p1 = add_ln886_74_reg_28715;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15208:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1567_fu_24168_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15208 | assign zext_ln886_450_fu_24174_p1 = xor_ln1065_1567_fu_24168_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15210:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_735_reg_29930_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15210 | assign zext_ln886_451_fu_27786_p1 = add_ln886_735_reg_29930_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15212:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_738_reg_29935_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15212 | assign zext_ln886_452_fu_27795_p1 = add_ln886_738_reg_29935_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15214:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_741_reg_29940' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15214 | assign zext_ln886_453_fu_26793_p1 = add_ln886_741_reg_29940;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15216:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_743_reg_29945' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15216 | assign zext_ln886_454_fu_26796_p1 = add_ln886_743_reg_29945;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15218:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_744_reg_30269' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15218 | assign zext_ln886_455_fu_27804_p1 = add_ln886_744_reg_30269;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15220:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_747_reg_29950' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15220 | assign zext_ln886_456_fu_26805_p1 = add_ln886_747_reg_29950;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15222:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_749_reg_29955' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15222 | assign zext_ln886_457_fu_26808_p1 = add_ln886_749_reg_29955;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15224:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_750_fu_26811_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15224 | assign zext_ln886_458_fu_26817_p1 = add_ln886_750_fu_26811_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15226:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_752_reg_29960' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15226 | assign zext_ln886_459_fu_26821_p1 = add_ln886_752_reg_29960;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15228:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_76_reg_28720' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15228 | assign zext_ln886_45_fu_24643_p1 = add_ln886_76_reg_28720;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15230:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_753_reg_29965' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15230 | assign zext_ln886_460_fu_26824_p1 = add_ln886_753_reg_29965;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15232:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_754_reg_29970' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15232 | assign zext_ln886_461_fu_26827_p1 = add_ln886_754_reg_29970;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15234:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_756_fu_26836_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15234 | assign zext_ln886_462_fu_26842_p1 = add_ln886_756_fu_26836_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15236:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_757_reg_30274' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15236 | assign zext_ln886_463_fu_27813_p1 = add_ln886_757_reg_30274;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15238:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_760_reg_29975' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15238 | assign zext_ln886_464_fu_26852_p1 = add_ln886_760_reg_29975;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15240:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_762_reg_29980' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15240 | assign zext_ln886_465_fu_26855_p1 = add_ln886_762_reg_29980;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15242:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_763_fu_26858_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15242 | assign zext_ln886_466_fu_26864_p1 = add_ln886_763_fu_26858_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15244:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_765_reg_29985' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15244 | assign zext_ln886_467_fu_26868_p1 = add_ln886_765_reg_29985;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15246:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_767_reg_29990' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15246 | assign zext_ln886_468_fu_26871_p1 = add_ln886_767_reg_29990;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15248:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_768_fu_26874_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15248 | assign zext_ln886_469_fu_26880_p1 = add_ln886_768_fu_26874_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15250:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_77_fu_24646_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15250 | assign zext_ln886_46_fu_24652_p1 = add_ln886_77_fu_24646_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15252:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_769_fu_26884_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15252 | assign zext_ln886_470_fu_26890_p1 = add_ln886_769_fu_26884_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15254:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_771_reg_29995' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15254 | assign zext_ln886_471_fu_26894_p1 = add_ln886_771_reg_29995;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15256:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_773_reg_30000' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15256 | assign zext_ln886_472_fu_26897_p1 = add_ln886_773_reg_30000;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15258:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_774_fu_26900_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15258 | assign zext_ln886_473_fu_26906_p1 = add_ln886_774_fu_26900_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15260:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_776_reg_30005' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15260 | assign zext_ln886_474_fu_26910_p1 = add_ln886_776_reg_30005;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15262:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_777_reg_30010' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15262 | assign zext_ln886_475_fu_26913_p1 = add_ln886_777_reg_30010;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15264:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_778_reg_30015' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15264 | assign zext_ln886_476_fu_26916_p1 = add_ln886_778_reg_30015;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15266:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_780_fu_26925_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15266 | assign zext_ln886_477_fu_26931_p1 = add_ln886_780_fu_26925_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15268:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_781_fu_26935_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15268 | assign zext_ln886_478_fu_26941_p1 = add_ln886_781_fu_26935_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15270:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_782_reg_30279' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15270 | assign zext_ln886_479_fu_27822_p1 = add_ln886_782_reg_30279;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15272:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_79_reg_28725' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15272 | assign zext_ln886_47_fu_24656_p1 = add_ln886_79_reg_28725;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15274:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_81_reg_28730' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15274 | assign zext_ln886_48_fu_24659_p1 = add_ln886_81_reg_28730;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15276:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_82_fu_24662_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15276 | assign zext_ln886_49_fu_24668_p1 = add_ln886_82_fu_24662_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15278:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_8_reg_28595' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15278 | assign zext_ln886_4_fu_24426_p1 = add_ln886_8_reg_28595;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15280:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_83_fu_24672_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15280 | assign zext_ln886_50_fu_24678_p1 = add_ln886_83_fu_24672_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15282:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_85_reg_28735' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15282 | assign zext_ln886_51_fu_24682_p1 = add_ln886_85_reg_28735;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15284:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_87_reg_28740' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15284 | assign zext_ln886_52_fu_24685_p1 = add_ln886_87_reg_28740;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15286:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_88_fu_24688_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15286 | assign zext_ln886_53_fu_24694_p1 = add_ln886_88_fu_24688_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15288:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_90_reg_28745' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15288 | assign zext_ln886_54_fu_24698_p1 = add_ln886_90_reg_28745;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15290:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_91_reg_28750' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15290 | assign zext_ln886_55_fu_24701_p1 = add_ln886_91_reg_28750;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15292:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_92_reg_28755' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15292 | assign zext_ln886_56_fu_24704_p1 = add_ln886_92_reg_28755;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15294:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_94_fu_24713_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15294 | assign zext_ln886_57_fu_24719_p1 = add_ln886_94_fu_24713_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15296:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_95_fu_24723_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15296 | assign zext_ln886_58_fu_24729_p1 = add_ln886_95_fu_24723_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15298:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_96_reg_30069' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15298 | assign zext_ln886_59_fu_27192_p1 = add_ln886_96_reg_30069;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15300:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_9_reg_30044' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15300 | assign zext_ln886_5_fu_27129_p1 = add_ln886_9_reg_30044;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15302:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_293_fu_6462_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15302 | assign zext_ln886_60_fu_6468_p1 = xor_ln1065_293_fu_6462_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15304:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_98_reg_28760_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15304 | assign zext_ln886_61_fu_27201_p1 = add_ln886_98_reg_28760_pp0_iter1_reg;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15306:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_101_reg_28765_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15306 | assign zext_ln886_62_fu_27210_p1 = add_ln886_101_reg_28765_pp0_iter1_reg;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15308:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_104_reg_28770' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15308 | assign zext_ln886_63_fu_24739_p1 = add_ln886_104_reg_28770;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15310:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_106_reg_28775' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15310 | assign zext_ln886_64_fu_24742_p1 = add_ln886_106_reg_28775;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15312:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_107_reg_30074' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15312 | assign zext_ln886_65_fu_27219_p1 = add_ln886_107_reg_30074;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15314:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_110_reg_28780' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15314 | assign zext_ln886_66_fu_24751_p1 = add_ln886_110_reg_28780;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15316:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_112_reg_28785' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15316 | assign zext_ln886_67_fu_24754_p1 = add_ln886_112_reg_28785;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15318:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_113_fu_24757_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15318 | assign zext_ln886_68_fu_24763_p1 = add_ln886_113_fu_24757_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15320:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_115_reg_28790' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15320 | assign zext_ln886_69_fu_24767_p1 = add_ln886_115_reg_28790;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15322:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_12_reg_28600' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15322 | assign zext_ln886_6_fu_24435_p1 = add_ln886_12_reg_28600;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15324:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_116_reg_28795' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15324 | assign zext_ln886_70_fu_24770_p1 = add_ln886_116_reg_28795;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15326:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_117_reg_28800' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15326 | assign zext_ln886_71_fu_24773_p1 = add_ln886_117_reg_28800;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15328:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_119_fu_24782_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15328 | assign zext_ln886_72_fu_24788_p1 = add_ln886_119_fu_24782_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15330:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_120_reg_30079' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15330 | assign zext_ln886_73_fu_27228_p1 = add_ln886_120_reg_30079;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15332:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_123_reg_28805' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15332 | assign zext_ln886_74_fu_24798_p1 = add_ln886_123_reg_28805;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15334:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_125_reg_28810' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15334 | assign zext_ln886_75_fu_24801_p1 = add_ln886_125_reg_28810;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15336:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_126_fu_24804_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15336 | assign zext_ln886_76_fu_24810_p1 = add_ln886_126_fu_24804_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15338:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_128_reg_28815' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15338 | assign zext_ln886_77_fu_24814_p1 = add_ln886_128_reg_28815;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15340:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_130_reg_28820' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15340 | assign zext_ln886_78_fu_24817_p1 = add_ln886_130_reg_28820;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15342:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_131_fu_24820_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15342 | assign zext_ln886_79_fu_24826_p1 = add_ln886_131_fu_24820_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15344:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_14_reg_28605' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15344 | assign zext_ln886_7_fu_24438_p1 = add_ln886_14_reg_28605;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15346:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_132_fu_24830_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15346 | assign zext_ln886_80_fu_24836_p1 = add_ln886_132_fu_24830_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15348:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_134_reg_28825' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15348 | assign zext_ln886_81_fu_24840_p1 = add_ln886_134_reg_28825;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15350:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_136_reg_28830' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15350 | assign zext_ln886_82_fu_24843_p1 = add_ln886_136_reg_28830;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15352:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_137_fu_24846_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15352 | assign zext_ln886_83_fu_24852_p1 = add_ln886_137_fu_24846_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15354:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_139_reg_28835' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15354 | assign zext_ln886_84_fu_24856_p1 = add_ln886_139_reg_28835;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15356:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_140_reg_28840' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15356 | assign zext_ln886_85_fu_24859_p1 = add_ln886_140_reg_28840;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15358:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_141_reg_28845' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15358 | assign zext_ln886_86_fu_24862_p1 = add_ln886_141_reg_28845;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15360:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_143_fu_24871_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15360 | assign zext_ln886_87_fu_24877_p1 = add_ln886_143_fu_24871_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15362:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_144_fu_24881_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15362 | assign zext_ln886_88_fu_24887_p1 = add_ln886_144_fu_24881_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15364:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_145_reg_30084' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15364 | assign zext_ln886_89_fu_27237_p1 = add_ln886_145_reg_30084;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15366:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_15_fu_24441_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15366 | assign zext_ln886_8_fu_24447_p1 = add_ln886_15_fu_24441_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15368:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_391_fu_7824_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15368 | assign zext_ln886_90_fu_7830_p1 = xor_ln1065_391_fu_7824_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15370:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_147_reg_28850_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15370 | assign zext_ln886_91_fu_27246_p1 = add_ln886_147_reg_28850_pp0_iter1_reg;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15372:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_150_reg_28855_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15372 | assign zext_ln886_92_fu_27255_p1 = add_ln886_150_reg_28855_pp0_iter1_reg;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15374:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_153_reg_28860' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15374 | assign zext_ln886_93_fu_24897_p1 = add_ln886_153_reg_28860;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15376:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_155_reg_28865' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15376 | assign zext_ln886_94_fu_24900_p1 = add_ln886_155_reg_28865;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15378:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_156_reg_30089' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15378 | assign zext_ln886_95_fu_27264_p1 = add_ln886_156_reg_30089;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15380:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_159_reg_28870' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15380 | assign zext_ln886_96_fu_24909_p1 = add_ln886_159_reg_28870;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15382:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_161_reg_28875' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15382 | assign zext_ln886_97_fu_24912_p1 = add_ln886_161_reg_28875;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15384:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_162_fu_24915_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15384 | assign zext_ln886_98_fu_24921_p1 = add_ln886_162_fu_24915_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15386:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_164_reg_28880' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15386 | assign zext_ln886_99_fu_24925_p1 = add_ln886_164_reg_28880;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15388:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_17_reg_28610' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15388 | assign zext_ln886_9_fu_24451_p1 = add_ln886_17_reg_28610;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15390:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_97_fu_3738_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15390 | assign zext_ln886_fu_3744_p1 = xor_ln1065_97_fu_3738_p2;\n",
      "      |                              ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15712:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                    : ... In instance MatrixVectorActivation_0\n",
      "15712 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15713:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                    : ... In instance MatrixVectorActivation_0\n",
      "15713 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_sp4qlivo/MatrixVectorActivation_0.v:15855:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0\n",
      "15855 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_2_p3kp6qxw'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_2_p3kp6qxw/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMatrixVectorActivation_2.cpp VMatrixVectorActivation_2___024root__DepSet_h9d4c6cba__0.cpp VMatrixVectorActivation_2__Trace__0.cpp VMatrixVectorActivation_2__ConstPool_0.cpp VMatrixVectorActivation_2___024root__Slow.cpp VMatrixVectorActivation_2___024root__DepSet_h9d4c6cba__0__Slow.cpp VMatrixVectorActivation_2__Syms.cpp VMatrixVectorActivation_2__Trace__0__Slow.cpp > VMatrixVectorActivation_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VMatrixVectorActivation_2__ALL.o VMatrixVectorActivation_2__ALL.cpp\n",
      "echo \"\" > VMatrixVectorActivation_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMatrixVectorActivation_2__ALL.a VMatrixVectorActivation_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMatrixVectorActivation_2__ALL.a      -o VMatrixVectorActivation_2\n",
      "rm VMatrixVectorActivation_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_2_p3kp6qxw'\n",
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_1_0gctfda_'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_1_0gctfda_/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMatrixVectorActivation_1.cpp VMatrixVectorActivation_1___024root__DepSet_h029f7ccd__0.cpp VMatrixVectorActivation_1__Trace__0.cpp VMatrixVectorActivation_1__ConstPool_0.cpp VMatrixVectorActivation_1___024root__Slow.cpp VMatrixVectorActivation_1___024root__DepSet_h029f7ccd__0__Slow.cpp VMatrixVectorActivation_1__Syms.cpp VMatrixVectorActivation_1__Trace__0__Slow.cpp > VMatrixVectorActivation_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VMatrixVectorActivation_1__ALL.o VMatrixVectorActivation_1__ALL.cpp\n",
      "echo \"\" > VMatrixVectorActivation_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMatrixVectorActivation_1__ALL.a VMatrixVectorActivation_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMatrixVectorActivation_1__ALL.a      -o VMatrixVectorActivation_1\n",
      "rm VMatrixVectorActivation_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_1_0gctfda_'\n",
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_0_teemm2au'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_0_teemm2au/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMatrixVectorActivation_0.cpp VMatrixVectorActivation_0___024root__DepSet_ha5ba4b2c__0.cpp VMatrixVectorActivation_0__Trace__0.cpp VMatrixVectorActivation_0__ConstPool_0.cpp VMatrixVectorActivation_0___024root__Slow.cpp VMatrixVectorActivation_0___024root__DepSet_ha5ba4b2c__0__Slow.cpp VMatrixVectorActivation_0__Syms.cpp VMatrixVectorActivation_0__Trace__0__Slow.cpp > VMatrixVectorActivation_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VMatrixVectorActivation_0__ALL.o VMatrixVectorActivation_0__ALL.cpp\n",
      "echo \"\" > VMatrixVectorActivation_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMatrixVectorActivation_0__ALL.a VMatrixVectorActivation_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMatrixVectorActivation_0__ALL.a      -o VMatrixVectorActivation_0\n",
      "rm VMatrixVectorActivation_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_0_teemm2au'\n",
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_Thresholding_Batch_0_a8oylzhp'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_Thresholding_Batch_0_a8oylzhp/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VThresholding_Batch_0.cpp VThresholding_Batch_0___024root__DepSet_h6fb860d8__0.cpp VThresholding_Batch_0__Trace__0.cpp VThresholding_Batch_0__ConstPool_0.cpp VThresholding_Batch_0___024root__Slow.cpp VThresholding_Batch_0___024root__DepSet_h6fb860d8__0__Slow.cpp VThresholding_Batch_0__Syms.cpp VThresholding_Batch_0__Trace__0__Slow.cpp > VThresholding_Batch_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VThresholding_Batch_0__ALL.o VThresholding_Batch_0__ALL.cpp\n",
      "echo \"\" > VThresholding_Batch_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VThresholding_Batch_0__ALL.a VThresholding_Batch_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VThresholding_Batch_0__ALL.a      -o VThresholding_Batch_0\n",
      "rm VThresholding_Batch_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_Thresholding_Batch_0_a8oylzhp'\n"
     ]
    }
   ],
   "source": [
    "from finn.transformation.fpgadataflow.prepare_rtlsim import PrepareRTLSim\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP\n",
    "\n",
    "test_fpga_part = \"xc7z020clg400-1\"\n",
    "target_clk_ns = 10\n",
    "\n",
    "child_model = ModelWrapper(build_dir + \"/tfc_w1_a1_set_folding_factors.onnx\")\n",
    "child_model = child_model.transform(GiveUniqueNodeNames())\n",
    "child_model = child_model.transform(PrepareIP(test_fpga_part, target_clk_ns))\n",
    "child_model = child_model.transform(HLSSynthIP())\n",
    "child_model = child_model.transform(SetExecMode(\"rtlsim\"))\n",
    "child_model = child_model.transform(PrepareRTLSim())\n",
    "child_model.save(build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The next step is to load the parent model and set the node attribute `model` in the StreamingDataflowPartition node (`sdp_node`). Afterwards the `exec_mode` is set in the parent model in each node and the model can be executed."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# parent model\n",
    "model_for_rtlsim = ModelWrapper(build_dir + \"/tfc_w1_a1_dataflow_parent.onnx\")\n",
    "# reference child model\n",
    "sdp_node = getCustomOp(model_for_rtlsim.graph.node[1])\n",
    "sdp_node.set_nodeattr(\"model\", build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")\n",
    "\n",
    "model_for_rtlsim = model_for_rtlsim.transform(SetExecMode(\"rtlsim\"))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "output_dict = oxe.execute_onnx(model_for_rtlsim, input_dict)\n",
    "output_rtlsim = output_dict[list(output_dict.keys())[0]]\n",
    "\n",
    "try:\n",
    "    assert np.isclose(output_rtlsim, np.where(output_golden[0]==np.amax(output_golden[0])), atol=1e-3).all()\n",
    "    print(\"Results are the same!\")\n",
    "except AssertionError:\n",
    "    assert False, \"The results are not the same!\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Emulation of stitched IP\n",
    "\n",
    "Here we use the same procedure. First the child model is loaded, but in contrast to the layer-by-layer emulation, the metadata property `exec_mode` is set to \"rtlsim\" for the whole child model. When the model is integrated and executed in the last step, the verilog files of the stitched IP of the child model are used."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/streichg/ACCL/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_Batch_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/home/streichg/ACCL/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MatrixVectorActivation_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/home/streichg/ACCL/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MatrixVectorActivation_1\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/home/streichg/ACCL/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MatrixVectorActivation_2\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/home/streichg/ACCL/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MatrixVectorActivation_3\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/home/streichg/ACCL/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for LabelSelect_Batch_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/home/streichg/ACCL/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:75: UserWarning: Using pre-existing IP for LabelSelect_Batch_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/home/streichg/ACCL/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:75: UserWarning: Using pre-existing IP for MatrixVectorActivation_3\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/home/streichg/ACCL/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:75: UserWarning: Using pre-existing IP for MatrixVectorActivation_2\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/home/streichg/ACCL/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:75: UserWarning: Using pre-existing IP for MatrixVectorActivation_1\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/home/streichg/ACCL/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:75: UserWarning: Using pre-existing IP for MatrixVectorActivation_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/home/streichg/ACCL/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:75: UserWarning: Using pre-existing IP for Thresholding_Batch_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:171:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_8.StreamingFIFO_8_StreamingFIFO_8\n",
      "  171 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:228:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_8.StreamingFIFO_8_StreamingFIFO_8\n",
      "  228 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:236:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_8.StreamingFIFO_8_StreamingFIFO_8\n",
      "  236 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:239:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_8.StreamingFIFO_8_StreamingFIFO_8\n",
      "  239 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:252:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_8.StreamingFIFO_8_StreamingFIFO_8\n",
      "  252 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:262:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_8.StreamingFIFO_8_StreamingFIFO_8\n",
      "  262 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:276:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_8.StreamingFIFO_8_StreamingFIFO_8\n",
      "  276 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:283:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_8.StreamingFIFO_8_StreamingFIFO_8\n",
      "  283 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_8.StreamingFIFO_8_StreamingFIFO_8\n",
      "  296 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:314:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_8.StreamingFIFO_8_StreamingFIFO_8\n",
      "  314 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:328:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_8.StreamingFIFO_8_StreamingFIFO_8\n",
      "  328 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:345:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_8.StreamingFIFO_8_StreamingFIFO_8\n",
      "  345 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:348:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_8.StreamingFIFO_8_StreamingFIFO_8\n",
      "  348 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:37:3: Output port connection 'count' expects 2 bits on the pin connection, but pin connection's VARREF 'count' generates 1 bits.\n",
      "                                                                                             : ... In instance StreamingFIFO_8\n",
      "   37 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:38:3: Output port connection 'maxcount' expects 2 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 1 bits.\n",
      "                                                                                             : ... In instance StreamingFIFO_8\n",
      "   38 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:236:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:237:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:238:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:239:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  239 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:240:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  240 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:245:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  245 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:246:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  246 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:252:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  252 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:262:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  262 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:263:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  263 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:264:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  264 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:270:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  270 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:271:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  271 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:277:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  277 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:278:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  278 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:284:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  284 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:285:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  285 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:303:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  303 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:304:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  304 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:305:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  305 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:308:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  308 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:309:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  309 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:345:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  345 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:346:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  346 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:347:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  347 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:348:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  348 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_8_6bs7phra/StreamingFIFO_8.v:349:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  349 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:124:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_7.StreamingFIFO_7_StreamingFIFO_7\n",
      "  124 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:181:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_7.StreamingFIFO_7_StreamingFIFO_7\n",
      "  181 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:189:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_7.StreamingFIFO_7_StreamingFIFO_7\n",
      "  189 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:192:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_7.StreamingFIFO_7_StreamingFIFO_7\n",
      "  192 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:205:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_7.StreamingFIFO_7_StreamingFIFO_7\n",
      "  205 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:215:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_7.StreamingFIFO_7_StreamingFIFO_7\n",
      "  215 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:229:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_7.StreamingFIFO_7_StreamingFIFO_7\n",
      "  229 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:236:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_7.StreamingFIFO_7_StreamingFIFO_7\n",
      "  236 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:249:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_7.StreamingFIFO_7_StreamingFIFO_7\n",
      "  249 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:267:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_7.StreamingFIFO_7_StreamingFIFO_7\n",
      "  267 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:281:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_7.StreamingFIFO_7_StreamingFIFO_7\n",
      "  281 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:298:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_7.StreamingFIFO_7_StreamingFIFO_7\n",
      "  298 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:301:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_7.StreamingFIFO_7_StreamingFIFO_7\n",
      "  301 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:348:3: Output port connection 'count' expects 2 bits on the pin connection, but pin connection's VARREF 'count' generates 1 bits.\n",
      "                                                                                              : ... In instance StreamingFIFO_7\n",
      "  348 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:349:3: Output port connection 'maxcount' expects 2 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 1 bits.\n",
      "                                                                                              : ... In instance StreamingFIFO_7\n",
      "  349 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:192:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  192 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:193:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  193 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:201:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  201 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:202:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  202 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:208:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  208 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:209:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  209 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:218:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  218 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:219:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  219 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:225:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  225 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:226:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  226 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:232:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  232 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:233:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  233 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:239:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  239 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:240:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  240 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:252:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  252 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:257:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  257 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:258:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  258 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:261:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  261 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:262:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  262 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:301:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  301 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_7_fzhk4lal/StreamingFIFO_7.v:302:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  302 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_i7tv3x_s/LabelSelect_Batch_0.v:54:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                       : ... In instance LabelSelect_Batch_0.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "   54 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_i7tv3x_s/LabelSelect_Batch_0.v:55:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                       : ... In instance LabelSelect_Batch_0.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "   55 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_i7tv3x_s/LabelSelect_Batch_0.v:435:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                        : ... In instance LabelSelect_Batch_0.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  435 | #0 ap_CS_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_i7tv3x_s/LabelSelect_Batch_0.v:436:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                        : ... In instance LabelSelect_Batch_0.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  436 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_i7tv3x_s/LabelSelect_Batch_0.v:598:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                       : ... In instance LabelSelect_Batch_0.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  598 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_i7tv3x_s/LabelSelect_Batch_0.v:619:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_block_1' generates 4 bits.\n",
      "                                                                                                       : ... In instance LabelSelect_Batch_0.grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  619 | assign conv2_i_i_i_cast_fu_111_p1 = ap_sig_allocacmp_block_1;\n",
      "      |                                   ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_i7tv3x_s/LabelSelect_Batch_0.v:184:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                        : ... In instance LabelSelect_Batch_0\n",
      "  184 | #0 ap_CS_fsm = 5'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_i7tv3x_s/LabelSelect_Batch_0.v:185:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                        : ... In instance LabelSelect_Batch_0\n",
      "  185 | #0 grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_LabelSelect_Batch_0_i7tv3x_s/LabelSelect_Batch_0.v:332:23: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                       : ... In instance LabelSelect_Batch_0\n",
      "  332 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_1_u0ogt6m_/StreamingDataWidthConverter_Batch_1.v:552:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                        : ... In instance StreamingDataWidthConverter_Batch_1.flow_control_loop_pipe_no_ap_cont_U\n",
      "  552 | #0 ap_loop_init = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_1_u0ogt6m_/StreamingDataWidthConverter_Batch_1.v:553:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                        : ... In instance StreamingDataWidthConverter_Batch_1.flow_control_loop_pipe_no_ap_cont_U\n",
      "  553 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_1_u0ogt6m_/StreamingDataWidthConverter_Batch_1.v:144:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                        : ... In instance StreamingDataWidthConverter_Batch_1\n",
      "  144 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_1_u0ogt6m_/StreamingDataWidthConverter_Batch_1.v:145:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                        : ... In instance StreamingDataWidthConverter_Batch_1\n",
      "  145 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_1_u0ogt6m_/StreamingDataWidthConverter_Batch_1.v:146:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                        : ... In instance StreamingDataWidthConverter_Batch_1\n",
      "  146 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_1_u0ogt6m_/StreamingDataWidthConverter_Batch_1.v:382:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance StreamingDataWidthConverter_Batch_1\n",
      "  382 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_1_u0ogt6m_/StreamingDataWidthConverter_Batch_1.v:406:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance StreamingDataWidthConverter_Batch_1\n",
      "  406 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_1_u0ogt6m_/StreamingDataWidthConverter_Batch_1.v:419:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.\n",
      "                                                                                                                                       : ... In instance StreamingDataWidthConverter_Batch_1\n",
      "  419 |                 ap_NS_iter2_fsm = ap_ST_iter0_fsm_state1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_1_u0ogt6m_/StreamingDataWidthConverter_Batch_1.v:432:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance StreamingDataWidthConverter_Batch_1\n",
      "  432 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_1_u0ogt6m_/StreamingDataWidthConverter_Batch_1.v:467:45: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                                       : ... In instance StreamingDataWidthConverter_Batch_1\n",
      "  467 | assign ap_phi_reg_pp0_iter0_ei_V_3_reg_83 = 'bx;\n",
      "      |                                             ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_1_u0ogt6m_/StreamingDataWidthConverter_Batch_1.v:497:29: Operator ASSIGNW expects 80 bits on the Assign RHS, but Assign RHS's VARREF 'ei_V_fu_58' generates 72 bits.\n",
      "                                                                                                                                       : ... In instance StreamingDataWidthConverter_Batch_1\n",
      "  497 | assign zext_ln450_fu_167_p1 = ei_V_fu_58;\n",
      "      |                             ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_LabelSelect_Batch_0_mwaz63ss'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_LabelSelect_Batch_0_mwaz63ss/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VLabelSelect_Batch_0.cpp VLabelSelect_Batch_0___024root__DepSet_h3dcf0552__0.cpp VLabelSelect_Batch_0__Trace__0.cpp VLabelSelect_Batch_0__ConstPool_0.cpp VLabelSelect_Batch_0___024root__Slow.cpp VLabelSelect_Batch_0___024root__DepSet_h3dcf0552__0__Slow.cpp VLabelSelect_Batch_0__Syms.cpp VLabelSelect_Batch_0__Trace__0__Slow.cpp > VLabelSelect_Batch_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VLabelSelect_Batch_0__ALL.o VLabelSelect_Batch_0__ALL.cpp\n",
      "echo \"\" > VLabelSelect_Batch_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VLabelSelect_Batch_0__ALL.a VLabelSelect_Batch_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VLabelSelect_Batch_0__ALL.a      -o VLabelSelect_Batch_0\n",
      "rm VLabelSelect_Batch_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_LabelSelect_Batch_0_mwaz63ss'\n",
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_7_ak4h3w28'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_StreamingFIFO_7_ak4h3w28/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_7.cpp VStreamingFIFO_7___024root__DepSet_hff9f9080__0.cpp VStreamingFIFO_7__Trace__0.cpp VStreamingFIFO_7___024root__Slow.cpp VStreamingFIFO_7___024root__DepSet_hff9f9080__0__Slow.cpp VStreamingFIFO_7__Syms.cpp VStreamingFIFO_7__Trace__0__Slow.cpp > VStreamingFIFO_7__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VStreamingFIFO_7__ALL.o VStreamingFIFO_7__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_7__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_7__ALL.a VStreamingFIFO_7__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_7__ALL.a      -o VStreamingFIFO_7\n",
      "rm VStreamingFIFO_7__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_7_ak4h3w28'\n",
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_8_umw4sn9f'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_StreamingFIFO_8_umw4sn9f/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_8.cpp VStreamingFIFO_8___024root__DepSet_h56d5e3e9__0.cpp VStreamingFIFO_8__Trace__0.cpp VStreamingFIFO_8___024root__Slow.cpp VStreamingFIFO_8___024root__DepSet_h56d5e3e9__0__Slow.cpp VStreamingFIFO_8__Syms.cpp VStreamingFIFO_8__Trace__0__Slow.cpp > VStreamingFIFO_8__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VStreamingFIFO_8__ALL.o VStreamingFIFO_8__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_8__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_8__ALL.a VStreamingFIFO_8__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_8__ALL.a      -o VStreamingFIFO_8\n",
      "rm VStreamingFIFO_8__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_8_umw4sn9f'\n",
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_StreamingDataWidthConverter_Batch_1_d28cb147'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_StreamingDataWidthConverter_Batch_1_d28cb147/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_Batch_1.cpp VStreamingDataWidthConverter_Batch_1___024root__DepSet_h57ab8244__0.cpp VStreamingDataWidthConverter_Batch_1__Trace__0.cpp VStreamingDataWidthConverter_Batch_1__ConstPool_0.cpp VStreamingDataWidthConverter_Batch_1___024root__Slow.cpp VStreamingDataWidthConverter_Batch_1___024root__DepSet_h57ab8244__0__Slow.cpp VStreamingDataWidthConverter_Batch_1__Syms.cpp VStreamingDataWidthConverter_Batch_1__Trace__0__Slow.cpp > VStreamingDataWidthConverter_Batch_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VStreamingDataWidthConverter_Batch_1__ALL.o VStreamingDataWidthConverter_Batch_1__ALL.cpp\n",
      "echo \"\" > VStreamingDataWidthConverter_Batch_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingDataWidthConverter_Batch_1__ALL.a VStreamingDataWidthConverter_Batch_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingDataWidthConverter_Batch_1__ALL.a      -o VStreamingDataWidthConverter_Batch_1\n",
      "rm VStreamingDataWidthConverter_Batch_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_StreamingDataWidthConverter_Batch_1_d28cb147'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:189:25: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_6.StreamingFIFO_6_StreamingFIFO_6\n",
      "  189 |         srlo_       <=  'bx;\n",
      "      |                         ^~~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:192:21: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_6.StreamingFIFO_6_StreamingFIFO_6\n",
      "  192 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:205:19: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_6.StreamingFIFO_6_StreamingFIFO_6\n",
      "  205 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:215:19: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_6.StreamingFIFO_6_StreamingFIFO_6\n",
      "  215 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:229:19: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_6.StreamingFIFO_6_StreamingFIFO_6\n",
      "  229 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:236:19: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_6.StreamingFIFO_6_StreamingFIFO_6\n",
      "  236 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:249:19: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_6.StreamingFIFO_6_StreamingFIFO_6\n",
      "  249 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:267:19: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_6.StreamingFIFO_6_StreamingFIFO_6\n",
      "  267 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:281:19: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_6.StreamingFIFO_6_StreamingFIFO_6\n",
      "  281 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:298:20: Unsized constant being X/Z extended to 80 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_6.StreamingFIFO_6_StreamingFIFO_6\n",
      "  298 |    srlo_       <=  'bx;\n",
      "      |                    ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:301:16: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_6.StreamingFIFO_6_StreamingFIFO_6\n",
      "  301 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:348:3: Output port connection 'count' expects 5 bits on the pin connection, but pin connection's VARREF 'count' generates 4 bits.\n",
      "                                                                                              : ... In instance StreamingFIFO_6\n",
      "  348 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:349:3: Output port connection 'maxcount' expects 5 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 4 bits.\n",
      "                                                                                              : ... In instance StreamingFIFO_6\n",
      "  349 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:192:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  192 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:193:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  193 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:201:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  201 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:202:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  202 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:208:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  208 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:209:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  209 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:218:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  218 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:219:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  219 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:225:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  225 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:226:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  226 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:232:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  232 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:233:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  233 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:239:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  239 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:240:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  240 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:252:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  252 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:257:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  257 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:258:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  258 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:261:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  261 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:262:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  262 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:270:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  270 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:271:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  271 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:277:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  277 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:278:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  278 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:284:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  284 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:285:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  285 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:291:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  291 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:292:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  292 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:301:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  301 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_6_rsf5tyv1/StreamingFIFO_6.v:302:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  302 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:171:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_5.StreamingFIFO_5_StreamingFIFO_5\n",
      "  171 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:228:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_5.StreamingFIFO_5_StreamingFIFO_5\n",
      "  228 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:236:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_5.StreamingFIFO_5_StreamingFIFO_5\n",
      "  236 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:239:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_5.StreamingFIFO_5_StreamingFIFO_5\n",
      "  239 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:252:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_5.StreamingFIFO_5_StreamingFIFO_5\n",
      "  252 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:262:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_5.StreamingFIFO_5_StreamingFIFO_5\n",
      "  262 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:276:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_5.StreamingFIFO_5_StreamingFIFO_5\n",
      "  276 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:283:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_5.StreamingFIFO_5_StreamingFIFO_5\n",
      "  283 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_5.StreamingFIFO_5_StreamingFIFO_5\n",
      "  296 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:314:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_5.StreamingFIFO_5_StreamingFIFO_5\n",
      "  314 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:328:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_5.StreamingFIFO_5_StreamingFIFO_5\n",
      "  328 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:345:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_5.StreamingFIFO_5_StreamingFIFO_5\n",
      "  345 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:348:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_5.StreamingFIFO_5_StreamingFIFO_5\n",
      "  348 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:37:3: Output port connection 'count' expects 7 bits on the pin connection, but pin connection's VARREF 'count' generates 6 bits.\n",
      "                                                                                             : ... In instance StreamingFIFO_5\n",
      "   37 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:38:3: Output port connection 'maxcount' expects 7 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 6 bits.\n",
      "                                                                                             : ... In instance StreamingFIFO_5\n",
      "   38 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:236:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:237:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:238:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:239:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  239 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:240:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  240 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:245:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  245 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:246:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  246 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:252:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  252 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:262:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  262 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:263:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  263 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:264:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  264 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:270:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  270 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:271:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  271 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:277:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  277 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:278:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  278 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:284:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  284 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:285:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  285 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:303:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  303 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:304:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  304 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:305:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  305 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:308:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  308 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:309:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  309 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:314:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  314 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:315:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  315 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:316:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  316 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:317:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  317 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:318:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  318 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:321:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  321 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:322:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  322 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:323:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  323 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:324:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  324 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:325:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  325 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:328:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  328 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:329:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  329 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:330:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  330 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:331:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  331 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:332:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  332 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:335:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  335 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:336:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  336 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:337:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  337 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:338:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  338 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:339:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  339 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:345:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  345 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:346:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  346 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:347:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  347 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:348:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  348 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_5_an0tfvt7/StreamingFIFO_5.v:349:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  349 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:54:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                 : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   54 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:55:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                 : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "   55 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:1022:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1022 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:1023:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1023 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:1024:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1024 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:1266:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1266 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:1290:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1290 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2013:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_25_fu_739_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2013 | assign zext_ln1065_10_fu_745_p1 = xor_ln1065_25_fu_739_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2015:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_29_fu_771_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2015 | assign zext_ln1065_11_fu_777_p1 = xor_ln1065_29_fu_771_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2017:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_33_fu_915_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2017 | assign zext_ln1065_12_fu_921_p1 = xor_ln1065_33_fu_915_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2019:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_35_fu_931_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2019 | assign zext_ln1065_13_fu_937_p1 = xor_ln1065_35_fu_931_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2021:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_37_fu_947_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2021 | assign zext_ln1065_14_fu_953_p1 = xor_ln1065_37_fu_947_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2023:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_39_fu_963_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2023 | assign zext_ln1065_15_fu_969_p1 = xor_ln1065_39_fu_963_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2025:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_41_fu_979_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2025 | assign zext_ln1065_16_fu_985_p1 = xor_ln1065_41_fu_979_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2027:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_45_fu_1011_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2027 | assign zext_ln1065_17_fu_1017_p1 = xor_ln1065_45_fu_1011_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2029:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_49_fu_1155_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2029 | assign zext_ln1065_18_fu_1161_p1 = xor_ln1065_49_fu_1155_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2031:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_51_fu_1171_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2031 | assign zext_ln1065_19_fu_1177_p1 = xor_ln1065_51_fu_1171_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2033:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_3_fu_403_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2033 | assign zext_ln1065_1_fu_409_p1 = xor_ln1065_3_fu_403_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2035:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_53_fu_1187_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2035 | assign zext_ln1065_20_fu_1193_p1 = xor_ln1065_53_fu_1187_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2037:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_55_fu_1203_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2037 | assign zext_ln1065_21_fu_1209_p1 = xor_ln1065_55_fu_1203_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2039:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_57_fu_1219_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2039 | assign zext_ln1065_22_fu_1225_p1 = xor_ln1065_57_fu_1219_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2041:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_61_fu_1251_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2041 | assign zext_ln1065_23_fu_1257_p1 = xor_ln1065_61_fu_1251_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2043:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_65_fu_1395_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2043 | assign zext_ln1065_24_fu_1401_p1 = xor_ln1065_65_fu_1395_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2045:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_67_fu_1411_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2045 | assign zext_ln1065_25_fu_1417_p1 = xor_ln1065_67_fu_1411_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2047:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_69_fu_1427_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2047 | assign zext_ln1065_26_fu_1433_p1 = xor_ln1065_69_fu_1427_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2049:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_71_fu_1443_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2049 | assign zext_ln1065_27_fu_1449_p1 = xor_ln1065_71_fu_1443_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2051:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_73_fu_1459_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2051 | assign zext_ln1065_28_fu_1465_p1 = xor_ln1065_73_fu_1459_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2053:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_77_fu_1491_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2053 | assign zext_ln1065_29_fu_1497_p1 = xor_ln1065_77_fu_1491_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2055:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_5_fu_427_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2055 | assign zext_ln1065_2_fu_433_p1 = xor_ln1065_5_fu_427_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2057:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_81_fu_1635_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2057 | assign zext_ln1065_30_fu_1641_p1 = xor_ln1065_81_fu_1635_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2059:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_83_fu_1651_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2059 | assign zext_ln1065_31_fu_1657_p1 = xor_ln1065_83_fu_1651_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2061:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_85_fu_1667_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2061 | assign zext_ln1065_32_fu_1673_p1 = xor_ln1065_85_fu_1667_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2063:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_87_fu_1683_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2063 | assign zext_ln1065_33_fu_1689_p1 = xor_ln1065_87_fu_1683_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2065:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_89_fu_1699_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2065 | assign zext_ln1065_34_fu_1705_p1 = xor_ln1065_89_fu_1699_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2067:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_93_fu_1731_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2067 | assign zext_ln1065_35_fu_1737_p1 = xor_ln1065_93_fu_1731_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2069:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_97_fu_1875_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2069 | assign zext_ln1065_36_fu_1881_p1 = xor_ln1065_97_fu_1875_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2071:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_99_fu_1891_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2071 | assign zext_ln1065_37_fu_1897_p1 = xor_ln1065_99_fu_1891_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2073:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_101_fu_1907_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2073 | assign zext_ln1065_38_fu_1913_p1 = xor_ln1065_101_fu_1907_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2075:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_103_fu_1923_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2075 | assign zext_ln1065_39_fu_1929_p1 = xor_ln1065_103_fu_1923_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2077:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_7_fu_451_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2077 | assign zext_ln1065_3_fu_457_p1 = xor_ln1065_7_fu_451_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2079:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_105_fu_1939_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2079 | assign zext_ln1065_40_fu_1945_p1 = xor_ln1065_105_fu_1939_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2081:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_109_fu_1971_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2081 | assign zext_ln1065_41_fu_1977_p1 = xor_ln1065_109_fu_1971_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2083:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_113_fu_2115_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2083 | assign zext_ln1065_42_fu_2121_p1 = xor_ln1065_113_fu_2115_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2085:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_115_fu_2131_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2085 | assign zext_ln1065_43_fu_2137_p1 = xor_ln1065_115_fu_2131_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2087:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_117_fu_2147_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2087 | assign zext_ln1065_44_fu_2153_p1 = xor_ln1065_117_fu_2147_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2089:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_119_fu_2163_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2089 | assign zext_ln1065_45_fu_2169_p1 = xor_ln1065_119_fu_2163_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2091:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_121_fu_2179_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2091 | assign zext_ln1065_46_fu_2185_p1 = xor_ln1065_121_fu_2179_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2093:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_125_fu_2211_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2093 | assign zext_ln1065_47_fu_2217_p1 = xor_ln1065_125_fu_2211_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2095:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_129_fu_2355_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2095 | assign zext_ln1065_48_fu_2361_p1 = xor_ln1065_129_fu_2355_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2097:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_131_fu_2371_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2097 | assign zext_ln1065_49_fu_2377_p1 = xor_ln1065_131_fu_2371_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2099:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_9_fu_475_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2099 | assign zext_ln1065_4_fu_481_p1 = xor_ln1065_9_fu_475_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2101:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_133_fu_2387_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2101 | assign zext_ln1065_50_fu_2393_p1 = xor_ln1065_133_fu_2387_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2103:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_135_fu_2403_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2103 | assign zext_ln1065_51_fu_2409_p1 = xor_ln1065_135_fu_2403_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2105:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_137_fu_2419_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2105 | assign zext_ln1065_52_fu_2425_p1 = xor_ln1065_137_fu_2419_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2107:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_141_fu_2451_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2107 | assign zext_ln1065_53_fu_2457_p1 = xor_ln1065_141_fu_2451_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2109:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_145_fu_2595_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2109 | assign zext_ln1065_54_fu_2601_p1 = xor_ln1065_145_fu_2595_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2111:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_147_fu_2611_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2111 | assign zext_ln1065_55_fu_2617_p1 = xor_ln1065_147_fu_2611_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2113:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_149_fu_2627_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2113 | assign zext_ln1065_56_fu_2633_p1 = xor_ln1065_149_fu_2627_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2115:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_151_fu_2643_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2115 | assign zext_ln1065_57_fu_2649_p1 = xor_ln1065_151_fu_2643_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2117:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_153_fu_2659_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2117 | assign zext_ln1065_58_fu_2665_p1 = xor_ln1065_153_fu_2659_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2119:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_157_fu_2691_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2119 | assign zext_ln1065_59_fu_2697_p1 = xor_ln1065_157_fu_2691_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2121:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_13_fu_523_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2121 | assign zext_ln1065_5_fu_529_p1 = xor_ln1065_13_fu_523_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2123:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_17_fu_675_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2123 | assign zext_ln1065_6_fu_681_p1 = xor_ln1065_17_fu_675_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2125:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_19_fu_691_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2125 | assign zext_ln1065_7_fu_697_p1 = xor_ln1065_19_fu_691_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2127:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_21_fu_707_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2127 | assign zext_ln1065_8_fu_713_p1 = xor_ln1065_21_fu_707_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2129:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_23_fu_723_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2129 | assign zext_ln1065_9_fu_729_p1 = xor_ln1065_23_fu_723_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2131:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1_fu_379_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2131 | assign zext_ln1065_fu_385_p1 = xor_ln1065_1_fu_379_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2133:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_13_fu_829_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2133 | assign zext_ln886_10_fu_835_p1 = add_ln886_13_fu_829_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2135:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_14_reg_3215' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2135 | assign zext_ln886_11_fu_2911_p1 = add_ln886_14_reg_3215;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2137:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_43_fu_995_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2137 | assign zext_ln886_12_fu_1001_p1 = xor_ln1065_43_fu_995_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2139:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_47_fu_1027_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2139 | assign zext_ln886_13_fu_1033_p1 = xor_ln1065_47_fu_1027_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2141:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_17_fu_1037_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2141 | assign zext_ln886_14_fu_1043_p1 = add_ln886_17_fu_1037_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2143:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_19_fu_1053_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2143 | assign zext_ln886_15_fu_1059_p1 = add_ln886_19_fu_1053_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2145:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_21_fu_1069_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2145 | assign zext_ln886_16_fu_1075_p1 = add_ln886_21_fu_1069_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2147:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_22_reg_3225' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2147 | assign zext_ln886_17_fu_2925_p1 = add_ln886_22_reg_3225;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2149:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_59_fu_1235_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2149 | assign zext_ln886_18_fu_1241_p1 = xor_ln1065_59_fu_1235_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2151:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_63_fu_1267_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2151 | assign zext_ln886_19_fu_1273_p1 = xor_ln1065_63_fu_1267_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2153:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_15_fu_547_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2153 | assign zext_ln886_1_fu_553_p1 = xor_ln1065_15_fu_547_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2155:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_25_fu_1277_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2155 | assign zext_ln886_20_fu_1283_p1 = add_ln886_25_fu_1277_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2157:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_27_fu_1293_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2157 | assign zext_ln886_21_fu_1299_p1 = add_ln886_27_fu_1293_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2159:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_29_fu_1309_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2159 | assign zext_ln886_22_fu_1315_p1 = add_ln886_29_fu_1309_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2161:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_30_reg_3235' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2161 | assign zext_ln886_23_fu_2939_p1 = add_ln886_30_reg_3235;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2163:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_75_fu_1475_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2163 | assign zext_ln886_24_fu_1481_p1 = xor_ln1065_75_fu_1475_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2165:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_79_fu_1507_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2165 | assign zext_ln886_25_fu_1513_p1 = xor_ln1065_79_fu_1507_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2167:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_33_fu_1517_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2167 | assign zext_ln886_26_fu_1523_p1 = add_ln886_33_fu_1517_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2169:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_35_fu_1533_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2169 | assign zext_ln886_27_fu_1539_p1 = add_ln886_35_fu_1533_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2171:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_37_fu_1549_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2171 | assign zext_ln886_28_fu_1555_p1 = add_ln886_37_fu_1549_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2173:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_38_reg_3245' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2173 | assign zext_ln886_29_fu_2953_p1 = add_ln886_38_reg_3245;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2175:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_1_fu_557_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2175 | assign zext_ln886_2_fu_563_p1 = add_ln886_1_fu_557_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2177:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_91_fu_1715_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2177 | assign zext_ln886_30_fu_1721_p1 = xor_ln1065_91_fu_1715_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2179:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_95_fu_1747_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2179 | assign zext_ln886_31_fu_1753_p1 = xor_ln1065_95_fu_1747_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2181:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_41_fu_1757_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2181 | assign zext_ln886_32_fu_1763_p1 = add_ln886_41_fu_1757_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2183:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_43_fu_1773_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2183 | assign zext_ln886_33_fu_1779_p1 = add_ln886_43_fu_1773_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2185:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_45_fu_1789_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2185 | assign zext_ln886_34_fu_1795_p1 = add_ln886_45_fu_1789_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2187:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_46_reg_3255' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2187 | assign zext_ln886_35_fu_2967_p1 = add_ln886_46_reg_3255;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2189:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_107_fu_1955_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2189 | assign zext_ln886_36_fu_1961_p1 = xor_ln1065_107_fu_1955_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2191:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_111_fu_1987_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2191 | assign zext_ln886_37_fu_1993_p1 = xor_ln1065_111_fu_1987_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2193:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_49_fu_1997_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2193 | assign zext_ln886_38_fu_2003_p1 = add_ln886_49_fu_1997_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2195:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_51_fu_2013_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2195 | assign zext_ln886_39_fu_2019_p1 = add_ln886_51_fu_2013_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2197:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_3_fu_573_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2197 | assign zext_ln886_3_fu_579_p1 = add_ln886_3_fu_573_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2199:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_53_fu_2029_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2199 | assign zext_ln886_40_fu_2035_p1 = add_ln886_53_fu_2029_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2201:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_54_reg_3265' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2201 | assign zext_ln886_41_fu_2981_p1 = add_ln886_54_reg_3265;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2203:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_123_fu_2195_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2203 | assign zext_ln886_42_fu_2201_p1 = xor_ln1065_123_fu_2195_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2205:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_127_fu_2227_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2205 | assign zext_ln886_43_fu_2233_p1 = xor_ln1065_127_fu_2227_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2207:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_57_fu_2237_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2207 | assign zext_ln886_44_fu_2243_p1 = add_ln886_57_fu_2237_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2209:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_59_fu_2253_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2209 | assign zext_ln886_45_fu_2259_p1 = add_ln886_59_fu_2253_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2211:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_61_fu_2269_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2211 | assign zext_ln886_46_fu_2275_p1 = add_ln886_61_fu_2269_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2213:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_62_reg_3275' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2213 | assign zext_ln886_47_fu_2995_p1 = add_ln886_62_reg_3275;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2215:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_139_fu_2435_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2215 | assign zext_ln886_48_fu_2441_p1 = xor_ln1065_139_fu_2435_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2217:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_143_fu_2467_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2217 | assign zext_ln886_49_fu_2473_p1 = xor_ln1065_143_fu_2467_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2219:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_5_fu_589_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2219 | assign zext_ln886_4_fu_595_p1 = add_ln886_5_fu_589_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2221:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_65_fu_2477_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2221 | assign zext_ln886_50_fu_2483_p1 = add_ln886_65_fu_2477_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2223:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_67_fu_2493_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2223 | assign zext_ln886_51_fu_2499_p1 = add_ln886_67_fu_2493_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2225:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_69_fu_2509_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2225 | assign zext_ln886_52_fu_2515_p1 = add_ln886_69_fu_2509_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2227:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_70_reg_3285' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2227 | assign zext_ln886_53_fu_3009_p1 = add_ln886_70_reg_3285;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2229:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_155_fu_2675_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2229 | assign zext_ln886_54_fu_2681_p1 = xor_ln1065_155_fu_2675_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2231:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_159_fu_2707_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2231 | assign zext_ln886_55_fu_2713_p1 = xor_ln1065_159_fu_2707_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2233:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_73_fu_2717_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2233 | assign zext_ln886_56_fu_2723_p1 = add_ln886_73_fu_2717_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2235:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_75_fu_2733_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2235 | assign zext_ln886_57_fu_2739_p1 = add_ln886_75_fu_2733_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2237:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_77_fu_2749_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2237 | assign zext_ln886_58_fu_2755_p1 = add_ln886_77_fu_2749_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2239:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_78_reg_3295' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2239 | assign zext_ln886_59_fu_3023_p1 = add_ln886_78_reg_3295;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2241:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_6_reg_3205' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2241 | assign zext_ln886_5_fu_2897_p1 = add_ln886_6_reg_3205;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2243:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_27_fu_755_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2243 | assign zext_ln886_6_fu_761_p1 = xor_ln1065_27_fu_755_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2245:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_31_fu_787_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2245 | assign zext_ln886_7_fu_793_p1 = xor_ln1065_31_fu_787_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2247:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_9_fu_797_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2247 | assign zext_ln886_8_fu_803_p1 = add_ln886_9_fu_797_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2249:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_11_fu_813_p2' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2249 | assign zext_ln886_9_fu_819_p1 = add_ln886_11_fu_813_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2251:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_11_fu_499_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2251 | assign zext_ln886_fu_505_p1 = xor_ln1065_11_fu_499_p2;\n",
      "      |                             ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2336:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_3\n",
      " 2336 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2337:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_3\n",
      " 2337 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_3_2g2tx0hd/MatrixVectorActivation_3.v:2479:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_3\n",
      " 2479 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:96:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                 : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "   96 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:97:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                 : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "   97 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:1254:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1254 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:1255:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1255 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:1256:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1256 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:1257:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1257 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:1813:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1813 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:1837:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1837 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:1861:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1861 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2024:44: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2024 | assign ap_phi_reg_pp0_iter0_inElem_reg_409 = 'bx;\n",
      "      |                                            ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2064:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_1_load_reg_3265' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2064 | assign idxprom2_i_fu_2781_p1 = nf_1_load_reg_3265;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2200:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2200 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2202:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2202 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2204:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2204 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2206:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2206 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2208:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2208 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2210:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2210 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2212:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2212 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2214:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2214 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2522:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_25_fu_956_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2522 | assign zext_ln1065_10_fu_962_p1 = xor_ln1065_25_fu_956_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2524:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_29_fu_972_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2524 | assign zext_ln1065_11_fu_978_p1 = xor_ln1065_29_fu_972_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2526:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_33_fu_1084_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2526 | assign zext_ln1065_12_fu_1090_p1 = xor_ln1065_33_fu_1084_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2528:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_35_fu_1100_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2528 | assign zext_ln1065_13_fu_1106_p1 = xor_ln1065_35_fu_1100_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2530:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_37_fu_1116_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2530 | assign zext_ln1065_14_fu_1122_p1 = xor_ln1065_37_fu_1116_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2532:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_39_fu_1132_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2532 | assign zext_ln1065_15_fu_1138_p1 = xor_ln1065_39_fu_1132_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2534:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_41_fu_1148_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2534 | assign zext_ln1065_16_fu_1154_p1 = xor_ln1065_41_fu_1148_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2536:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_45_fu_1164_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2536 | assign zext_ln1065_17_fu_1170_p1 = xor_ln1065_45_fu_1164_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2538:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_49_fu_1276_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2538 | assign zext_ln1065_18_fu_1282_p1 = xor_ln1065_49_fu_1276_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2540:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_51_fu_1292_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2540 | assign zext_ln1065_19_fu_1298_p1 = xor_ln1065_51_fu_1292_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2542:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_3_fu_668_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2542 | assign zext_ln1065_1_fu_674_p1 = xor_ln1065_3_fu_668_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2544:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_53_fu_1308_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2544 | assign zext_ln1065_20_fu_1314_p1 = xor_ln1065_53_fu_1308_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2546:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_55_fu_1324_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2546 | assign zext_ln1065_21_fu_1330_p1 = xor_ln1065_55_fu_1324_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2548:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_57_fu_1340_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2548 | assign zext_ln1065_22_fu_1346_p1 = xor_ln1065_57_fu_1340_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2550:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_61_fu_1356_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2550 | assign zext_ln1065_23_fu_1362_p1 = xor_ln1065_61_fu_1356_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2552:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_65_fu_1468_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2552 | assign zext_ln1065_24_fu_1474_p1 = xor_ln1065_65_fu_1468_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2554:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_67_fu_1484_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2554 | assign zext_ln1065_25_fu_1490_p1 = xor_ln1065_67_fu_1484_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2556:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_69_fu_1500_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2556 | assign zext_ln1065_26_fu_1506_p1 = xor_ln1065_69_fu_1500_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2558:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_71_fu_1516_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2558 | assign zext_ln1065_27_fu_1522_p1 = xor_ln1065_71_fu_1516_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2560:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_73_fu_1532_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2560 | assign zext_ln1065_28_fu_1538_p1 = xor_ln1065_73_fu_1532_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2562:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_77_fu_1548_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2562 | assign zext_ln1065_29_fu_1554_p1 = xor_ln1065_77_fu_1548_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2564:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_5_fu_692_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2564 | assign zext_ln1065_2_fu_698_p1 = xor_ln1065_5_fu_692_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2566:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_81_fu_1660_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2566 | assign zext_ln1065_30_fu_1666_p1 = xor_ln1065_81_fu_1660_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2568:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_83_fu_1676_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2568 | assign zext_ln1065_31_fu_1682_p1 = xor_ln1065_83_fu_1676_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2570:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_85_fu_1692_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2570 | assign zext_ln1065_32_fu_1698_p1 = xor_ln1065_85_fu_1692_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2572:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_87_fu_1708_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2572 | assign zext_ln1065_33_fu_1714_p1 = xor_ln1065_87_fu_1708_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2574:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_89_fu_1724_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2574 | assign zext_ln1065_34_fu_1730_p1 = xor_ln1065_89_fu_1724_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2576:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_93_fu_1740_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2576 | assign zext_ln1065_35_fu_1746_p1 = xor_ln1065_93_fu_1740_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2578:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_97_fu_1852_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2578 | assign zext_ln1065_36_fu_1858_p1 = xor_ln1065_97_fu_1852_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2580:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_99_fu_1868_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2580 | assign zext_ln1065_37_fu_1874_p1 = xor_ln1065_99_fu_1868_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2582:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_101_fu_1884_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2582 | assign zext_ln1065_38_fu_1890_p1 = xor_ln1065_101_fu_1884_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2584:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_103_fu_1900_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2584 | assign zext_ln1065_39_fu_1906_p1 = xor_ln1065_103_fu_1900_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2586:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_7_fu_716_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2586 | assign zext_ln1065_3_fu_722_p1 = xor_ln1065_7_fu_716_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2588:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_105_fu_1916_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2588 | assign zext_ln1065_40_fu_1922_p1 = xor_ln1065_105_fu_1916_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2590:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_109_fu_1932_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2590 | assign zext_ln1065_41_fu_1938_p1 = xor_ln1065_109_fu_1932_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2592:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_113_fu_2044_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2592 | assign zext_ln1065_42_fu_2050_p1 = xor_ln1065_113_fu_2044_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2594:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_115_fu_2060_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2594 | assign zext_ln1065_43_fu_2066_p1 = xor_ln1065_115_fu_2060_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2596:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_117_fu_2076_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2596 | assign zext_ln1065_44_fu_2082_p1 = xor_ln1065_117_fu_2076_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2598:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_119_fu_2092_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2598 | assign zext_ln1065_45_fu_2098_p1 = xor_ln1065_119_fu_2092_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2600:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_121_fu_2108_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2600 | assign zext_ln1065_46_fu_2114_p1 = xor_ln1065_121_fu_2108_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2602:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_125_fu_2124_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2602 | assign zext_ln1065_47_fu_2130_p1 = xor_ln1065_125_fu_2124_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2604:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_9_fu_740_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2604 | assign zext_ln1065_4_fu_746_p1 = xor_ln1065_9_fu_740_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2606:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_13_fu_772_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2606 | assign zext_ln1065_5_fu_778_p1 = xor_ln1065_13_fu_772_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2608:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_17_fu_892_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2608 | assign zext_ln1065_6_fu_898_p1 = xor_ln1065_17_fu_892_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2610:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_19_fu_908_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2610 | assign zext_ln1065_7_fu_914_p1 = xor_ln1065_19_fu_908_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2612:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_21_fu_924_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2612 | assign zext_ln1065_8_fu_930_p1 = xor_ln1065_21_fu_924_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2614:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_23_fu_940_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2614 | assign zext_ln1065_9_fu_946_p1 = xor_ln1065_23_fu_940_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2616:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1_fu_644_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2616 | assign zext_ln1065_fu_650_p1 = xor_ln1065_1_fu_644_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2618:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2618 | assign zext_ln1085_1_fu_2847_p1 = p_ZL7threshs_1_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2620:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2620 | assign zext_ln1085_2_fu_2862_p1 = p_ZL7threshs_2_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2622:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_3_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2622 | assign zext_ln1085_3_fu_2877_p1 = p_ZL7threshs_3_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2624:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_4_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2624 | assign zext_ln1085_4_fu_2892_p1 = p_ZL7threshs_4_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2626:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_5_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2626 | assign zext_ln1085_5_fu_2907_p1 = p_ZL7threshs_5_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2628:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_6_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2628 | assign zext_ln1085_6_fu_2922_p1 = p_ZL7threshs_6_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2630:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2630 | assign zext_ln1085_7_fu_2937_p1 = p_ZL7threshs_7_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2632:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2632 | assign zext_ln1085_fu_2832_p1 = p_ZL7threshs_0_q0;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2634:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_13_reg_3166' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2634 | assign zext_ln886_10_fu_2408_p1 = add_ln886_13_reg_3166;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2636:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_14_fu_2411_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2636 | assign zext_ln886_11_fu_2417_p1 = add_ln886_14_fu_2411_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2638:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_43_fu_2439_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2638 | assign zext_ln886_12_fu_2445_p1 = xor_ln1065_43_fu_2439_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2640:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_47_fu_1180_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2640 | assign zext_ln886_13_fu_1186_p1 = xor_ln1065_47_fu_1180_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2642:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_17_reg_3171' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2642 | assign zext_ln886_14_fu_2455_p1 = add_ln886_17_reg_3171;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2644:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_19_reg_3176' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2644 | assign zext_ln886_15_fu_2464_p1 = add_ln886_19_reg_3176;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2646:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_21_reg_3181' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2646 | assign zext_ln886_16_fu_2467_p1 = add_ln886_21_reg_3181;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2648:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_22_fu_2470_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2648 | assign zext_ln886_17_fu_2476_p1 = add_ln886_22_fu_2470_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2650:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_59_fu_2498_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2650 | assign zext_ln886_18_fu_2504_p1 = xor_ln1065_59_fu_2498_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2652:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_63_fu_1372_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2652 | assign zext_ln886_19_fu_1378_p1 = xor_ln1065_63_fu_1372_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2654:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_15_fu_796_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2654 | assign zext_ln886_1_fu_802_p1 = xor_ln1065_15_fu_796_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2656:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_25_reg_3186' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2656 | assign zext_ln886_20_fu_2514_p1 = add_ln886_25_reg_3186;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2658:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_27_reg_3191' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2658 | assign zext_ln886_21_fu_2523_p1 = add_ln886_27_reg_3191;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2660:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_29_reg_3196' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2660 | assign zext_ln886_22_fu_2526_p1 = add_ln886_29_reg_3196;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2662:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_30_fu_2529_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2662 | assign zext_ln886_23_fu_2535_p1 = add_ln886_30_fu_2529_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2664:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_75_fu_2557_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2664 | assign zext_ln886_24_fu_2563_p1 = xor_ln1065_75_fu_2557_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2666:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_79_fu_1564_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2666 | assign zext_ln886_25_fu_1570_p1 = xor_ln1065_79_fu_1564_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2668:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_33_reg_3201' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2668 | assign zext_ln886_26_fu_2573_p1 = add_ln886_33_reg_3201;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2670:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_35_reg_3206' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2670 | assign zext_ln886_27_fu_2582_p1 = add_ln886_35_reg_3206;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2672:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_37_reg_3211' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2672 | assign zext_ln886_28_fu_2585_p1 = add_ln886_37_reg_3211;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2674:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_38_fu_2588_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2674 | assign zext_ln886_29_fu_2594_p1 = add_ln886_38_fu_2588_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2676:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_1_reg_3141' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2676 | assign zext_ln886_2_fu_2337_p1 = add_ln886_1_reg_3141;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2678:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_91_fu_2616_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2678 | assign zext_ln886_30_fu_2622_p1 = xor_ln1065_91_fu_2616_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2680:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_95_fu_1756_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2680 | assign zext_ln886_31_fu_1762_p1 = xor_ln1065_95_fu_1756_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2682:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_41_reg_3216' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2682 | assign zext_ln886_32_fu_2632_p1 = add_ln886_41_reg_3216;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2684:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_43_reg_3221' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2684 | assign zext_ln886_33_fu_2641_p1 = add_ln886_43_reg_3221;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2686:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_45_reg_3226' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2686 | assign zext_ln886_34_fu_2644_p1 = add_ln886_45_reg_3226;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2688:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_46_fu_2647_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2688 | assign zext_ln886_35_fu_2653_p1 = add_ln886_46_fu_2647_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2690:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_107_fu_2675_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2690 | assign zext_ln886_36_fu_2681_p1 = xor_ln1065_107_fu_2675_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2692:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_111_fu_1948_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2692 | assign zext_ln886_37_fu_1954_p1 = xor_ln1065_111_fu_1948_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2694:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_49_reg_3231' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2694 | assign zext_ln886_38_fu_2691_p1 = add_ln886_49_reg_3231;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2696:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_51_reg_3236' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2696 | assign zext_ln886_39_fu_2700_p1 = add_ln886_51_reg_3236;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2698:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_3_reg_3146' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2698 | assign zext_ln886_3_fu_2346_p1 = add_ln886_3_reg_3146;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2700:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_53_reg_3241' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2700 | assign zext_ln886_40_fu_2703_p1 = add_ln886_53_reg_3241;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2702:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_54_fu_2706_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2702 | assign zext_ln886_41_fu_2712_p1 = add_ln886_54_fu_2706_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2704:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_123_fu_2734_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2704 | assign zext_ln886_42_fu_2740_p1 = xor_ln1065_123_fu_2734_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2706:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_127_fu_2140_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2706 | assign zext_ln886_43_fu_2146_p1 = xor_ln1065_127_fu_2140_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2708:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_57_reg_3246' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2708 | assign zext_ln886_44_fu_2750_p1 = add_ln886_57_reg_3246;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2710:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_59_reg_3251' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2710 | assign zext_ln886_45_fu_2759_p1 = add_ln886_59_reg_3251;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2712:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_61_reg_3256' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2712 | assign zext_ln886_46_fu_2762_p1 = add_ln886_61_reg_3256;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2714:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_62_fu_2765_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2714 | assign zext_ln886_47_fu_2771_p1 = add_ln886_62_fu_2765_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2716:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_5_reg_3151' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2716 | assign zext_ln886_4_fu_2349_p1 = add_ln886_5_reg_3151;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2718:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_6_fu_2352_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2718 | assign zext_ln886_5_fu_2358_p1 = add_ln886_6_fu_2352_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2720:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_27_fu_2380_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2720 | assign zext_ln886_6_fu_2386_p1 = xor_ln1065_27_fu_2380_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2722:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_31_fu_988_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2722 | assign zext_ln886_7_fu_994_p1 = xor_ln1065_31_fu_988_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2724:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_9_reg_3156' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2724 | assign zext_ln886_8_fu_2396_p1 = add_ln886_9_reg_3156;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2726:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_11_reg_3161' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2726 | assign zext_ln886_9_fu_2405_p1 = add_ln886_11_reg_3161;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:2728:30: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_11_fu_2321_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2728 | assign zext_ln886_fu_2327_p1 = xor_ln1065_11_fu_2321_p2;\n",
      "      |                              ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:3134:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_2\n",
      " 3134 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_46_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:3135:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_2\n",
      " 3135 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_2_rb1pq4a5/MatrixVectorActivation_2.v:3277:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_2\n",
      " 3277 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_6_0h1rg25o'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_StreamingFIFO_6_0h1rg25o/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_6.cpp VStreamingFIFO_6___024root__DepSet_h1603e49f__0.cpp VStreamingFIFO_6__Trace__0.cpp VStreamingFIFO_6___024root__Slow.cpp VStreamingFIFO_6___024root__DepSet_h1603e49f__0__Slow.cpp VStreamingFIFO_6__Syms.cpp VStreamingFIFO_6__Trace__0__Slow.cpp > VStreamingFIFO_6__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VStreamingFIFO_6__ALL.o VStreamingFIFO_6__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_6__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_6__ALL.a VStreamingFIFO_6__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_6__ALL.a      -o VStreamingFIFO_6\n",
      "rm VStreamingFIFO_6__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_6_0h1rg25o'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:171:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_4.StreamingFIFO_4_StreamingFIFO_4\n",
      "  171 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:228:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_4.StreamingFIFO_4_StreamingFIFO_4\n",
      "  228 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:236:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_4.StreamingFIFO_4_StreamingFIFO_4\n",
      "  236 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:239:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_4.StreamingFIFO_4_StreamingFIFO_4\n",
      "  239 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:252:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_4.StreamingFIFO_4_StreamingFIFO_4\n",
      "  252 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:262:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_4.StreamingFIFO_4_StreamingFIFO_4\n",
      "  262 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:276:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_4.StreamingFIFO_4_StreamingFIFO_4\n",
      "  276 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:283:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_4.StreamingFIFO_4_StreamingFIFO_4\n",
      "  283 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_4.StreamingFIFO_4_StreamingFIFO_4\n",
      "  296 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:314:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_4.StreamingFIFO_4_StreamingFIFO_4\n",
      "  314 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:328:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_4.StreamingFIFO_4_StreamingFIFO_4\n",
      "  328 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:345:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_4.StreamingFIFO_4_StreamingFIFO_4\n",
      "  345 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:348:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_4.StreamingFIFO_4_StreamingFIFO_4\n",
      "  348 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:37:3: Output port connection 'count' expects 7 bits on the pin connection, but pin connection's VARREF 'count' generates 6 bits.\n",
      "                                                                                             : ... In instance StreamingFIFO_4\n",
      "   37 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:38:3: Output port connection 'maxcount' expects 7 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 6 bits.\n",
      "                                                                                             : ... In instance StreamingFIFO_4\n",
      "   38 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:236:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:237:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:238:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:239:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  239 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:240:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  240 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:245:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  245 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:246:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  246 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:252:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  252 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:262:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  262 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:263:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  263 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:264:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  264 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:270:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  270 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:271:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  271 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:277:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  277 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:278:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  278 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:284:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  284 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:285:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  285 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:303:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  303 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:304:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  304 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:305:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  305 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:308:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  308 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:309:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  309 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:314:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  314 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:315:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  315 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:316:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  316 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:317:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  317 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:318:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  318 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:321:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  321 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:322:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  322 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:323:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  323 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:324:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  324 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:325:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  325 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:328:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  328 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:329:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  329 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:330:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  330 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:331:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  331 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:332:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  332 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:335:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  335 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:336:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  336 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:337:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  337 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:338:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  338 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:339:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  339 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:345:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  345 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:346:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  346 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:347:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  347 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:348:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  348 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_4_g6dff81z/StreamingFIFO_4.v:349:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  349 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_3_une19aju'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_3_une19aju/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMatrixVectorActivation_3.cpp VMatrixVectorActivation_3___024root__DepSet_haaa50f88__0.cpp VMatrixVectorActivation_3__Trace__0.cpp VMatrixVectorActivation_3__ConstPool_0.cpp VMatrixVectorActivation_3___024root__Slow.cpp VMatrixVectorActivation_3___024root__DepSet_haaa50f88__0__Slow.cpp VMatrixVectorActivation_3__Syms.cpp VMatrixVectorActivation_3__Trace__0__Slow.cpp > VMatrixVectorActivation_3__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VMatrixVectorActivation_3__ALL.o VMatrixVectorActivation_3__ALL.cpp\n",
      "echo \"\" > VMatrixVectorActivation_3__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMatrixVectorActivation_3__ALL.a VMatrixVectorActivation_3__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMatrixVectorActivation_3__ALL.a      -o VMatrixVectorActivation_3\n",
      "rm VMatrixVectorActivation_3__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_3_une19aju'\n",
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_5_dyd41t33'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_StreamingFIFO_5_dyd41t33/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_5.cpp VStreamingFIFO_5___024root__DepSet_hdef6b6eb__0.cpp VStreamingFIFO_5__Trace__0.cpp VStreamingFIFO_5___024root__Slow.cpp VStreamingFIFO_5___024root__DepSet_hdef6b6eb__0__Slow.cpp VStreamingFIFO_5__Syms.cpp VStreamingFIFO_5__Trace__0__Slow.cpp > VStreamingFIFO_5__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VStreamingFIFO_5__ALL.o VStreamingFIFO_5__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_5__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_5__ALL.a VStreamingFIFO_5__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_5__ALL.a      -o VStreamingFIFO_5\n",
      "rm VStreamingFIFO_5__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_5_dyd41t33'\n",
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_2_nhur1ltw'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_2_nhur1ltw/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMatrixVectorActivation_2.cpp VMatrixVectorActivation_2___024root__DepSet_h9d4c6cba__0.cpp VMatrixVectorActivation_2__Trace__0.cpp VMatrixVectorActivation_2__ConstPool_0.cpp VMatrixVectorActivation_2___024root__Slow.cpp VMatrixVectorActivation_2___024root__DepSet_h9d4c6cba__0__Slow.cpp VMatrixVectorActivation_2__Syms.cpp VMatrixVectorActivation_2__Trace__0__Slow.cpp > VMatrixVectorActivation_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VMatrixVectorActivation_2__ALL.o VMatrixVectorActivation_2__ALL.cpp\n",
      "echo \"\" > VMatrixVectorActivation_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMatrixVectorActivation_2__ALL.a VMatrixVectorActivation_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMatrixVectorActivation_2__ALL.a      -o VMatrixVectorActivation_2\n",
      "rm VMatrixVectorActivation_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_2_nhur1ltw'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:124:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_3.StreamingFIFO_3_StreamingFIFO_3\n",
      "  124 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:181:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_3.StreamingFIFO_3_StreamingFIFO_3\n",
      "  181 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:189:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_3.StreamingFIFO_3_StreamingFIFO_3\n",
      "  189 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:192:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_3.StreamingFIFO_3_StreamingFIFO_3\n",
      "  192 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:205:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_3.StreamingFIFO_3_StreamingFIFO_3\n",
      "  205 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:215:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_3.StreamingFIFO_3_StreamingFIFO_3\n",
      "  215 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:229:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_3.StreamingFIFO_3_StreamingFIFO_3\n",
      "  229 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:236:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_3.StreamingFIFO_3_StreamingFIFO_3\n",
      "  236 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:249:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_3.StreamingFIFO_3_StreamingFIFO_3\n",
      "  249 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:267:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_3.StreamingFIFO_3_StreamingFIFO_3\n",
      "  267 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:281:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_3.StreamingFIFO_3_StreamingFIFO_3\n",
      "  281 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:298:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_3.StreamingFIFO_3_StreamingFIFO_3\n",
      "  298 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:301:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_3.StreamingFIFO_3_StreamingFIFO_3\n",
      "  301 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:348:3: Output port connection 'count' expects 7 bits on the pin connection, but pin connection's VARREF 'count' generates 6 bits.\n",
      "                                                                                              : ... In instance StreamingFIFO_3\n",
      "  348 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:349:3: Output port connection 'maxcount' expects 7 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 6 bits.\n",
      "                                                                                              : ... In instance StreamingFIFO_3\n",
      "  349 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:192:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  192 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:193:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  193 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:201:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  201 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:202:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  202 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:208:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  208 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:209:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  209 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:218:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  218 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:219:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  219 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:225:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  225 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:226:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  226 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:232:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  232 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:233:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  233 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:239:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  239 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:240:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  240 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:252:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  252 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:257:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  257 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:258:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  258 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:261:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  261 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:262:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  262 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:270:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  270 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:271:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  271 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:277:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  277 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:278:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  278 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:284:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  284 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:285:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  285 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:291:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  291 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:292:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  292 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:301:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  301 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_3_91o7r_3i/StreamingFIFO_3.v:302:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  302 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2863:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      " 2863 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2864:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      " 2864 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:756:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  756 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:757:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  757 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:758:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  758 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:759:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  759 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:1315:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1315 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:1339:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1339 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:1363:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1363 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:1526:44: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1526 | assign ap_phi_reg_pp0_iter0_inElem_reg_409 = 'bx;\n",
      "      |                                            ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:1566:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_1_load_reg_3265' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1566 | assign idxprom2_i_fu_2781_p1 = nf_1_load_reg_3265;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:1702:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1702 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:1704:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1704 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:1706:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1706 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:1708:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1708 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:1710:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1710 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:1712:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1712 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:1714:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1714 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:1716:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2781_p1' generates 64 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1716 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2781_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2024:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_25_fu_956_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2024 | assign zext_ln1065_10_fu_962_p1 = xor_ln1065_25_fu_956_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2026:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_29_fu_972_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2026 | assign zext_ln1065_11_fu_978_p1 = xor_ln1065_29_fu_972_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2028:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_33_fu_1084_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2028 | assign zext_ln1065_12_fu_1090_p1 = xor_ln1065_33_fu_1084_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2030:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_35_fu_1100_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2030 | assign zext_ln1065_13_fu_1106_p1 = xor_ln1065_35_fu_1100_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2032:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_37_fu_1116_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2032 | assign zext_ln1065_14_fu_1122_p1 = xor_ln1065_37_fu_1116_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2034:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_39_fu_1132_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2034 | assign zext_ln1065_15_fu_1138_p1 = xor_ln1065_39_fu_1132_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2036:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_41_fu_1148_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2036 | assign zext_ln1065_16_fu_1154_p1 = xor_ln1065_41_fu_1148_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2038:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_45_fu_1164_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2038 | assign zext_ln1065_17_fu_1170_p1 = xor_ln1065_45_fu_1164_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2040:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_49_fu_1276_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2040 | assign zext_ln1065_18_fu_1282_p1 = xor_ln1065_49_fu_1276_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2042:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_51_fu_1292_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2042 | assign zext_ln1065_19_fu_1298_p1 = xor_ln1065_51_fu_1292_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2044:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_3_fu_668_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2044 | assign zext_ln1065_1_fu_674_p1 = xor_ln1065_3_fu_668_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2046:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_53_fu_1308_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2046 | assign zext_ln1065_20_fu_1314_p1 = xor_ln1065_53_fu_1308_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2048:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_55_fu_1324_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2048 | assign zext_ln1065_21_fu_1330_p1 = xor_ln1065_55_fu_1324_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2050:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_57_fu_1340_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2050 | assign zext_ln1065_22_fu_1346_p1 = xor_ln1065_57_fu_1340_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2052:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_61_fu_1356_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2052 | assign zext_ln1065_23_fu_1362_p1 = xor_ln1065_61_fu_1356_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2054:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_65_fu_1468_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2054 | assign zext_ln1065_24_fu_1474_p1 = xor_ln1065_65_fu_1468_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2056:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_67_fu_1484_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2056 | assign zext_ln1065_25_fu_1490_p1 = xor_ln1065_67_fu_1484_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2058:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_69_fu_1500_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2058 | assign zext_ln1065_26_fu_1506_p1 = xor_ln1065_69_fu_1500_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2060:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_71_fu_1516_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2060 | assign zext_ln1065_27_fu_1522_p1 = xor_ln1065_71_fu_1516_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2062:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_73_fu_1532_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2062 | assign zext_ln1065_28_fu_1538_p1 = xor_ln1065_73_fu_1532_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2064:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_77_fu_1548_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2064 | assign zext_ln1065_29_fu_1554_p1 = xor_ln1065_77_fu_1548_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2066:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_5_fu_692_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2066 | assign zext_ln1065_2_fu_698_p1 = xor_ln1065_5_fu_692_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2068:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_81_fu_1660_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2068 | assign zext_ln1065_30_fu_1666_p1 = xor_ln1065_81_fu_1660_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2070:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_83_fu_1676_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2070 | assign zext_ln1065_31_fu_1682_p1 = xor_ln1065_83_fu_1676_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2072:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_85_fu_1692_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2072 | assign zext_ln1065_32_fu_1698_p1 = xor_ln1065_85_fu_1692_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2074:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_87_fu_1708_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2074 | assign zext_ln1065_33_fu_1714_p1 = xor_ln1065_87_fu_1708_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2076:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_89_fu_1724_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2076 | assign zext_ln1065_34_fu_1730_p1 = xor_ln1065_89_fu_1724_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2078:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_93_fu_1740_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2078 | assign zext_ln1065_35_fu_1746_p1 = xor_ln1065_93_fu_1740_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2080:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_97_fu_1852_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2080 | assign zext_ln1065_36_fu_1858_p1 = xor_ln1065_97_fu_1852_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2082:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_99_fu_1868_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2082 | assign zext_ln1065_37_fu_1874_p1 = xor_ln1065_99_fu_1868_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2084:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_101_fu_1884_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2084 | assign zext_ln1065_38_fu_1890_p1 = xor_ln1065_101_fu_1884_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2086:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_103_fu_1900_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2086 | assign zext_ln1065_39_fu_1906_p1 = xor_ln1065_103_fu_1900_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2088:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_7_fu_716_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2088 | assign zext_ln1065_3_fu_722_p1 = xor_ln1065_7_fu_716_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2090:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_105_fu_1916_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2090 | assign zext_ln1065_40_fu_1922_p1 = xor_ln1065_105_fu_1916_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_109_fu_1932_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2092 | assign zext_ln1065_41_fu_1938_p1 = xor_ln1065_109_fu_1932_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2094:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_113_fu_2044_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2094 | assign zext_ln1065_42_fu_2050_p1 = xor_ln1065_113_fu_2044_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2096:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_115_fu_2060_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2096 | assign zext_ln1065_43_fu_2066_p1 = xor_ln1065_115_fu_2060_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2098:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_117_fu_2076_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2098 | assign zext_ln1065_44_fu_2082_p1 = xor_ln1065_117_fu_2076_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2100:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_119_fu_2092_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2100 | assign zext_ln1065_45_fu_2098_p1 = xor_ln1065_119_fu_2092_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2102:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_121_fu_2108_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2102 | assign zext_ln1065_46_fu_2114_p1 = xor_ln1065_121_fu_2108_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2104:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_125_fu_2124_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2104 | assign zext_ln1065_47_fu_2130_p1 = xor_ln1065_125_fu_2124_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2106:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_9_fu_740_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2106 | assign zext_ln1065_4_fu_746_p1 = xor_ln1065_9_fu_740_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2108:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_13_fu_772_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2108 | assign zext_ln1065_5_fu_778_p1 = xor_ln1065_13_fu_772_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2110:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_17_fu_892_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2110 | assign zext_ln1065_6_fu_898_p1 = xor_ln1065_17_fu_892_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2112:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_19_fu_908_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2112 | assign zext_ln1065_7_fu_914_p1 = xor_ln1065_19_fu_908_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2114:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_21_fu_924_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2114 | assign zext_ln1065_8_fu_930_p1 = xor_ln1065_21_fu_924_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2116:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_23_fu_940_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2116 | assign zext_ln1065_9_fu_946_p1 = xor_ln1065_23_fu_940_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2118:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1_fu_644_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2118 | assign zext_ln1065_fu_650_p1 = xor_ln1065_1_fu_644_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2120:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2120 | assign zext_ln1085_1_fu_2847_p1 = p_ZL7threshs_1_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2122:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2122 | assign zext_ln1085_2_fu_2862_p1 = p_ZL7threshs_2_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2124:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_3_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2124 | assign zext_ln1085_3_fu_2877_p1 = p_ZL7threshs_3_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2126:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_4_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2126 | assign zext_ln1085_4_fu_2892_p1 = p_ZL7threshs_4_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2128:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_5_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2128 | assign zext_ln1085_5_fu_2907_p1 = p_ZL7threshs_5_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2130:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_6_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2130 | assign zext_ln1085_6_fu_2922_p1 = p_ZL7threshs_6_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2132:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2132 | assign zext_ln1085_7_fu_2937_p1 = p_ZL7threshs_7_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2134:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 6 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2134 | assign zext_ln1085_fu_2832_p1 = p_ZL7threshs_0_q0;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2136:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_13_reg_3166' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2136 | assign zext_ln886_10_fu_2408_p1 = add_ln886_13_reg_3166;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2138:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_14_fu_2411_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2138 | assign zext_ln886_11_fu_2417_p1 = add_ln886_14_fu_2411_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2140:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_43_fu_2439_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2140 | assign zext_ln886_12_fu_2445_p1 = xor_ln1065_43_fu_2439_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2142:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_47_fu_1180_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2142 | assign zext_ln886_13_fu_1186_p1 = xor_ln1065_47_fu_1180_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2144:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_17_reg_3171' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2144 | assign zext_ln886_14_fu_2455_p1 = add_ln886_17_reg_3171;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2146:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_19_reg_3176' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2146 | assign zext_ln886_15_fu_2464_p1 = add_ln886_19_reg_3176;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2148:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_21_reg_3181' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2148 | assign zext_ln886_16_fu_2467_p1 = add_ln886_21_reg_3181;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2150:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_22_fu_2470_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2150 | assign zext_ln886_17_fu_2476_p1 = add_ln886_22_fu_2470_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2152:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_59_fu_2498_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2152 | assign zext_ln886_18_fu_2504_p1 = xor_ln1065_59_fu_2498_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2154:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_63_fu_1372_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2154 | assign zext_ln886_19_fu_1378_p1 = xor_ln1065_63_fu_1372_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2156:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_15_fu_796_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2156 | assign zext_ln886_1_fu_802_p1 = xor_ln1065_15_fu_796_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2158:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_25_reg_3186' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2158 | assign zext_ln886_20_fu_2514_p1 = add_ln886_25_reg_3186;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2160:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_27_reg_3191' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2160 | assign zext_ln886_21_fu_2523_p1 = add_ln886_27_reg_3191;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2162:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_29_reg_3196' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2162 | assign zext_ln886_22_fu_2526_p1 = add_ln886_29_reg_3196;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2164:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_30_fu_2529_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2164 | assign zext_ln886_23_fu_2535_p1 = add_ln886_30_fu_2529_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2166:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_75_fu_2557_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2166 | assign zext_ln886_24_fu_2563_p1 = xor_ln1065_75_fu_2557_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2168:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_79_fu_1564_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2168 | assign zext_ln886_25_fu_1570_p1 = xor_ln1065_79_fu_1564_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2170:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_33_reg_3201' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2170 | assign zext_ln886_26_fu_2573_p1 = add_ln886_33_reg_3201;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2172:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_35_reg_3206' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2172 | assign zext_ln886_27_fu_2582_p1 = add_ln886_35_reg_3206;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2174:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_37_reg_3211' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2174 | assign zext_ln886_28_fu_2585_p1 = add_ln886_37_reg_3211;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2176:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_38_fu_2588_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2176 | assign zext_ln886_29_fu_2594_p1 = add_ln886_38_fu_2588_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2178:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_1_reg_3141' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2178 | assign zext_ln886_2_fu_2337_p1 = add_ln886_1_reg_3141;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2180:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_91_fu_2616_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2180 | assign zext_ln886_30_fu_2622_p1 = xor_ln1065_91_fu_2616_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2182:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_95_fu_1756_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2182 | assign zext_ln886_31_fu_1762_p1 = xor_ln1065_95_fu_1756_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2184:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_41_reg_3216' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2184 | assign zext_ln886_32_fu_2632_p1 = add_ln886_41_reg_3216;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2186:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_43_reg_3221' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2186 | assign zext_ln886_33_fu_2641_p1 = add_ln886_43_reg_3221;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2188:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_45_reg_3226' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2188 | assign zext_ln886_34_fu_2644_p1 = add_ln886_45_reg_3226;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2190:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_46_fu_2647_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2190 | assign zext_ln886_35_fu_2653_p1 = add_ln886_46_fu_2647_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2192:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_107_fu_2675_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2192 | assign zext_ln886_36_fu_2681_p1 = xor_ln1065_107_fu_2675_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2194:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_111_fu_1948_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2194 | assign zext_ln886_37_fu_1954_p1 = xor_ln1065_111_fu_1948_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2196:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_49_reg_3231' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2196 | assign zext_ln886_38_fu_2691_p1 = add_ln886_49_reg_3231;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2198:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_51_reg_3236' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2198 | assign zext_ln886_39_fu_2700_p1 = add_ln886_51_reg_3236;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2200:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_3_reg_3146' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2200 | assign zext_ln886_3_fu_2346_p1 = add_ln886_3_reg_3146;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2202:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_53_reg_3241' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2202 | assign zext_ln886_40_fu_2703_p1 = add_ln886_53_reg_3241;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2204:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_54_fu_2706_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2204 | assign zext_ln886_41_fu_2712_p1 = add_ln886_54_fu_2706_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2206:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_123_fu_2734_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2206 | assign zext_ln886_42_fu_2740_p1 = xor_ln1065_123_fu_2734_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2208:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_127_fu_2140_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2208 | assign zext_ln886_43_fu_2146_p1 = xor_ln1065_127_fu_2140_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2210:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_57_reg_3246' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2210 | assign zext_ln886_44_fu_2750_p1 = add_ln886_57_reg_3246;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2212:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_59_reg_3251' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2212 | assign zext_ln886_45_fu_2759_p1 = add_ln886_59_reg_3251;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2214:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_61_reg_3256' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2214 | assign zext_ln886_46_fu_2762_p1 = add_ln886_61_reg_3256;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2216:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_62_fu_2765_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2216 | assign zext_ln886_47_fu_2771_p1 = add_ln886_62_fu_2765_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2218:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_5_reg_3151' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2218 | assign zext_ln886_4_fu_2349_p1 = add_ln886_5_reg_3151;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2220:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_6_fu_2352_p2' generates 3 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2220 | assign zext_ln886_5_fu_2358_p1 = add_ln886_6_fu_2352_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2222:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_27_fu_2380_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2222 | assign zext_ln886_6_fu_2386_p1 = xor_ln1065_27_fu_2380_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2224:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_31_fu_988_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2224 | assign zext_ln886_7_fu_994_p1 = xor_ln1065_31_fu_988_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2226:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_9_reg_3156' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2226 | assign zext_ln886_8_fu_2396_p1 = add_ln886_9_reg_3156;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2228:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_11_reg_3161' generates 2 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2228 | assign zext_ln886_9_fu_2405_p1 = add_ln886_11_reg_3161;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:2230:30: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_11_fu_2321_p2' generates 1 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2230 | assign zext_ln886_fu_2327_p1 = xor_ln1065_11_fu_2321_p2;\n",
      "      |                              ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:3134:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_1\n",
      " 3134 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_46_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:3135:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_1\n",
      " 3135 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_1_vgc1256b/MatrixVectorActivation_1.v:3277:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_1\n",
      " 3277 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_0_8ff5znn4/StreamingDataWidthConverter_Batch_0.v:330:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                        : ... In instance StreamingDataWidthConverter_Batch_0.flow_control_loop_pipe_no_ap_cont_U\n",
      "  330 | #0 ap_loop_init = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_0_8ff5znn4/StreamingDataWidthConverter_Batch_0.v:331:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                        : ... In instance StreamingDataWidthConverter_Batch_0.flow_control_loop_pipe_no_ap_cont_U\n",
      "  331 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_0_8ff5znn4/StreamingDataWidthConverter_Batch_0.v:486:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                        : ... In instance StreamingDataWidthConverter_Batch_0\n",
      "  486 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_0_8ff5znn4/StreamingDataWidthConverter_Batch_0.v:487:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                        : ... In instance StreamingDataWidthConverter_Batch_0\n",
      "  487 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_0_8ff5znn4/StreamingDataWidthConverter_Batch_0.v:488:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                                        : ... In instance StreamingDataWidthConverter_Batch_0\n",
      "  488 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_0_8ff5znn4/StreamingDataWidthConverter_Batch_0.v:724:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance StreamingDataWidthConverter_Batch_0\n",
      "  724 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_0_8ff5znn4/StreamingDataWidthConverter_Batch_0.v:748:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance StreamingDataWidthConverter_Batch_0\n",
      "  748 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_0_8ff5znn4/StreamingDataWidthConverter_Batch_0.v:761:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.\n",
      "                                                                                                                                       : ... In instance StreamingDataWidthConverter_Batch_0\n",
      "  761 |                 ap_NS_iter2_fsm = ap_ST_iter0_fsm_state1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_0_8ff5znn4/StreamingDataWidthConverter_Batch_0.v:774:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance StreamingDataWidthConverter_Batch_0\n",
      "  774 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_0_8ff5znn4/StreamingDataWidthConverter_Batch_0.v:809:43: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                                       : ... In instance StreamingDataWidthConverter_Batch_0\n",
      "  809 | assign ap_phi_reg_pp0_iter0_ei_V_3_reg_81 = 'bx;\n",
      "      |                                           ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingDataWidthConverter_Batch_0_8ff5znn4/StreamingDataWidthConverter_Batch_0.v:839:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'ei_V_fu_56' generates 8 bits.\n",
      "                                                                                                                                       : ... In instance StreamingDataWidthConverter_Batch_0\n",
      "  839 | assign zext_ln450_fu_165_p1 = ei_V_fu_56;\n",
      "      |                             ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_4_fq368wpa'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_StreamingFIFO_4_fq368wpa/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_4.cpp VStreamingFIFO_4___024root__DepSet_h1ae973be__0.cpp VStreamingFIFO_4__Trace__0.cpp VStreamingFIFO_4___024root__Slow.cpp VStreamingFIFO_4___024root__DepSet_h1ae973be__0__Slow.cpp VStreamingFIFO_4__Syms.cpp VStreamingFIFO_4__Trace__0__Slow.cpp > VStreamingFIFO_4__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VStreamingFIFO_4__ALL.o VStreamingFIFO_4__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_4__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_4__ALL.a VStreamingFIFO_4__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_4__ALL.a      -o VStreamingFIFO_4\n",
      "rm VStreamingFIFO_4__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_4_fq368wpa'\n",
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_3_6k91ey2n'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_StreamingFIFO_3_6k91ey2n/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_3.cpp VStreamingFIFO_3___024root__DepSet_h6cc821fe__0.cpp VStreamingFIFO_3__Trace__0.cpp VStreamingFIFO_3___024root__Slow.cpp VStreamingFIFO_3___024root__DepSet_h6cc821fe__0__Slow.cpp VStreamingFIFO_3__Syms.cpp VStreamingFIFO_3__Trace__0__Slow.cpp > VStreamingFIFO_3__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VStreamingFIFO_3__ALL.o VStreamingFIFO_3__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_3__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_3__ALL.a VStreamingFIFO_3__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_3__ALL.a      -o VStreamingFIFO_3\n",
      "rm VStreamingFIFO_3__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_3_6k91ey2n'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:171:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_2.StreamingFIFO_2_StreamingFIFO_2\n",
      "  171 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:228:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_2.StreamingFIFO_2_StreamingFIFO_2\n",
      "  228 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:236:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_2.StreamingFIFO_2_StreamingFIFO_2\n",
      "  236 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:239:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_2.StreamingFIFO_2_StreamingFIFO_2\n",
      "  239 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:252:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_2.StreamingFIFO_2_StreamingFIFO_2\n",
      "  252 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:262:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_2.StreamingFIFO_2_StreamingFIFO_2\n",
      "  262 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:276:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_2.StreamingFIFO_2_StreamingFIFO_2\n",
      "  276 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:283:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_2.StreamingFIFO_2_StreamingFIFO_2\n",
      "  283 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:296:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_2.StreamingFIFO_2_StreamingFIFO_2\n",
      "  296 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:314:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_2.StreamingFIFO_2_StreamingFIFO_2\n",
      "  314 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:328:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_2.StreamingFIFO_2_StreamingFIFO_2\n",
      "  328 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:345:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_2.StreamingFIFO_2_StreamingFIFO_2\n",
      "  345 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:348:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_2.StreamingFIFO_2_StreamingFIFO_2\n",
      "  348 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:37:3: Output port connection 'count' expects 7 bits on the pin connection, but pin connection's VARREF 'count' generates 6 bits.\n",
      "                                                                                             : ... In instance StreamingFIFO_2\n",
      "   37 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:38:3: Output port connection 'maxcount' expects 7 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 6 bits.\n",
      "                                                                                             : ... In instance StreamingFIFO_2\n",
      "   38 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:236:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:237:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:238:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:239:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  239 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:240:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  240 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:245:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  245 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:246:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  246 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:252:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  252 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:262:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  262 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:263:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  263 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:264:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  264 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:270:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  270 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:271:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  271 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:277:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  277 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:278:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  278 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:284:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  284 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:285:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  285 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:303:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  303 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:304:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  304 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:305:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  305 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:308:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  308 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:309:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  309 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:314:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  314 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:315:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  315 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:316:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  316 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:317:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  317 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:318:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  318 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:321:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  321 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:322:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  322 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:323:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  323 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:324:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  324 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:325:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  325 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:328:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  328 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:329:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  329 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:330:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  330 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:331:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  331 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:332:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  332 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:335:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  335 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:336:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  336 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:337:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  337 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:338:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  338 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:339:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  339 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:345:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  345 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:346:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  346 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:347:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  347 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:348:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  348 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_2_za85w16f/StreamingFIFO_2.v:349:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  349 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_StreamingDataWidthConverter_Batch_0_j0prd5fz'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_StreamingDataWidthConverter_Batch_0_j0prd5fz/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_Batch_0.cpp VStreamingDataWidthConverter_Batch_0___024root__DepSet_h434dbd62__0.cpp VStreamingDataWidthConverter_Batch_0__Trace__0.cpp VStreamingDataWidthConverter_Batch_0__ConstPool_0.cpp VStreamingDataWidthConverter_Batch_0___024root__Slow.cpp VStreamingDataWidthConverter_Batch_0___024root__DepSet_h434dbd62__0__Slow.cpp VStreamingDataWidthConverter_Batch_0__Syms.cpp VStreamingDataWidthConverter_Batch_0__Trace__0__Slow.cpp > VStreamingDataWidthConverter_Batch_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VStreamingDataWidthConverter_Batch_0__ALL.o VStreamingDataWidthConverter_Batch_0__ALL.cpp\n",
      "echo \"\" > VStreamingDataWidthConverter_Batch_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingDataWidthConverter_Batch_0__ALL.a VStreamingDataWidthConverter_Batch_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingDataWidthConverter_Batch_0__ALL.a      -o VStreamingDataWidthConverter_Batch_0\n",
      "rm VStreamingDataWidthConverter_Batch_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_StreamingDataWidthConverter_Batch_0_j0prd5fz'\n",
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_1_h1zipgb1'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_1_h1zipgb1/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMatrixVectorActivation_1.cpp VMatrixVectorActivation_1___024root__DepSet_h029f7ccd__0.cpp VMatrixVectorActivation_1__Trace__0.cpp VMatrixVectorActivation_1__ConstPool_0.cpp VMatrixVectorActivation_1___024root__Slow.cpp VMatrixVectorActivation_1___024root__DepSet_h029f7ccd__0__Slow.cpp VMatrixVectorActivation_1__Syms.cpp VMatrixVectorActivation_1__Trace__0__Slow.cpp > VMatrixVectorActivation_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VMatrixVectorActivation_1__ALL.o VMatrixVectorActivation_1__ALL.cpp\n",
      "echo \"\" > VMatrixVectorActivation_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMatrixVectorActivation_1__ALL.a VMatrixVectorActivation_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMatrixVectorActivation_1__ALL.a      -o VMatrixVectorActivation_1\n",
      "rm VMatrixVectorActivation_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_1_h1zipgb1'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:124:54: Operator EQ expects 32 or 5 bits on the LHS, but LHS's VARREF 'addr_' generates 4 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_1.StreamingFIFO_1_StreamingFIFO_1\n",
      "  124 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:181:10: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 5 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_1.StreamingFIFO_1_StreamingFIFO_1\n",
      "  181 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:189:25: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_1.StreamingFIFO_1_StreamingFIFO_1\n",
      "  189 |         srlo_       <=  'bx;\n",
      "      |                         ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:192:21: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_1.StreamingFIFO_1_StreamingFIFO_1\n",
      "  192 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:205:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_1.StreamingFIFO_1_StreamingFIFO_1\n",
      "  205 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:215:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_1.StreamingFIFO_1_StreamingFIFO_1\n",
      "  215 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:229:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_1.StreamingFIFO_1_StreamingFIFO_1\n",
      "  229 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:236:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_1.StreamingFIFO_1_StreamingFIFO_1\n",
      "  236 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:249:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_1.StreamingFIFO_1_StreamingFIFO_1\n",
      "  249 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:267:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_1.StreamingFIFO_1_StreamingFIFO_1\n",
      "  267 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:281:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_1.StreamingFIFO_1_StreamingFIFO_1\n",
      "  281 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:298:20: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_1.StreamingFIFO_1_StreamingFIFO_1\n",
      "  298 |    srlo_       <=  'bx;\n",
      "      |                    ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:301:16: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_1.StreamingFIFO_1_StreamingFIFO_1\n",
      "  301 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:348:3: Output port connection 'count' expects 5 bits on the pin connection, but pin connection's VARREF 'count' generates 4 bits.\n",
      "                                                                                              : ... In instance StreamingFIFO_1\n",
      "  348 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:349:3: Output port connection 'maxcount' expects 5 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 4 bits.\n",
      "                                                                                              : ... In instance StreamingFIFO_1\n",
      "  349 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:192:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  192 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:193:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  193 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:201:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  201 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:202:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  202 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:208:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  208 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:209:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  209 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:218:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  218 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:219:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  219 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:225:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  225 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:226:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  226 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:232:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  232 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:233:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  233 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:239:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  239 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:240:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  240 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:252:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  252 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:257:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  257 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:258:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  258 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:261:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  261 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:262:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  262 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:270:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  270 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:271:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  271 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:277:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  277 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:278:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  278 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:284:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  284 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:285:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  285 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:291:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  291 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:292:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  292 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:301:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  301 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_1_gg3hihnb/StreamingFIFO_1.v:302:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  302 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:96:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                         : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134.flow_control_loop_pipe_sequential_init_U\n",
      "   96 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:97:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                         : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134.flow_control_loop_pipe_sequential_init_U\n",
      "   97 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:830:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      "  830 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:831:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      "  831 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:832:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      "  832 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:833:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      "  833 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2105:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2105 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2129:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2129 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2153:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2153 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2294:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_1_fu_346' generates 32 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2294 | assign idxprom2_i_fu_1521_p1 = nf_1_fu_346;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2300:20: Operator ASSIGNW expects 56 bits on the Assign RHS, but Assign RHS's VARREF 'p_Result_s_fu_2138_p50' generates 49 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2300 | assign out_V_TDATA = p_Result_s_fu_2138_p50;\n",
      "      |                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2304:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2304 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2306:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2306 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2308:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2308 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2310:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2310 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2312:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2312 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2314:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2314 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2316:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2316 | assign p_ZL7threshs_15_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2318:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2318 | assign p_ZL7threshs_16_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2320:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2320 | assign p_ZL7threshs_17_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2322:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2322 | assign p_ZL7threshs_18_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2324:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2324 | assign p_ZL7threshs_19_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2326:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2326 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2328:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2328 | assign p_ZL7threshs_20_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2330:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2330 | assign p_ZL7threshs_21_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2332:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2332 | assign p_ZL7threshs_22_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2334:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2334 | assign p_ZL7threshs_23_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2336:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2336 | assign p_ZL7threshs_24_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2338:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2338 | assign p_ZL7threshs_25_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2340:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2340 | assign p_ZL7threshs_26_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2342:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2342 | assign p_ZL7threshs_27_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2344:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2344 | assign p_ZL7threshs_28_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2346:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2346 | assign p_ZL7threshs_29_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2348:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2348 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2350:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2350 | assign p_ZL7threshs_30_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2352:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2352 | assign p_ZL7threshs_31_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2354:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2354 | assign p_ZL7threshs_32_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2356:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2356 | assign p_ZL7threshs_33_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2358:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2358 | assign p_ZL7threshs_34_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2360:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2360 | assign p_ZL7threshs_35_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2362:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2362 | assign p_ZL7threshs_36_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2364:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2364 | assign p_ZL7threshs_37_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2366:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2366 | assign p_ZL7threshs_38_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2368:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2368 | assign p_ZL7threshs_39_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2370:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2370 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2372:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2372 | assign p_ZL7threshs_40_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2374:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2374 | assign p_ZL7threshs_41_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2376:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2376 | assign p_ZL7threshs_42_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2378:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2378 | assign p_ZL7threshs_43_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2380:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2380 | assign p_ZL7threshs_44_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2382:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2382 | assign p_ZL7threshs_45_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2384:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2384 | assign p_ZL7threshs_46_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2386:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2386 | assign p_ZL7threshs_47_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2388:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2388 | assign p_ZL7threshs_48_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2390:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2390 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2392:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2392 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2394:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2394 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2396:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2396 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2398:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2398 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2400:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1521_p1' generates 64 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0.grp_Thresholding_Batch_fu_134\n",
      " 2400 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_1521_p1;\n",
      "      |                                ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2613:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance Thresholding_Batch_0\n",
      " 2613 | #0 grp_Thresholding_Batch_fu_134_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2614:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                           : ... In instance Thresholding_Batch_0\n",
      " 2614 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_Thresholding_Batch_0_n77dws7q/Thresholding_Batch_0.v:2731:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                          : ... In instance Thresholding_Batch_0\n",
      " 2731 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:16228:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                    : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "16228 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:16229:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                    : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "16229 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:5143:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5143 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:5144:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5144 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:5145:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5145 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:5146:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5146 | #0 ap_CS_iter3_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:5147:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5147 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:6279:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 6279 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:6303:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 6303 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:6327:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 6327 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:6351:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 6351 |             ap_NS_iter3_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:7960:47: Unsized constant being X/Z extended to 49 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                                                  : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 7960 | assign ap_phi_reg_pp0_iter0_inElem_reg_1907 = 'bx;\n",
      "      |                                               ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12896:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_205_fu_5758_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12896 | assign zext_ln1065_100_fu_5764_p1 = xor_ln1065_205_fu_5758_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12898:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_207_fu_5774_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12898 | assign zext_ln1065_101_fu_5780_p1 = xor_ln1065_207_fu_5774_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12900:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_209_fu_5790_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12900 | assign zext_ln1065_102_fu_5796_p1 = xor_ln1065_209_fu_5790_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12902:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_211_fu_5806_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12902 | assign zext_ln1065_103_fu_5812_p1 = xor_ln1065_211_fu_5806_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12904:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_213_fu_5822_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12904 | assign zext_ln1065_104_fu_5828_p1 = xor_ln1065_213_fu_5822_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12906:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_215_fu_5838_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12906 | assign zext_ln1065_105_fu_5844_p1 = xor_ln1065_215_fu_5838_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12908:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_217_fu_5854_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12908 | assign zext_ln1065_106_fu_5860_p1 = xor_ln1065_217_fu_5854_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12910:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_219_fu_5870_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12910 | assign zext_ln1065_107_fu_5876_p1 = xor_ln1065_219_fu_5870_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12912:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_221_fu_5886_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12912 | assign zext_ln1065_108_fu_5892_p1 = xor_ln1065_221_fu_5886_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12914:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_223_fu_5902_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12914 | assign zext_ln1065_109_fu_5908_p1 = xor_ln1065_223_fu_5902_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12916:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_21_fu_2826_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12916 | assign zext_ln1065_10_fu_2832_p1 = xor_ln1065_21_fu_2826_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12918:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_225_fu_5918_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12918 | assign zext_ln1065_110_fu_5924_p1 = xor_ln1065_225_fu_5918_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12920:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_227_fu_5934_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12920 | assign zext_ln1065_111_fu_5940_p1 = xor_ln1065_227_fu_5934_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12922:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_229_fu_5950_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12922 | assign zext_ln1065_112_fu_5956_p1 = xor_ln1065_229_fu_5950_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12924:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_231_fu_5966_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12924 | assign zext_ln1065_113_fu_5972_p1 = xor_ln1065_231_fu_5966_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12926:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_233_fu_5982_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12926 | assign zext_ln1065_114_fu_5988_p1 = xor_ln1065_233_fu_5982_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12928:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_235_fu_5998_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12928 | assign zext_ln1065_115_fu_6004_p1 = xor_ln1065_235_fu_5998_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12930:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_237_fu_6014_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12930 | assign zext_ln1065_116_fu_6020_p1 = xor_ln1065_237_fu_6014_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12932:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_239_fu_6030_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12932 | assign zext_ln1065_117_fu_6036_p1 = xor_ln1065_239_fu_6030_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12934:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_241_fu_6046_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12934 | assign zext_ln1065_118_fu_6052_p1 = xor_ln1065_241_fu_6046_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12936:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_243_fu_6062_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12936 | assign zext_ln1065_119_fu_6068_p1 = xor_ln1065_243_fu_6062_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12938:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_23_fu_2850_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12938 | assign zext_ln1065_11_fu_2856_p1 = xor_ln1065_23_fu_2850_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12940:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_245_fu_6078_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12940 | assign zext_ln1065_120_fu_6084_p1 = xor_ln1065_245_fu_6078_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12942:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_247_fu_6094_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12942 | assign zext_ln1065_121_fu_6100_p1 = xor_ln1065_247_fu_6094_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12944:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_249_fu_6110_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12944 | assign zext_ln1065_122_fu_6116_p1 = xor_ln1065_249_fu_6110_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12946:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_251_fu_6126_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12946 | assign zext_ln1065_123_fu_6132_p1 = xor_ln1065_251_fu_6126_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12948:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_253_fu_6142_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12948 | assign zext_ln1065_124_fu_6148_p1 = xor_ln1065_253_fu_6142_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12950:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_255_fu_6158_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12950 | assign zext_ln1065_125_fu_6164_p1 = xor_ln1065_255_fu_6158_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12952:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_257_fu_6174_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12952 | assign zext_ln1065_126_fu_6180_p1 = xor_ln1065_257_fu_6174_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12954:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_259_fu_6190_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12954 | assign zext_ln1065_127_fu_6196_p1 = xor_ln1065_259_fu_6190_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12956:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_261_fu_6206_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12956 | assign zext_ln1065_128_fu_6212_p1 = xor_ln1065_261_fu_6206_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12958:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_263_fu_6222_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12958 | assign zext_ln1065_129_fu_6228_p1 = xor_ln1065_263_fu_6222_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12960:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_25_fu_2874_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12960 | assign zext_ln1065_12_fu_2880_p1 = xor_ln1065_25_fu_2874_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12962:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_265_fu_6238_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12962 | assign zext_ln1065_130_fu_6244_p1 = xor_ln1065_265_fu_6238_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12964:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_267_fu_6254_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12964 | assign zext_ln1065_131_fu_6260_p1 = xor_ln1065_267_fu_6254_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12966:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_269_fu_6270_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12966 | assign zext_ln1065_132_fu_6276_p1 = xor_ln1065_269_fu_6270_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12968:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_271_fu_6286_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12968 | assign zext_ln1065_133_fu_6292_p1 = xor_ln1065_271_fu_6286_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12970:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_273_fu_6302_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12970 | assign zext_ln1065_134_fu_6308_p1 = xor_ln1065_273_fu_6302_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12972:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_275_fu_6318_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12972 | assign zext_ln1065_135_fu_6324_p1 = xor_ln1065_275_fu_6318_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12974:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_277_fu_6334_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12974 | assign zext_ln1065_136_fu_6340_p1 = xor_ln1065_277_fu_6334_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12976:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_279_fu_6350_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12976 | assign zext_ln1065_137_fu_6356_p1 = xor_ln1065_279_fu_6350_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12978:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_281_fu_6366_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12978 | assign zext_ln1065_138_fu_6372_p1 = xor_ln1065_281_fu_6366_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12980:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_283_fu_6382_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12980 | assign zext_ln1065_139_fu_6388_p1 = xor_ln1065_283_fu_6382_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12982:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_27_fu_2898_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12982 | assign zext_ln1065_13_fu_2904_p1 = xor_ln1065_27_fu_2898_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12984:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_285_fu_6398_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12984 | assign zext_ln1065_140_fu_6404_p1 = xor_ln1065_285_fu_6398_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12986:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_287_fu_6414_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12986 | assign zext_ln1065_141_fu_6420_p1 = xor_ln1065_287_fu_6414_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12988:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_289_fu_6430_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12988 | assign zext_ln1065_142_fu_6436_p1 = xor_ln1065_289_fu_6430_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12990:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_291_fu_6446_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12990 | assign zext_ln1065_143_fu_6452_p1 = xor_ln1065_291_fu_6446_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12992:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_295_fu_7056_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12992 | assign zext_ln1065_144_fu_7062_p1 = xor_ln1065_295_fu_7056_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12994:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_297_fu_7072_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12994 | assign zext_ln1065_145_fu_7078_p1 = xor_ln1065_297_fu_7072_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12996:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_299_fu_7088_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12996 | assign zext_ln1065_146_fu_7094_p1 = xor_ln1065_299_fu_7088_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:12998:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_301_fu_7104_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "12998 | assign zext_ln1065_147_fu_7110_p1 = xor_ln1065_301_fu_7104_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13000:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_303_fu_7120_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13000 | assign zext_ln1065_148_fu_7126_p1 = xor_ln1065_303_fu_7120_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13002:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_305_fu_7136_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13002 | assign zext_ln1065_149_fu_7142_p1 = xor_ln1065_305_fu_7136_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13004:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_29_fu_2922_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13004 | assign zext_ln1065_14_fu_2928_p1 = xor_ln1065_29_fu_2922_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13006:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_307_fu_7152_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13006 | assign zext_ln1065_150_fu_7158_p1 = xor_ln1065_307_fu_7152_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13008:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_309_fu_7168_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13008 | assign zext_ln1065_151_fu_7174_p1 = xor_ln1065_309_fu_7168_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13010:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_311_fu_7184_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13010 | assign zext_ln1065_152_fu_7190_p1 = xor_ln1065_311_fu_7184_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13012:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_313_fu_7200_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13012 | assign zext_ln1065_153_fu_7206_p1 = xor_ln1065_313_fu_7200_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13014:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_315_fu_7216_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13014 | assign zext_ln1065_154_fu_7222_p1 = xor_ln1065_315_fu_7216_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13016:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_317_fu_7232_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13016 | assign zext_ln1065_155_fu_7238_p1 = xor_ln1065_317_fu_7232_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13018:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_319_fu_7248_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13018 | assign zext_ln1065_156_fu_7254_p1 = xor_ln1065_319_fu_7248_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13020:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_321_fu_7264_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13020 | assign zext_ln1065_157_fu_7270_p1 = xor_ln1065_321_fu_7264_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13022:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_323_fu_7280_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13022 | assign zext_ln1065_158_fu_7286_p1 = xor_ln1065_323_fu_7280_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13024:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_325_fu_7296_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13024 | assign zext_ln1065_159_fu_7302_p1 = xor_ln1065_325_fu_7296_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13026:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_31_fu_2946_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13026 | assign zext_ln1065_15_fu_2952_p1 = xor_ln1065_31_fu_2946_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13028:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_327_fu_7312_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13028 | assign zext_ln1065_160_fu_7318_p1 = xor_ln1065_327_fu_7312_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13030:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_329_fu_7328_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13030 | assign zext_ln1065_161_fu_7334_p1 = xor_ln1065_329_fu_7328_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13032:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_331_fu_7344_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13032 | assign zext_ln1065_162_fu_7350_p1 = xor_ln1065_331_fu_7344_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13034:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_333_fu_7360_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13034 | assign zext_ln1065_163_fu_7366_p1 = xor_ln1065_333_fu_7360_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13036:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_335_fu_7376_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13036 | assign zext_ln1065_164_fu_7382_p1 = xor_ln1065_335_fu_7376_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13038:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_337_fu_7392_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13038 | assign zext_ln1065_165_fu_7398_p1 = xor_ln1065_337_fu_7392_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13040:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_339_fu_7408_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13040 | assign zext_ln1065_166_fu_7414_p1 = xor_ln1065_339_fu_7408_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13042:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_341_fu_7424_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13042 | assign zext_ln1065_167_fu_7430_p1 = xor_ln1065_341_fu_7424_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13044:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_343_fu_7440_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13044 | assign zext_ln1065_168_fu_7446_p1 = xor_ln1065_343_fu_7440_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13046:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_345_fu_7456_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13046 | assign zext_ln1065_169_fu_7462_p1 = xor_ln1065_345_fu_7456_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13048:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_33_fu_2970_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13048 | assign zext_ln1065_16_fu_2976_p1 = xor_ln1065_33_fu_2970_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13050:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_347_fu_7472_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13050 | assign zext_ln1065_170_fu_7478_p1 = xor_ln1065_347_fu_7472_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13052:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_349_fu_7488_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13052 | assign zext_ln1065_171_fu_7494_p1 = xor_ln1065_349_fu_7488_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13054:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_351_fu_7504_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13054 | assign zext_ln1065_172_fu_7510_p1 = xor_ln1065_351_fu_7504_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13056:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_353_fu_7520_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13056 | assign zext_ln1065_173_fu_7526_p1 = xor_ln1065_353_fu_7520_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13058:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_355_fu_7536_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13058 | assign zext_ln1065_174_fu_7542_p1 = xor_ln1065_355_fu_7536_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13060:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_357_fu_7552_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13060 | assign zext_ln1065_175_fu_7558_p1 = xor_ln1065_357_fu_7552_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13062:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_359_fu_7568_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13062 | assign zext_ln1065_176_fu_7574_p1 = xor_ln1065_359_fu_7568_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13064:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_361_fu_7584_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13064 | assign zext_ln1065_177_fu_7590_p1 = xor_ln1065_361_fu_7584_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13066:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_363_fu_7600_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13066 | assign zext_ln1065_178_fu_7606_p1 = xor_ln1065_363_fu_7600_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13068:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_365_fu_7616_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13068 | assign zext_ln1065_179_fu_7622_p1 = xor_ln1065_365_fu_7616_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13070:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_35_fu_2994_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13070 | assign zext_ln1065_17_fu_3000_p1 = xor_ln1065_35_fu_2994_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13072:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_367_fu_7632_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13072 | assign zext_ln1065_180_fu_7638_p1 = xor_ln1065_367_fu_7632_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13074:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_369_fu_7648_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13074 | assign zext_ln1065_181_fu_7654_p1 = xor_ln1065_369_fu_7648_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13076:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_371_fu_7664_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13076 | assign zext_ln1065_182_fu_7670_p1 = xor_ln1065_371_fu_7664_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13078:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_373_fu_7680_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13078 | assign zext_ln1065_183_fu_7686_p1 = xor_ln1065_373_fu_7680_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13080:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_375_fu_7696_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13080 | assign zext_ln1065_184_fu_7702_p1 = xor_ln1065_375_fu_7696_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13082:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_377_fu_7712_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13082 | assign zext_ln1065_185_fu_7718_p1 = xor_ln1065_377_fu_7712_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13084:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_379_fu_7728_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13084 | assign zext_ln1065_186_fu_7734_p1 = xor_ln1065_379_fu_7728_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13086:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_381_fu_7744_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13086 | assign zext_ln1065_187_fu_7750_p1 = xor_ln1065_381_fu_7744_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13088:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_383_fu_7760_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13088 | assign zext_ln1065_188_fu_7766_p1 = xor_ln1065_383_fu_7760_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13090:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_385_fu_7776_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13090 | assign zext_ln1065_189_fu_7782_p1 = xor_ln1065_385_fu_7776_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_37_fu_3018_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13092 | assign zext_ln1065_18_fu_3024_p1 = xor_ln1065_37_fu_3018_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13094:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_387_fu_7792_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13094 | assign zext_ln1065_190_fu_7798_p1 = xor_ln1065_387_fu_7792_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13096:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_389_fu_7808_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13096 | assign zext_ln1065_191_fu_7814_p1 = xor_ln1065_389_fu_7808_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13098:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_393_fu_8418_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13098 | assign zext_ln1065_192_fu_8424_p1 = xor_ln1065_393_fu_8418_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13100:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_395_fu_8434_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13100 | assign zext_ln1065_193_fu_8440_p1 = xor_ln1065_395_fu_8434_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13102:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_397_fu_8450_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13102 | assign zext_ln1065_194_fu_8456_p1 = xor_ln1065_397_fu_8450_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13104:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_399_fu_8466_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13104 | assign zext_ln1065_195_fu_8472_p1 = xor_ln1065_399_fu_8466_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13106:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_401_fu_8482_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13106 | assign zext_ln1065_196_fu_8488_p1 = xor_ln1065_401_fu_8482_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13108:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_403_fu_8498_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13108 | assign zext_ln1065_197_fu_8504_p1 = xor_ln1065_403_fu_8498_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13110:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_405_fu_8514_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13110 | assign zext_ln1065_198_fu_8520_p1 = xor_ln1065_405_fu_8514_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13112:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_407_fu_8530_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13112 | assign zext_ln1065_199_fu_8536_p1 = xor_ln1065_407_fu_8530_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13114:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_39_fu_3042_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13114 | assign zext_ln1065_19_fu_3048_p1 = xor_ln1065_39_fu_3042_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13116:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_3_fu_2610_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13116 | assign zext_ln1065_1_fu_2616_p1 = xor_ln1065_3_fu_2610_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13118:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_409_fu_8546_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13118 | assign zext_ln1065_200_fu_8552_p1 = xor_ln1065_409_fu_8546_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13120:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_411_fu_8562_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13120 | assign zext_ln1065_201_fu_8568_p1 = xor_ln1065_411_fu_8562_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13122:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_413_fu_8578_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13122 | assign zext_ln1065_202_fu_8584_p1 = xor_ln1065_413_fu_8578_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13124:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_415_fu_8594_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13124 | assign zext_ln1065_203_fu_8600_p1 = xor_ln1065_415_fu_8594_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13126:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_417_fu_8610_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13126 | assign zext_ln1065_204_fu_8616_p1 = xor_ln1065_417_fu_8610_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13128:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_419_fu_8626_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13128 | assign zext_ln1065_205_fu_8632_p1 = xor_ln1065_419_fu_8626_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13130:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_421_fu_8642_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13130 | assign zext_ln1065_206_fu_8648_p1 = xor_ln1065_421_fu_8642_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13132:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_423_fu_8658_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13132 | assign zext_ln1065_207_fu_8664_p1 = xor_ln1065_423_fu_8658_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13134:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_425_fu_8674_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13134 | assign zext_ln1065_208_fu_8680_p1 = xor_ln1065_425_fu_8674_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13136:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_427_fu_8690_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13136 | assign zext_ln1065_209_fu_8696_p1 = xor_ln1065_427_fu_8690_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13138:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_41_fu_3066_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13138 | assign zext_ln1065_20_fu_3072_p1 = xor_ln1065_41_fu_3066_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13140:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_429_fu_8706_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13140 | assign zext_ln1065_210_fu_8712_p1 = xor_ln1065_429_fu_8706_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13142:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_431_fu_8722_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13142 | assign zext_ln1065_211_fu_8728_p1 = xor_ln1065_431_fu_8722_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13144:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_433_fu_8738_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13144 | assign zext_ln1065_212_fu_8744_p1 = xor_ln1065_433_fu_8738_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13146:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_435_fu_8754_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13146 | assign zext_ln1065_213_fu_8760_p1 = xor_ln1065_435_fu_8754_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13148:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_437_fu_8770_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13148 | assign zext_ln1065_214_fu_8776_p1 = xor_ln1065_437_fu_8770_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13150:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_439_fu_8786_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13150 | assign zext_ln1065_215_fu_8792_p1 = xor_ln1065_439_fu_8786_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13152:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_441_fu_8802_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13152 | assign zext_ln1065_216_fu_8808_p1 = xor_ln1065_441_fu_8802_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13154:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_443_fu_8818_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13154 | assign zext_ln1065_217_fu_8824_p1 = xor_ln1065_443_fu_8818_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13156:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_445_fu_8834_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13156 | assign zext_ln1065_218_fu_8840_p1 = xor_ln1065_445_fu_8834_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13158:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_447_fu_8850_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13158 | assign zext_ln1065_219_fu_8856_p1 = xor_ln1065_447_fu_8850_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13160:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_43_fu_3090_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13160 | assign zext_ln1065_21_fu_3096_p1 = xor_ln1065_43_fu_3090_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13162:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_449_fu_8866_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13162 | assign zext_ln1065_220_fu_8872_p1 = xor_ln1065_449_fu_8866_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13164:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_451_fu_8882_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13164 | assign zext_ln1065_221_fu_8888_p1 = xor_ln1065_451_fu_8882_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13166:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_453_fu_8898_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13166 | assign zext_ln1065_222_fu_8904_p1 = xor_ln1065_453_fu_8898_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13168:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_455_fu_8914_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13168 | assign zext_ln1065_223_fu_8920_p1 = xor_ln1065_455_fu_8914_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13170:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_457_fu_8930_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13170 | assign zext_ln1065_224_fu_8936_p1 = xor_ln1065_457_fu_8930_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13172:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_459_fu_8946_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13172 | assign zext_ln1065_225_fu_8952_p1 = xor_ln1065_459_fu_8946_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13174:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_461_fu_8962_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13174 | assign zext_ln1065_226_fu_8968_p1 = xor_ln1065_461_fu_8962_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13176:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_463_fu_8978_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13176 | assign zext_ln1065_227_fu_8984_p1 = xor_ln1065_463_fu_8978_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13178:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_465_fu_8994_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13178 | assign zext_ln1065_228_fu_9000_p1 = xor_ln1065_465_fu_8994_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13180:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_467_fu_9010_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13180 | assign zext_ln1065_229_fu_9016_p1 = xor_ln1065_467_fu_9010_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13182:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_45_fu_3114_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13182 | assign zext_ln1065_22_fu_3120_p1 = xor_ln1065_45_fu_3114_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13184:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_469_fu_9026_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13184 | assign zext_ln1065_230_fu_9032_p1 = xor_ln1065_469_fu_9026_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13186:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_471_fu_9042_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13186 | assign zext_ln1065_231_fu_9048_p1 = xor_ln1065_471_fu_9042_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13188:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_473_fu_9058_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13188 | assign zext_ln1065_232_fu_9064_p1 = xor_ln1065_473_fu_9058_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13190:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_475_fu_9074_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13190 | assign zext_ln1065_233_fu_9080_p1 = xor_ln1065_475_fu_9074_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13192:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_477_fu_9090_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13192 | assign zext_ln1065_234_fu_9096_p1 = xor_ln1065_477_fu_9090_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13194:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_479_fu_9106_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13194 | assign zext_ln1065_235_fu_9112_p1 = xor_ln1065_479_fu_9106_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13196:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_481_fu_9122_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13196 | assign zext_ln1065_236_fu_9128_p1 = xor_ln1065_481_fu_9122_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13198:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_483_fu_9138_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13198 | assign zext_ln1065_237_fu_9144_p1 = xor_ln1065_483_fu_9138_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13200:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_485_fu_9154_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13200 | assign zext_ln1065_238_fu_9160_p1 = xor_ln1065_485_fu_9154_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13202:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_487_fu_9170_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13202 | assign zext_ln1065_239_fu_9176_p1 = xor_ln1065_487_fu_9170_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13204:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_47_fu_3138_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13204 | assign zext_ln1065_23_fu_3144_p1 = xor_ln1065_47_fu_3138_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13206:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_491_fu_9780_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13206 | assign zext_ln1065_240_fu_9786_p1 = xor_ln1065_491_fu_9780_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13208:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_493_fu_9796_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13208 | assign zext_ln1065_241_fu_9802_p1 = xor_ln1065_493_fu_9796_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13210:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_495_fu_9812_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13210 | assign zext_ln1065_242_fu_9818_p1 = xor_ln1065_495_fu_9812_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13212:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_497_fu_9828_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13212 | assign zext_ln1065_243_fu_9834_p1 = xor_ln1065_497_fu_9828_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13214:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_499_fu_9844_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13214 | assign zext_ln1065_244_fu_9850_p1 = xor_ln1065_499_fu_9844_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13216:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_501_fu_9860_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13216 | assign zext_ln1065_245_fu_9866_p1 = xor_ln1065_501_fu_9860_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13218:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_503_fu_9876_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13218 | assign zext_ln1065_246_fu_9882_p1 = xor_ln1065_503_fu_9876_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13220:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_505_fu_9892_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13220 | assign zext_ln1065_247_fu_9898_p1 = xor_ln1065_505_fu_9892_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13222:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_507_fu_9908_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13222 | assign zext_ln1065_248_fu_9914_p1 = xor_ln1065_507_fu_9908_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13224:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_509_fu_9924_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13224 | assign zext_ln1065_249_fu_9930_p1 = xor_ln1065_509_fu_9924_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13226:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_49_fu_3162_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13226 | assign zext_ln1065_24_fu_3168_p1 = xor_ln1065_49_fu_3162_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13228:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_511_fu_9940_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13228 | assign zext_ln1065_250_fu_9946_p1 = xor_ln1065_511_fu_9940_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13230:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_513_fu_9956_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13230 | assign zext_ln1065_251_fu_9962_p1 = xor_ln1065_513_fu_9956_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13232:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_515_fu_9972_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13232 | assign zext_ln1065_252_fu_9978_p1 = xor_ln1065_515_fu_9972_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13234:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_517_fu_9988_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13234 | assign zext_ln1065_253_fu_9994_p1 = xor_ln1065_517_fu_9988_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13236:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_519_fu_10004_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13236 | assign zext_ln1065_254_fu_10010_p1 = xor_ln1065_519_fu_10004_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13238:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_521_fu_10020_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13238 | assign zext_ln1065_255_fu_10026_p1 = xor_ln1065_521_fu_10020_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13240:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_523_fu_10036_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13240 | assign zext_ln1065_256_fu_10042_p1 = xor_ln1065_523_fu_10036_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13242:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_525_fu_10052_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13242 | assign zext_ln1065_257_fu_10058_p1 = xor_ln1065_525_fu_10052_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13244:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_527_fu_10068_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13244 | assign zext_ln1065_258_fu_10074_p1 = xor_ln1065_527_fu_10068_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13246:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_529_fu_10084_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13246 | assign zext_ln1065_259_fu_10090_p1 = xor_ln1065_529_fu_10084_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13248:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_51_fu_3186_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13248 | assign zext_ln1065_25_fu_3192_p1 = xor_ln1065_51_fu_3186_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13250:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_531_fu_10100_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13250 | assign zext_ln1065_260_fu_10106_p1 = xor_ln1065_531_fu_10100_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13252:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_533_fu_10116_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13252 | assign zext_ln1065_261_fu_10122_p1 = xor_ln1065_533_fu_10116_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13254:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_535_fu_10132_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13254 | assign zext_ln1065_262_fu_10138_p1 = xor_ln1065_535_fu_10132_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13256:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_537_fu_10148_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13256 | assign zext_ln1065_263_fu_10154_p1 = xor_ln1065_537_fu_10148_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13258:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_539_fu_10164_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13258 | assign zext_ln1065_264_fu_10170_p1 = xor_ln1065_539_fu_10164_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13260:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_541_fu_10180_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13260 | assign zext_ln1065_265_fu_10186_p1 = xor_ln1065_541_fu_10180_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13262:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_543_fu_10196_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13262 | assign zext_ln1065_266_fu_10202_p1 = xor_ln1065_543_fu_10196_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13264:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_545_fu_10212_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13264 | assign zext_ln1065_267_fu_10218_p1 = xor_ln1065_545_fu_10212_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13266:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_547_fu_10228_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13266 | assign zext_ln1065_268_fu_10234_p1 = xor_ln1065_547_fu_10228_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13268:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_549_fu_10244_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13268 | assign zext_ln1065_269_fu_10250_p1 = xor_ln1065_549_fu_10244_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13270:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_53_fu_3210_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13270 | assign zext_ln1065_26_fu_3216_p1 = xor_ln1065_53_fu_3210_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13272:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_551_fu_10260_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13272 | assign zext_ln1065_270_fu_10266_p1 = xor_ln1065_551_fu_10260_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13274:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_553_fu_10276_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13274 | assign zext_ln1065_271_fu_10282_p1 = xor_ln1065_553_fu_10276_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13276:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_555_fu_10292_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13276 | assign zext_ln1065_272_fu_10298_p1 = xor_ln1065_555_fu_10292_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13278:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_557_fu_10308_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13278 | assign zext_ln1065_273_fu_10314_p1 = xor_ln1065_557_fu_10308_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13280:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_559_fu_10324_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13280 | assign zext_ln1065_274_fu_10330_p1 = xor_ln1065_559_fu_10324_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13282:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_561_fu_10340_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13282 | assign zext_ln1065_275_fu_10346_p1 = xor_ln1065_561_fu_10340_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13284:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_563_fu_10356_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13284 | assign zext_ln1065_276_fu_10362_p1 = xor_ln1065_563_fu_10356_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13286:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_565_fu_10372_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13286 | assign zext_ln1065_277_fu_10378_p1 = xor_ln1065_565_fu_10372_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13288:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_567_fu_10388_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13288 | assign zext_ln1065_278_fu_10394_p1 = xor_ln1065_567_fu_10388_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13290:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_569_fu_10404_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13290 | assign zext_ln1065_279_fu_10410_p1 = xor_ln1065_569_fu_10404_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13292:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_55_fu_3234_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13292 | assign zext_ln1065_27_fu_3240_p1 = xor_ln1065_55_fu_3234_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13294:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_571_fu_10420_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13294 | assign zext_ln1065_280_fu_10426_p1 = xor_ln1065_571_fu_10420_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13296:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_573_fu_10436_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13296 | assign zext_ln1065_281_fu_10442_p1 = xor_ln1065_573_fu_10436_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13298:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_575_fu_10452_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13298 | assign zext_ln1065_282_fu_10458_p1 = xor_ln1065_575_fu_10452_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13300:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_577_fu_10468_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13300 | assign zext_ln1065_283_fu_10474_p1 = xor_ln1065_577_fu_10468_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13302:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_579_fu_10484_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13302 | assign zext_ln1065_284_fu_10490_p1 = xor_ln1065_579_fu_10484_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13304:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_581_fu_10500_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13304 | assign zext_ln1065_285_fu_10506_p1 = xor_ln1065_581_fu_10500_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13306:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_583_fu_10516_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13306 | assign zext_ln1065_286_fu_10522_p1 = xor_ln1065_583_fu_10516_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13308:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_585_fu_10532_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13308 | assign zext_ln1065_287_fu_10538_p1 = xor_ln1065_585_fu_10532_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13310:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_589_fu_11142_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13310 | assign zext_ln1065_288_fu_11148_p1 = xor_ln1065_589_fu_11142_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13312:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_591_fu_11158_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13312 | assign zext_ln1065_289_fu_11164_p1 = xor_ln1065_591_fu_11158_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13314:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_57_fu_3258_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13314 | assign zext_ln1065_28_fu_3264_p1 = xor_ln1065_57_fu_3258_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13316:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_593_fu_11174_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13316 | assign zext_ln1065_290_fu_11180_p1 = xor_ln1065_593_fu_11174_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13318:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_595_fu_11190_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13318 | assign zext_ln1065_291_fu_11196_p1 = xor_ln1065_595_fu_11190_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13320:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_597_fu_11206_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13320 | assign zext_ln1065_292_fu_11212_p1 = xor_ln1065_597_fu_11206_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13322:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_599_fu_11222_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13322 | assign zext_ln1065_293_fu_11228_p1 = xor_ln1065_599_fu_11222_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13324:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_601_fu_11238_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13324 | assign zext_ln1065_294_fu_11244_p1 = xor_ln1065_601_fu_11238_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13326:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_603_fu_11254_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13326 | assign zext_ln1065_295_fu_11260_p1 = xor_ln1065_603_fu_11254_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13328:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_605_fu_11270_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13328 | assign zext_ln1065_296_fu_11276_p1 = xor_ln1065_605_fu_11270_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13330:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_607_fu_11286_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13330 | assign zext_ln1065_297_fu_11292_p1 = xor_ln1065_607_fu_11286_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13332:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_609_fu_11302_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13332 | assign zext_ln1065_298_fu_11308_p1 = xor_ln1065_609_fu_11302_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13334:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_611_fu_11318_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13334 | assign zext_ln1065_299_fu_11324_p1 = xor_ln1065_611_fu_11318_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13336:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_59_fu_3282_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13336 | assign zext_ln1065_29_fu_3288_p1 = xor_ln1065_59_fu_3282_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13338:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_5_fu_2634_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13338 | assign zext_ln1065_2_fu_2640_p1 = xor_ln1065_5_fu_2634_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13340:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_613_fu_11334_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13340 | assign zext_ln1065_300_fu_11340_p1 = xor_ln1065_613_fu_11334_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13342:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_615_fu_11350_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13342 | assign zext_ln1065_301_fu_11356_p1 = xor_ln1065_615_fu_11350_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13344:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_617_fu_11366_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13344 | assign zext_ln1065_302_fu_11372_p1 = xor_ln1065_617_fu_11366_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13346:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_619_fu_11382_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13346 | assign zext_ln1065_303_fu_11388_p1 = xor_ln1065_619_fu_11382_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13348:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_621_fu_11398_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13348 | assign zext_ln1065_304_fu_11404_p1 = xor_ln1065_621_fu_11398_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13350:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_623_fu_11414_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13350 | assign zext_ln1065_305_fu_11420_p1 = xor_ln1065_623_fu_11414_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13352:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_625_fu_11430_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13352 | assign zext_ln1065_306_fu_11436_p1 = xor_ln1065_625_fu_11430_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13354:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_627_fu_11446_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13354 | assign zext_ln1065_307_fu_11452_p1 = xor_ln1065_627_fu_11446_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13356:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_629_fu_11462_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13356 | assign zext_ln1065_308_fu_11468_p1 = xor_ln1065_629_fu_11462_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13358:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_631_fu_11478_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13358 | assign zext_ln1065_309_fu_11484_p1 = xor_ln1065_631_fu_11478_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13360:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_61_fu_3306_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13360 | assign zext_ln1065_30_fu_3312_p1 = xor_ln1065_61_fu_3306_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13362:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_633_fu_11494_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13362 | assign zext_ln1065_310_fu_11500_p1 = xor_ln1065_633_fu_11494_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13364:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_635_fu_11510_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13364 | assign zext_ln1065_311_fu_11516_p1 = xor_ln1065_635_fu_11510_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13366:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_637_fu_11526_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13366 | assign zext_ln1065_312_fu_11532_p1 = xor_ln1065_637_fu_11526_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13368:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_639_fu_11542_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13368 | assign zext_ln1065_313_fu_11548_p1 = xor_ln1065_639_fu_11542_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13370:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_641_fu_11558_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13370 | assign zext_ln1065_314_fu_11564_p1 = xor_ln1065_641_fu_11558_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13372:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_643_fu_11574_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13372 | assign zext_ln1065_315_fu_11580_p1 = xor_ln1065_643_fu_11574_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13374:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_645_fu_11590_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13374 | assign zext_ln1065_316_fu_11596_p1 = xor_ln1065_645_fu_11590_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13376:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_647_fu_11606_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13376 | assign zext_ln1065_317_fu_11612_p1 = xor_ln1065_647_fu_11606_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13378:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_649_fu_11622_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13378 | assign zext_ln1065_318_fu_11628_p1 = xor_ln1065_649_fu_11622_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13380:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_651_fu_11638_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13380 | assign zext_ln1065_319_fu_11644_p1 = xor_ln1065_651_fu_11638_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13382:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_63_fu_3330_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13382 | assign zext_ln1065_31_fu_3336_p1 = xor_ln1065_63_fu_3330_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13384:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_653_fu_11654_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13384 | assign zext_ln1065_320_fu_11660_p1 = xor_ln1065_653_fu_11654_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13386:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_655_fu_11670_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13386 | assign zext_ln1065_321_fu_11676_p1 = xor_ln1065_655_fu_11670_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13388:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_657_fu_11686_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13388 | assign zext_ln1065_322_fu_11692_p1 = xor_ln1065_657_fu_11686_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13390:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_659_fu_11702_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13390 | assign zext_ln1065_323_fu_11708_p1 = xor_ln1065_659_fu_11702_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13392:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_661_fu_11718_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13392 | assign zext_ln1065_324_fu_11724_p1 = xor_ln1065_661_fu_11718_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13394:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_663_fu_11734_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13394 | assign zext_ln1065_325_fu_11740_p1 = xor_ln1065_663_fu_11734_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13396:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_665_fu_11750_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13396 | assign zext_ln1065_326_fu_11756_p1 = xor_ln1065_665_fu_11750_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13398:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_667_fu_11766_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13398 | assign zext_ln1065_327_fu_11772_p1 = xor_ln1065_667_fu_11766_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13400:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_669_fu_11782_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13400 | assign zext_ln1065_328_fu_11788_p1 = xor_ln1065_669_fu_11782_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13402:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_671_fu_11798_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13402 | assign zext_ln1065_329_fu_11804_p1 = xor_ln1065_671_fu_11798_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13404:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_65_fu_3354_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13404 | assign zext_ln1065_32_fu_3360_p1 = xor_ln1065_65_fu_3354_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13406:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_673_fu_11814_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13406 | assign zext_ln1065_330_fu_11820_p1 = xor_ln1065_673_fu_11814_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13408:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_675_fu_11830_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13408 | assign zext_ln1065_331_fu_11836_p1 = xor_ln1065_675_fu_11830_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13410:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_677_fu_11846_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13410 | assign zext_ln1065_332_fu_11852_p1 = xor_ln1065_677_fu_11846_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13412:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_679_fu_11862_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13412 | assign zext_ln1065_333_fu_11868_p1 = xor_ln1065_679_fu_11862_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13414:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_681_fu_11878_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13414 | assign zext_ln1065_334_fu_11884_p1 = xor_ln1065_681_fu_11878_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13416:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_683_fu_11894_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13416 | assign zext_ln1065_335_fu_11900_p1 = xor_ln1065_683_fu_11894_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13418:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_687_fu_12504_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13418 | assign zext_ln1065_336_fu_12510_p1 = xor_ln1065_687_fu_12504_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13420:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_689_fu_12520_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13420 | assign zext_ln1065_337_fu_12526_p1 = xor_ln1065_689_fu_12520_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13422:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_691_fu_12536_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13422 | assign zext_ln1065_338_fu_12542_p1 = xor_ln1065_691_fu_12536_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13424:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_693_fu_12552_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13424 | assign zext_ln1065_339_fu_12558_p1 = xor_ln1065_693_fu_12552_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13426:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_67_fu_3378_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13426 | assign zext_ln1065_33_fu_3384_p1 = xor_ln1065_67_fu_3378_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13428:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_695_fu_12568_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13428 | assign zext_ln1065_340_fu_12574_p1 = xor_ln1065_695_fu_12568_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13430:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_697_fu_12584_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13430 | assign zext_ln1065_341_fu_12590_p1 = xor_ln1065_697_fu_12584_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13432:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_699_fu_12600_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13432 | assign zext_ln1065_342_fu_12606_p1 = xor_ln1065_699_fu_12600_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13434:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_701_fu_12616_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13434 | assign zext_ln1065_343_fu_12622_p1 = xor_ln1065_701_fu_12616_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13436:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_703_fu_12632_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13436 | assign zext_ln1065_344_fu_12638_p1 = xor_ln1065_703_fu_12632_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13438:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_705_fu_12648_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13438 | assign zext_ln1065_345_fu_12654_p1 = xor_ln1065_705_fu_12648_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13440:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_707_fu_12664_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13440 | assign zext_ln1065_346_fu_12670_p1 = xor_ln1065_707_fu_12664_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13442:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_709_fu_12680_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13442 | assign zext_ln1065_347_fu_12686_p1 = xor_ln1065_709_fu_12680_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13444:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_711_fu_12696_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13444 | assign zext_ln1065_348_fu_12702_p1 = xor_ln1065_711_fu_12696_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13446:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_713_fu_12712_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13446 | assign zext_ln1065_349_fu_12718_p1 = xor_ln1065_713_fu_12712_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13448:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_69_fu_3402_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13448 | assign zext_ln1065_34_fu_3408_p1 = xor_ln1065_69_fu_3402_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13450:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_715_fu_12728_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13450 | assign zext_ln1065_350_fu_12734_p1 = xor_ln1065_715_fu_12728_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13452:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_717_fu_12744_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13452 | assign zext_ln1065_351_fu_12750_p1 = xor_ln1065_717_fu_12744_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13454:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_719_fu_12760_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13454 | assign zext_ln1065_352_fu_12766_p1 = xor_ln1065_719_fu_12760_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13456:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_721_fu_12776_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13456 | assign zext_ln1065_353_fu_12782_p1 = xor_ln1065_721_fu_12776_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13458:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_723_fu_12792_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13458 | assign zext_ln1065_354_fu_12798_p1 = xor_ln1065_723_fu_12792_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13460:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_725_fu_12808_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13460 | assign zext_ln1065_355_fu_12814_p1 = xor_ln1065_725_fu_12808_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13462:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_727_fu_12824_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13462 | assign zext_ln1065_356_fu_12830_p1 = xor_ln1065_727_fu_12824_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13464:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_729_fu_12840_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13464 | assign zext_ln1065_357_fu_12846_p1 = xor_ln1065_729_fu_12840_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13466:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_731_fu_12856_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13466 | assign zext_ln1065_358_fu_12862_p1 = xor_ln1065_731_fu_12856_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13468:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_733_fu_12872_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13468 | assign zext_ln1065_359_fu_12878_p1 = xor_ln1065_733_fu_12872_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13470:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_71_fu_3426_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13470 | assign zext_ln1065_35_fu_3432_p1 = xor_ln1065_71_fu_3426_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13472:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_735_fu_12888_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13472 | assign zext_ln1065_360_fu_12894_p1 = xor_ln1065_735_fu_12888_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13474:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_737_fu_12904_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13474 | assign zext_ln1065_361_fu_12910_p1 = xor_ln1065_737_fu_12904_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13476:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_739_fu_12920_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13476 | assign zext_ln1065_362_fu_12926_p1 = xor_ln1065_739_fu_12920_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13478:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_741_fu_12936_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13478 | assign zext_ln1065_363_fu_12942_p1 = xor_ln1065_741_fu_12936_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13480:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_743_fu_12952_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13480 | assign zext_ln1065_364_fu_12958_p1 = xor_ln1065_743_fu_12952_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13482:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_745_fu_12968_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13482 | assign zext_ln1065_365_fu_12974_p1 = xor_ln1065_745_fu_12968_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13484:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_747_fu_12984_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13484 | assign zext_ln1065_366_fu_12990_p1 = xor_ln1065_747_fu_12984_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13486:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_749_fu_13000_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13486 | assign zext_ln1065_367_fu_13006_p1 = xor_ln1065_749_fu_13000_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13488:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_751_fu_13016_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13488 | assign zext_ln1065_368_fu_13022_p1 = xor_ln1065_751_fu_13016_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13490:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_753_fu_13032_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13490 | assign zext_ln1065_369_fu_13038_p1 = xor_ln1065_753_fu_13032_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13492:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_73_fu_3450_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13492 | assign zext_ln1065_36_fu_3456_p1 = xor_ln1065_73_fu_3450_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13494:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_755_fu_13048_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13494 | assign zext_ln1065_370_fu_13054_p1 = xor_ln1065_755_fu_13048_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13496:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_757_fu_13064_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13496 | assign zext_ln1065_371_fu_13070_p1 = xor_ln1065_757_fu_13064_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13498:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_759_fu_13080_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13498 | assign zext_ln1065_372_fu_13086_p1 = xor_ln1065_759_fu_13080_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13500:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_761_fu_13096_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13500 | assign zext_ln1065_373_fu_13102_p1 = xor_ln1065_761_fu_13096_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13502:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_763_fu_13112_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13502 | assign zext_ln1065_374_fu_13118_p1 = xor_ln1065_763_fu_13112_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13504:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_765_fu_13128_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13504 | assign zext_ln1065_375_fu_13134_p1 = xor_ln1065_765_fu_13128_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13506:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_767_fu_13144_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13506 | assign zext_ln1065_376_fu_13150_p1 = xor_ln1065_767_fu_13144_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13508:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_769_fu_13160_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13508 | assign zext_ln1065_377_fu_13166_p1 = xor_ln1065_769_fu_13160_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13510:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_771_fu_13176_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13510 | assign zext_ln1065_378_fu_13182_p1 = xor_ln1065_771_fu_13176_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13512:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_773_fu_13192_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13512 | assign zext_ln1065_379_fu_13198_p1 = xor_ln1065_773_fu_13192_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13514:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_75_fu_3474_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13514 | assign zext_ln1065_37_fu_3480_p1 = xor_ln1065_75_fu_3474_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13516:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_775_fu_13208_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13516 | assign zext_ln1065_380_fu_13214_p1 = xor_ln1065_775_fu_13208_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13518:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_777_fu_13224_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13518 | assign zext_ln1065_381_fu_13230_p1 = xor_ln1065_777_fu_13224_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13520:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_779_fu_13240_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13520 | assign zext_ln1065_382_fu_13246_p1 = xor_ln1065_779_fu_13240_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13522:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_781_fu_13256_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13522 | assign zext_ln1065_383_fu_13262_p1 = xor_ln1065_781_fu_13256_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13524:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_785_fu_13866_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13524 | assign zext_ln1065_384_fu_13872_p1 = xor_ln1065_785_fu_13866_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13526:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_787_fu_13882_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13526 | assign zext_ln1065_385_fu_13888_p1 = xor_ln1065_787_fu_13882_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13528:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_789_fu_13898_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13528 | assign zext_ln1065_386_fu_13904_p1 = xor_ln1065_789_fu_13898_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13530:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_791_fu_13914_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13530 | assign zext_ln1065_387_fu_13920_p1 = xor_ln1065_791_fu_13914_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13532:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_793_fu_13930_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13532 | assign zext_ln1065_388_fu_13936_p1 = xor_ln1065_793_fu_13930_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13534:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_795_fu_13946_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13534 | assign zext_ln1065_389_fu_13952_p1 = xor_ln1065_795_fu_13946_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13536:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_77_fu_3498_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13536 | assign zext_ln1065_38_fu_3504_p1 = xor_ln1065_77_fu_3498_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13538:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_797_fu_13962_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13538 | assign zext_ln1065_390_fu_13968_p1 = xor_ln1065_797_fu_13962_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13540:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_799_fu_13978_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13540 | assign zext_ln1065_391_fu_13984_p1 = xor_ln1065_799_fu_13978_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13542:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_801_fu_13994_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13542 | assign zext_ln1065_392_fu_14000_p1 = xor_ln1065_801_fu_13994_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13544:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_803_fu_14010_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13544 | assign zext_ln1065_393_fu_14016_p1 = xor_ln1065_803_fu_14010_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13546:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_805_fu_14026_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13546 | assign zext_ln1065_394_fu_14032_p1 = xor_ln1065_805_fu_14026_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13548:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_807_fu_14042_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13548 | assign zext_ln1065_395_fu_14048_p1 = xor_ln1065_807_fu_14042_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13550:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_809_fu_14058_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13550 | assign zext_ln1065_396_fu_14064_p1 = xor_ln1065_809_fu_14058_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13552:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_811_fu_14074_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13552 | assign zext_ln1065_397_fu_14080_p1 = xor_ln1065_811_fu_14074_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13554:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_813_fu_14090_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13554 | assign zext_ln1065_398_fu_14096_p1 = xor_ln1065_813_fu_14090_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13556:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_815_fu_14106_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13556 | assign zext_ln1065_399_fu_14112_p1 = xor_ln1065_815_fu_14106_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13558:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_79_fu_3522_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13558 | assign zext_ln1065_39_fu_3528_p1 = xor_ln1065_79_fu_3522_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13560:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_7_fu_2658_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13560 | assign zext_ln1065_3_fu_2664_p1 = xor_ln1065_7_fu_2658_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13562:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_817_fu_14122_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13562 | assign zext_ln1065_400_fu_14128_p1 = xor_ln1065_817_fu_14122_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13564:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_819_fu_14138_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13564 | assign zext_ln1065_401_fu_14144_p1 = xor_ln1065_819_fu_14138_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13566:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_821_fu_14154_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13566 | assign zext_ln1065_402_fu_14160_p1 = xor_ln1065_821_fu_14154_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13568:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_823_fu_14170_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13568 | assign zext_ln1065_403_fu_14176_p1 = xor_ln1065_823_fu_14170_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13570:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_825_fu_14186_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13570 | assign zext_ln1065_404_fu_14192_p1 = xor_ln1065_825_fu_14186_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13572:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_827_fu_14202_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13572 | assign zext_ln1065_405_fu_14208_p1 = xor_ln1065_827_fu_14202_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13574:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_829_fu_14218_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13574 | assign zext_ln1065_406_fu_14224_p1 = xor_ln1065_829_fu_14218_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13576:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_831_fu_14234_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13576 | assign zext_ln1065_407_fu_14240_p1 = xor_ln1065_831_fu_14234_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13578:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_833_fu_14250_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13578 | assign zext_ln1065_408_fu_14256_p1 = xor_ln1065_833_fu_14250_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13580:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_835_fu_14266_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13580 | assign zext_ln1065_409_fu_14272_p1 = xor_ln1065_835_fu_14266_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13582:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_81_fu_3546_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13582 | assign zext_ln1065_40_fu_3552_p1 = xor_ln1065_81_fu_3546_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13584:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_837_fu_14282_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13584 | assign zext_ln1065_410_fu_14288_p1 = xor_ln1065_837_fu_14282_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13586:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_839_fu_14298_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13586 | assign zext_ln1065_411_fu_14304_p1 = xor_ln1065_839_fu_14298_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13588:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_841_fu_14314_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13588 | assign zext_ln1065_412_fu_14320_p1 = xor_ln1065_841_fu_14314_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13590:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_843_fu_14330_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13590 | assign zext_ln1065_413_fu_14336_p1 = xor_ln1065_843_fu_14330_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13592:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_845_fu_14346_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13592 | assign zext_ln1065_414_fu_14352_p1 = xor_ln1065_845_fu_14346_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13594:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_847_fu_14362_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13594 | assign zext_ln1065_415_fu_14368_p1 = xor_ln1065_847_fu_14362_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13596:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_849_fu_14378_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13596 | assign zext_ln1065_416_fu_14384_p1 = xor_ln1065_849_fu_14378_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13598:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_851_fu_14394_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13598 | assign zext_ln1065_417_fu_14400_p1 = xor_ln1065_851_fu_14394_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13600:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_853_fu_14410_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13600 | assign zext_ln1065_418_fu_14416_p1 = xor_ln1065_853_fu_14410_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13602:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_855_fu_14426_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13602 | assign zext_ln1065_419_fu_14432_p1 = xor_ln1065_855_fu_14426_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13604:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_83_fu_3570_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13604 | assign zext_ln1065_41_fu_3576_p1 = xor_ln1065_83_fu_3570_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13606:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_857_fu_14442_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13606 | assign zext_ln1065_420_fu_14448_p1 = xor_ln1065_857_fu_14442_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13608:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_859_fu_14458_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13608 | assign zext_ln1065_421_fu_14464_p1 = xor_ln1065_859_fu_14458_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13610:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_861_fu_14474_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13610 | assign zext_ln1065_422_fu_14480_p1 = xor_ln1065_861_fu_14474_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13612:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_863_fu_14490_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13612 | assign zext_ln1065_423_fu_14496_p1 = xor_ln1065_863_fu_14490_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13614:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_865_fu_14506_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13614 | assign zext_ln1065_424_fu_14512_p1 = xor_ln1065_865_fu_14506_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13616:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_867_fu_14522_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13616 | assign zext_ln1065_425_fu_14528_p1 = xor_ln1065_867_fu_14522_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13618:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_869_fu_14538_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13618 | assign zext_ln1065_426_fu_14544_p1 = xor_ln1065_869_fu_14538_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13620:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_871_fu_14554_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13620 | assign zext_ln1065_427_fu_14560_p1 = xor_ln1065_871_fu_14554_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13622:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_873_fu_14570_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13622 | assign zext_ln1065_428_fu_14576_p1 = xor_ln1065_873_fu_14570_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13624:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_875_fu_14586_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13624 | assign zext_ln1065_429_fu_14592_p1 = xor_ln1065_875_fu_14586_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13626:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_85_fu_3594_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13626 | assign zext_ln1065_42_fu_3600_p1 = xor_ln1065_85_fu_3594_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13628:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_877_fu_14602_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13628 | assign zext_ln1065_430_fu_14608_p1 = xor_ln1065_877_fu_14602_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13630:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_879_fu_14618_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13630 | assign zext_ln1065_431_fu_14624_p1 = xor_ln1065_879_fu_14618_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13632:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_883_fu_15228_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13632 | assign zext_ln1065_432_fu_15234_p1 = xor_ln1065_883_fu_15228_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13634:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_885_fu_15244_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13634 | assign zext_ln1065_433_fu_15250_p1 = xor_ln1065_885_fu_15244_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13636:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_887_fu_15260_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13636 | assign zext_ln1065_434_fu_15266_p1 = xor_ln1065_887_fu_15260_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13638:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_889_fu_15276_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13638 | assign zext_ln1065_435_fu_15282_p1 = xor_ln1065_889_fu_15276_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13640:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_891_fu_15292_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13640 | assign zext_ln1065_436_fu_15298_p1 = xor_ln1065_891_fu_15292_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13642:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_893_fu_15308_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13642 | assign zext_ln1065_437_fu_15314_p1 = xor_ln1065_893_fu_15308_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13644:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_895_fu_15324_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13644 | assign zext_ln1065_438_fu_15330_p1 = xor_ln1065_895_fu_15324_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13646:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_897_fu_15340_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13646 | assign zext_ln1065_439_fu_15346_p1 = xor_ln1065_897_fu_15340_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13648:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_87_fu_3618_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13648 | assign zext_ln1065_43_fu_3624_p1 = xor_ln1065_87_fu_3618_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13650:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_899_fu_15356_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13650 | assign zext_ln1065_440_fu_15362_p1 = xor_ln1065_899_fu_15356_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13652:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_901_fu_15372_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13652 | assign zext_ln1065_441_fu_15378_p1 = xor_ln1065_901_fu_15372_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13654:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_903_fu_15388_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13654 | assign zext_ln1065_442_fu_15394_p1 = xor_ln1065_903_fu_15388_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13656:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_905_fu_15404_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13656 | assign zext_ln1065_443_fu_15410_p1 = xor_ln1065_905_fu_15404_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13658:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_907_fu_15420_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13658 | assign zext_ln1065_444_fu_15426_p1 = xor_ln1065_907_fu_15420_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13660:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_909_fu_15436_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13660 | assign zext_ln1065_445_fu_15442_p1 = xor_ln1065_909_fu_15436_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13662:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_911_fu_15452_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13662 | assign zext_ln1065_446_fu_15458_p1 = xor_ln1065_911_fu_15452_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13664:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_913_fu_15468_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13664 | assign zext_ln1065_447_fu_15474_p1 = xor_ln1065_913_fu_15468_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13666:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_915_fu_15484_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13666 | assign zext_ln1065_448_fu_15490_p1 = xor_ln1065_915_fu_15484_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13668:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_917_fu_15500_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13668 | assign zext_ln1065_449_fu_15506_p1 = xor_ln1065_917_fu_15500_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13670:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_89_fu_3642_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13670 | assign zext_ln1065_44_fu_3648_p1 = xor_ln1065_89_fu_3642_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13672:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_919_fu_15516_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13672 | assign zext_ln1065_450_fu_15522_p1 = xor_ln1065_919_fu_15516_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13674:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_921_fu_15532_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13674 | assign zext_ln1065_451_fu_15538_p1 = xor_ln1065_921_fu_15532_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13676:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_923_fu_15548_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13676 | assign zext_ln1065_452_fu_15554_p1 = xor_ln1065_923_fu_15548_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13678:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_925_fu_15564_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13678 | assign zext_ln1065_453_fu_15570_p1 = xor_ln1065_925_fu_15564_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13680:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_927_fu_15580_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13680 | assign zext_ln1065_454_fu_15586_p1 = xor_ln1065_927_fu_15580_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13682:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_929_fu_15596_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13682 | assign zext_ln1065_455_fu_15602_p1 = xor_ln1065_929_fu_15596_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13684:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_931_fu_15612_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13684 | assign zext_ln1065_456_fu_15618_p1 = xor_ln1065_931_fu_15612_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13686:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_933_fu_15628_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13686 | assign zext_ln1065_457_fu_15634_p1 = xor_ln1065_933_fu_15628_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13688:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_935_fu_15644_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13688 | assign zext_ln1065_458_fu_15650_p1 = xor_ln1065_935_fu_15644_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13690:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_937_fu_15660_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13690 | assign zext_ln1065_459_fu_15666_p1 = xor_ln1065_937_fu_15660_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13692:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_91_fu_3666_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13692 | assign zext_ln1065_45_fu_3672_p1 = xor_ln1065_91_fu_3666_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13694:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_939_fu_15676_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13694 | assign zext_ln1065_460_fu_15682_p1 = xor_ln1065_939_fu_15676_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13696:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_941_fu_15692_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13696 | assign zext_ln1065_461_fu_15698_p1 = xor_ln1065_941_fu_15692_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13698:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_943_fu_15708_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13698 | assign zext_ln1065_462_fu_15714_p1 = xor_ln1065_943_fu_15708_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13700:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_945_fu_15724_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13700 | assign zext_ln1065_463_fu_15730_p1 = xor_ln1065_945_fu_15724_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13702:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_947_fu_15740_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13702 | assign zext_ln1065_464_fu_15746_p1 = xor_ln1065_947_fu_15740_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13704:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_949_fu_15756_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13704 | assign zext_ln1065_465_fu_15762_p1 = xor_ln1065_949_fu_15756_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13706:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_951_fu_15772_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13706 | assign zext_ln1065_466_fu_15778_p1 = xor_ln1065_951_fu_15772_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13708:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_953_fu_15788_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13708 | assign zext_ln1065_467_fu_15794_p1 = xor_ln1065_953_fu_15788_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13710:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_955_fu_15804_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13710 | assign zext_ln1065_468_fu_15810_p1 = xor_ln1065_955_fu_15804_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13712:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_957_fu_15820_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13712 | assign zext_ln1065_469_fu_15826_p1 = xor_ln1065_957_fu_15820_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13714:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_93_fu_3690_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13714 | assign zext_ln1065_46_fu_3696_p1 = xor_ln1065_93_fu_3690_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13716:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_959_fu_15836_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13716 | assign zext_ln1065_470_fu_15842_p1 = xor_ln1065_959_fu_15836_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13718:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_961_fu_15852_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13718 | assign zext_ln1065_471_fu_15858_p1 = xor_ln1065_961_fu_15852_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13720:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_963_fu_15868_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13720 | assign zext_ln1065_472_fu_15874_p1 = xor_ln1065_963_fu_15868_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13722:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_965_fu_15884_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13722 | assign zext_ln1065_473_fu_15890_p1 = xor_ln1065_965_fu_15884_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13724:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_967_fu_15900_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13724 | assign zext_ln1065_474_fu_15906_p1 = xor_ln1065_967_fu_15900_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13726:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_969_fu_15916_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13726 | assign zext_ln1065_475_fu_15922_p1 = xor_ln1065_969_fu_15916_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13728:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_971_fu_15932_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13728 | assign zext_ln1065_476_fu_15938_p1 = xor_ln1065_971_fu_15932_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13730:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_973_fu_15948_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13730 | assign zext_ln1065_477_fu_15954_p1 = xor_ln1065_973_fu_15948_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13732:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_975_fu_15964_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13732 | assign zext_ln1065_478_fu_15970_p1 = xor_ln1065_975_fu_15964_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13734:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_977_fu_15980_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13734 | assign zext_ln1065_479_fu_15986_p1 = xor_ln1065_977_fu_15980_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13736:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_95_fu_3714_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13736 | assign zext_ln1065_47_fu_3720_p1 = xor_ln1065_95_fu_3714_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13738:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_981_fu_16590_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13738 | assign zext_ln1065_480_fu_16596_p1 = xor_ln1065_981_fu_16590_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13740:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_983_fu_16606_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13740 | assign zext_ln1065_481_fu_16612_p1 = xor_ln1065_983_fu_16606_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13742:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_985_fu_16622_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13742 | assign zext_ln1065_482_fu_16628_p1 = xor_ln1065_985_fu_16622_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13744:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_987_fu_16638_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13744 | assign zext_ln1065_483_fu_16644_p1 = xor_ln1065_987_fu_16638_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13746:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_989_fu_16654_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13746 | assign zext_ln1065_484_fu_16660_p1 = xor_ln1065_989_fu_16654_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13748:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_991_fu_16670_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13748 | assign zext_ln1065_485_fu_16676_p1 = xor_ln1065_991_fu_16670_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13750:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_993_fu_16686_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13750 | assign zext_ln1065_486_fu_16692_p1 = xor_ln1065_993_fu_16686_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13752:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_995_fu_16702_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13752 | assign zext_ln1065_487_fu_16708_p1 = xor_ln1065_995_fu_16702_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13754:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_997_fu_16718_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13754 | assign zext_ln1065_488_fu_16724_p1 = xor_ln1065_997_fu_16718_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13756:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_999_fu_16734_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13756 | assign zext_ln1065_489_fu_16740_p1 = xor_ln1065_999_fu_16734_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13758:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_99_fu_4332_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13758 | assign zext_ln1065_48_fu_4338_p1 = xor_ln1065_99_fu_4332_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13760:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1001_fu_16750_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13760 | assign zext_ln1065_490_fu_16756_p1 = xor_ln1065_1001_fu_16750_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13762:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1003_fu_16766_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13762 | assign zext_ln1065_491_fu_16772_p1 = xor_ln1065_1003_fu_16766_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13764:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1005_fu_16782_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13764 | assign zext_ln1065_492_fu_16788_p1 = xor_ln1065_1005_fu_16782_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13766:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1007_fu_16798_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13766 | assign zext_ln1065_493_fu_16804_p1 = xor_ln1065_1007_fu_16798_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13768:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1009_fu_16814_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13768 | assign zext_ln1065_494_fu_16820_p1 = xor_ln1065_1009_fu_16814_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13770:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1011_fu_16830_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13770 | assign zext_ln1065_495_fu_16836_p1 = xor_ln1065_1011_fu_16830_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13772:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1013_fu_16846_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13772 | assign zext_ln1065_496_fu_16852_p1 = xor_ln1065_1013_fu_16846_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13774:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1015_fu_16862_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13774 | assign zext_ln1065_497_fu_16868_p1 = xor_ln1065_1015_fu_16862_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13776:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1017_fu_16878_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13776 | assign zext_ln1065_498_fu_16884_p1 = xor_ln1065_1017_fu_16878_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13778:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1019_fu_16894_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13778 | assign zext_ln1065_499_fu_16900_p1 = xor_ln1065_1019_fu_16894_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13780:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_101_fu_4348_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13780 | assign zext_ln1065_49_fu_4354_p1 = xor_ln1065_101_fu_4348_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13782:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_9_fu_2682_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13782 | assign zext_ln1065_4_fu_2688_p1 = xor_ln1065_9_fu_2682_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13784:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1021_fu_16910_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13784 | assign zext_ln1065_500_fu_16916_p1 = xor_ln1065_1021_fu_16910_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13786:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1023_fu_16926_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13786 | assign zext_ln1065_501_fu_16932_p1 = xor_ln1065_1023_fu_16926_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13788:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1025_fu_16942_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13788 | assign zext_ln1065_502_fu_16948_p1 = xor_ln1065_1025_fu_16942_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13790:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1027_fu_16958_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13790 | assign zext_ln1065_503_fu_16964_p1 = xor_ln1065_1027_fu_16958_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13792:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1029_fu_16974_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13792 | assign zext_ln1065_504_fu_16980_p1 = xor_ln1065_1029_fu_16974_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13794:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1031_fu_16990_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13794 | assign zext_ln1065_505_fu_16996_p1 = xor_ln1065_1031_fu_16990_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13796:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1033_fu_17006_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13796 | assign zext_ln1065_506_fu_17012_p1 = xor_ln1065_1033_fu_17006_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13798:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1035_fu_17022_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13798 | assign zext_ln1065_507_fu_17028_p1 = xor_ln1065_1035_fu_17022_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13800:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1037_fu_17038_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13800 | assign zext_ln1065_508_fu_17044_p1 = xor_ln1065_1037_fu_17038_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13802:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1039_fu_17054_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13802 | assign zext_ln1065_509_fu_17060_p1 = xor_ln1065_1039_fu_17054_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13804:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_103_fu_4364_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13804 | assign zext_ln1065_50_fu_4370_p1 = xor_ln1065_103_fu_4364_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13806:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1041_fu_17070_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13806 | assign zext_ln1065_510_fu_17076_p1 = xor_ln1065_1041_fu_17070_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13808:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1043_fu_17086_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13808 | assign zext_ln1065_511_fu_17092_p1 = xor_ln1065_1043_fu_17086_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13810:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1045_fu_17102_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13810 | assign zext_ln1065_512_fu_17108_p1 = xor_ln1065_1045_fu_17102_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13812:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1047_fu_17118_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13812 | assign zext_ln1065_513_fu_17124_p1 = xor_ln1065_1047_fu_17118_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13814:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1049_fu_17134_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13814 | assign zext_ln1065_514_fu_17140_p1 = xor_ln1065_1049_fu_17134_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13816:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1051_fu_17150_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13816 | assign zext_ln1065_515_fu_17156_p1 = xor_ln1065_1051_fu_17150_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13818:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1053_fu_17166_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13818 | assign zext_ln1065_516_fu_17172_p1 = xor_ln1065_1053_fu_17166_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13820:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1055_fu_17182_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13820 | assign zext_ln1065_517_fu_17188_p1 = xor_ln1065_1055_fu_17182_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13822:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1057_fu_17198_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13822 | assign zext_ln1065_518_fu_17204_p1 = xor_ln1065_1057_fu_17198_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13824:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1059_fu_17214_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13824 | assign zext_ln1065_519_fu_17220_p1 = xor_ln1065_1059_fu_17214_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13826:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_105_fu_4380_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13826 | assign zext_ln1065_51_fu_4386_p1 = xor_ln1065_105_fu_4380_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13828:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1061_fu_17230_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13828 | assign zext_ln1065_520_fu_17236_p1 = xor_ln1065_1061_fu_17230_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13830:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1063_fu_17246_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13830 | assign zext_ln1065_521_fu_17252_p1 = xor_ln1065_1063_fu_17246_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13832:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1065_fu_17262_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13832 | assign zext_ln1065_522_fu_17268_p1 = xor_ln1065_1065_fu_17262_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13834:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1067_fu_17278_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13834 | assign zext_ln1065_523_fu_17284_p1 = xor_ln1065_1067_fu_17278_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13836:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1069_fu_17294_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13836 | assign zext_ln1065_524_fu_17300_p1 = xor_ln1065_1069_fu_17294_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13838:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1071_fu_17310_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13838 | assign zext_ln1065_525_fu_17316_p1 = xor_ln1065_1071_fu_17310_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13840:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1073_fu_17326_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13840 | assign zext_ln1065_526_fu_17332_p1 = xor_ln1065_1073_fu_17326_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13842:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1075_fu_17342_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13842 | assign zext_ln1065_527_fu_17348_p1 = xor_ln1065_1075_fu_17342_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13844:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1079_fu_17952_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13844 | assign zext_ln1065_528_fu_17958_p1 = xor_ln1065_1079_fu_17952_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13846:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1081_fu_17968_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13846 | assign zext_ln1065_529_fu_17974_p1 = xor_ln1065_1081_fu_17968_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13848:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_107_fu_4396_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13848 | assign zext_ln1065_52_fu_4402_p1 = xor_ln1065_107_fu_4396_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13850:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1083_fu_17984_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13850 | assign zext_ln1065_530_fu_17990_p1 = xor_ln1065_1083_fu_17984_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13852:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1085_fu_18000_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13852 | assign zext_ln1065_531_fu_18006_p1 = xor_ln1065_1085_fu_18000_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13854:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1087_fu_18016_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13854 | assign zext_ln1065_532_fu_18022_p1 = xor_ln1065_1087_fu_18016_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13856:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1089_fu_18032_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13856 | assign zext_ln1065_533_fu_18038_p1 = xor_ln1065_1089_fu_18032_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13858:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1091_fu_18048_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13858 | assign zext_ln1065_534_fu_18054_p1 = xor_ln1065_1091_fu_18048_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13860:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1093_fu_18064_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13860 | assign zext_ln1065_535_fu_18070_p1 = xor_ln1065_1093_fu_18064_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13862:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1095_fu_18080_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13862 | assign zext_ln1065_536_fu_18086_p1 = xor_ln1065_1095_fu_18080_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13864:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1097_fu_18096_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13864 | assign zext_ln1065_537_fu_18102_p1 = xor_ln1065_1097_fu_18096_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13866:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1099_fu_18112_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13866 | assign zext_ln1065_538_fu_18118_p1 = xor_ln1065_1099_fu_18112_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13868:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1101_fu_18128_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13868 | assign zext_ln1065_539_fu_18134_p1 = xor_ln1065_1101_fu_18128_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13870:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_109_fu_4412_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13870 | assign zext_ln1065_53_fu_4418_p1 = xor_ln1065_109_fu_4412_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13872:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1103_fu_18144_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13872 | assign zext_ln1065_540_fu_18150_p1 = xor_ln1065_1103_fu_18144_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13874:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1105_fu_18160_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13874 | assign zext_ln1065_541_fu_18166_p1 = xor_ln1065_1105_fu_18160_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13876:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1107_fu_18176_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13876 | assign zext_ln1065_542_fu_18182_p1 = xor_ln1065_1107_fu_18176_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13878:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1109_fu_18192_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13878 | assign zext_ln1065_543_fu_18198_p1 = xor_ln1065_1109_fu_18192_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13880:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1111_fu_18208_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13880 | assign zext_ln1065_544_fu_18214_p1 = xor_ln1065_1111_fu_18208_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13882:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1113_fu_18224_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13882 | assign zext_ln1065_545_fu_18230_p1 = xor_ln1065_1113_fu_18224_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13884:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1115_fu_18240_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13884 | assign zext_ln1065_546_fu_18246_p1 = xor_ln1065_1115_fu_18240_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13886:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1117_fu_18256_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13886 | assign zext_ln1065_547_fu_18262_p1 = xor_ln1065_1117_fu_18256_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13888:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1119_fu_18272_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13888 | assign zext_ln1065_548_fu_18278_p1 = xor_ln1065_1119_fu_18272_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13890:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1121_fu_18288_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13890 | assign zext_ln1065_549_fu_18294_p1 = xor_ln1065_1121_fu_18288_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13892:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_111_fu_4428_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13892 | assign zext_ln1065_54_fu_4434_p1 = xor_ln1065_111_fu_4428_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13894:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1123_fu_18304_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13894 | assign zext_ln1065_550_fu_18310_p1 = xor_ln1065_1123_fu_18304_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13896:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1125_fu_18320_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13896 | assign zext_ln1065_551_fu_18326_p1 = xor_ln1065_1125_fu_18320_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13898:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1127_fu_18336_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13898 | assign zext_ln1065_552_fu_18342_p1 = xor_ln1065_1127_fu_18336_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13900:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1129_fu_18352_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13900 | assign zext_ln1065_553_fu_18358_p1 = xor_ln1065_1129_fu_18352_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13902:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1131_fu_18368_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13902 | assign zext_ln1065_554_fu_18374_p1 = xor_ln1065_1131_fu_18368_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13904:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1133_fu_18384_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13904 | assign zext_ln1065_555_fu_18390_p1 = xor_ln1065_1133_fu_18384_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13906:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1135_fu_18400_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13906 | assign zext_ln1065_556_fu_18406_p1 = xor_ln1065_1135_fu_18400_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13908:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1137_fu_18416_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13908 | assign zext_ln1065_557_fu_18422_p1 = xor_ln1065_1137_fu_18416_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13910:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1139_fu_18432_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13910 | assign zext_ln1065_558_fu_18438_p1 = xor_ln1065_1139_fu_18432_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13912:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1141_fu_18448_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13912 | assign zext_ln1065_559_fu_18454_p1 = xor_ln1065_1141_fu_18448_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13914:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_113_fu_4444_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13914 | assign zext_ln1065_55_fu_4450_p1 = xor_ln1065_113_fu_4444_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13916:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1143_fu_18464_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13916 | assign zext_ln1065_560_fu_18470_p1 = xor_ln1065_1143_fu_18464_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13918:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1145_fu_18480_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13918 | assign zext_ln1065_561_fu_18486_p1 = xor_ln1065_1145_fu_18480_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13920:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1147_fu_18496_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13920 | assign zext_ln1065_562_fu_18502_p1 = xor_ln1065_1147_fu_18496_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13922:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1149_fu_18512_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13922 | assign zext_ln1065_563_fu_18518_p1 = xor_ln1065_1149_fu_18512_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13924:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1151_fu_18528_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13924 | assign zext_ln1065_564_fu_18534_p1 = xor_ln1065_1151_fu_18528_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13926:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1153_fu_18544_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13926 | assign zext_ln1065_565_fu_18550_p1 = xor_ln1065_1153_fu_18544_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13928:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1155_fu_18560_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13928 | assign zext_ln1065_566_fu_18566_p1 = xor_ln1065_1155_fu_18560_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13930:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1157_fu_18576_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13930 | assign zext_ln1065_567_fu_18582_p1 = xor_ln1065_1157_fu_18576_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13932:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1159_fu_18592_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13932 | assign zext_ln1065_568_fu_18598_p1 = xor_ln1065_1159_fu_18592_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13934:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1161_fu_18608_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13934 | assign zext_ln1065_569_fu_18614_p1 = xor_ln1065_1161_fu_18608_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13936:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_115_fu_4460_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13936 | assign zext_ln1065_56_fu_4466_p1 = xor_ln1065_115_fu_4460_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13938:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1163_fu_18624_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13938 | assign zext_ln1065_570_fu_18630_p1 = xor_ln1065_1163_fu_18624_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13940:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1165_fu_18640_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13940 | assign zext_ln1065_571_fu_18646_p1 = xor_ln1065_1165_fu_18640_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13942:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1167_fu_18656_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13942 | assign zext_ln1065_572_fu_18662_p1 = xor_ln1065_1167_fu_18656_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13944:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1169_fu_18672_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13944 | assign zext_ln1065_573_fu_18678_p1 = xor_ln1065_1169_fu_18672_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13946:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1171_fu_18688_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13946 | assign zext_ln1065_574_fu_18694_p1 = xor_ln1065_1171_fu_18688_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13948:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1173_fu_18704_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13948 | assign zext_ln1065_575_fu_18710_p1 = xor_ln1065_1173_fu_18704_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13950:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1177_fu_19314_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13950 | assign zext_ln1065_576_fu_19320_p1 = xor_ln1065_1177_fu_19314_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13952:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1179_fu_19330_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13952 | assign zext_ln1065_577_fu_19336_p1 = xor_ln1065_1179_fu_19330_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13954:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1181_fu_19346_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13954 | assign zext_ln1065_578_fu_19352_p1 = xor_ln1065_1181_fu_19346_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13956:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1183_fu_19362_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13956 | assign zext_ln1065_579_fu_19368_p1 = xor_ln1065_1183_fu_19362_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13958:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_117_fu_4476_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13958 | assign zext_ln1065_57_fu_4482_p1 = xor_ln1065_117_fu_4476_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13960:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1185_fu_19378_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13960 | assign zext_ln1065_580_fu_19384_p1 = xor_ln1065_1185_fu_19378_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13962:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1187_fu_19394_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13962 | assign zext_ln1065_581_fu_19400_p1 = xor_ln1065_1187_fu_19394_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13964:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1189_fu_19410_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13964 | assign zext_ln1065_582_fu_19416_p1 = xor_ln1065_1189_fu_19410_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13966:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1191_fu_19426_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13966 | assign zext_ln1065_583_fu_19432_p1 = xor_ln1065_1191_fu_19426_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13968:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1193_fu_19442_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13968 | assign zext_ln1065_584_fu_19448_p1 = xor_ln1065_1193_fu_19442_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13970:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1195_fu_19458_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13970 | assign zext_ln1065_585_fu_19464_p1 = xor_ln1065_1195_fu_19458_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13972:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1197_fu_19474_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13972 | assign zext_ln1065_586_fu_19480_p1 = xor_ln1065_1197_fu_19474_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13974:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1199_fu_19490_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13974 | assign zext_ln1065_587_fu_19496_p1 = xor_ln1065_1199_fu_19490_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13976:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1201_fu_19506_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13976 | assign zext_ln1065_588_fu_19512_p1 = xor_ln1065_1201_fu_19506_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13978:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1203_fu_19522_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13978 | assign zext_ln1065_589_fu_19528_p1 = xor_ln1065_1203_fu_19522_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13980:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_119_fu_4492_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13980 | assign zext_ln1065_58_fu_4498_p1 = xor_ln1065_119_fu_4492_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13982:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1205_fu_19538_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13982 | assign zext_ln1065_590_fu_19544_p1 = xor_ln1065_1205_fu_19538_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13984:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1207_fu_19554_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13984 | assign zext_ln1065_591_fu_19560_p1 = xor_ln1065_1207_fu_19554_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13986:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1209_fu_19570_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13986 | assign zext_ln1065_592_fu_19576_p1 = xor_ln1065_1209_fu_19570_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13988:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1211_fu_19586_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13988 | assign zext_ln1065_593_fu_19592_p1 = xor_ln1065_1211_fu_19586_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13990:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1213_fu_19602_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13990 | assign zext_ln1065_594_fu_19608_p1 = xor_ln1065_1213_fu_19602_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13992:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1215_fu_19618_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13992 | assign zext_ln1065_595_fu_19624_p1 = xor_ln1065_1215_fu_19618_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13994:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1217_fu_19634_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13994 | assign zext_ln1065_596_fu_19640_p1 = xor_ln1065_1217_fu_19634_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13996:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1219_fu_19650_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13996 | assign zext_ln1065_597_fu_19656_p1 = xor_ln1065_1219_fu_19650_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:13998:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1221_fu_19666_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13998 | assign zext_ln1065_598_fu_19672_p1 = xor_ln1065_1221_fu_19666_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14000:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1223_fu_19682_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14000 | assign zext_ln1065_599_fu_19688_p1 = xor_ln1065_1223_fu_19682_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14002:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_121_fu_4508_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14002 | assign zext_ln1065_59_fu_4514_p1 = xor_ln1065_121_fu_4508_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14004:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_11_fu_2706_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14004 | assign zext_ln1065_5_fu_2712_p1 = xor_ln1065_11_fu_2706_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14006:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1225_fu_19698_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14006 | assign zext_ln1065_600_fu_19704_p1 = xor_ln1065_1225_fu_19698_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14008:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1227_fu_19714_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14008 | assign zext_ln1065_601_fu_19720_p1 = xor_ln1065_1227_fu_19714_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14010:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1229_fu_19730_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14010 | assign zext_ln1065_602_fu_19736_p1 = xor_ln1065_1229_fu_19730_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14012:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1231_fu_19746_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14012 | assign zext_ln1065_603_fu_19752_p1 = xor_ln1065_1231_fu_19746_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14014:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1233_fu_19762_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14014 | assign zext_ln1065_604_fu_19768_p1 = xor_ln1065_1233_fu_19762_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14016:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1235_fu_19778_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14016 | assign zext_ln1065_605_fu_19784_p1 = xor_ln1065_1235_fu_19778_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14018:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1237_fu_19794_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14018 | assign zext_ln1065_606_fu_19800_p1 = xor_ln1065_1237_fu_19794_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14020:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1239_fu_19810_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14020 | assign zext_ln1065_607_fu_19816_p1 = xor_ln1065_1239_fu_19810_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14022:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1241_fu_19826_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14022 | assign zext_ln1065_608_fu_19832_p1 = xor_ln1065_1241_fu_19826_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14024:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1243_fu_19842_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14024 | assign zext_ln1065_609_fu_19848_p1 = xor_ln1065_1243_fu_19842_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14026:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_123_fu_4524_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14026 | assign zext_ln1065_60_fu_4530_p1 = xor_ln1065_123_fu_4524_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14028:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1245_fu_19858_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14028 | assign zext_ln1065_610_fu_19864_p1 = xor_ln1065_1245_fu_19858_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14030:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1247_fu_19874_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14030 | assign zext_ln1065_611_fu_19880_p1 = xor_ln1065_1247_fu_19874_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14032:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1249_fu_19890_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14032 | assign zext_ln1065_612_fu_19896_p1 = xor_ln1065_1249_fu_19890_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14034:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1251_fu_19906_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14034 | assign zext_ln1065_613_fu_19912_p1 = xor_ln1065_1251_fu_19906_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14036:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1253_fu_19922_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14036 | assign zext_ln1065_614_fu_19928_p1 = xor_ln1065_1253_fu_19922_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14038:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1255_fu_19938_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14038 | assign zext_ln1065_615_fu_19944_p1 = xor_ln1065_1255_fu_19938_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14040:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1257_fu_19954_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14040 | assign zext_ln1065_616_fu_19960_p1 = xor_ln1065_1257_fu_19954_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14042:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1259_fu_19970_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14042 | assign zext_ln1065_617_fu_19976_p1 = xor_ln1065_1259_fu_19970_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14044:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1261_fu_19986_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14044 | assign zext_ln1065_618_fu_19992_p1 = xor_ln1065_1261_fu_19986_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14046:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1263_fu_20002_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14046 | assign zext_ln1065_619_fu_20008_p1 = xor_ln1065_1263_fu_20002_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14048:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_125_fu_4540_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14048 | assign zext_ln1065_61_fu_4546_p1 = xor_ln1065_125_fu_4540_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14050:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1265_fu_20018_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14050 | assign zext_ln1065_620_fu_20024_p1 = xor_ln1065_1265_fu_20018_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14052:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1267_fu_20034_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14052 | assign zext_ln1065_621_fu_20040_p1 = xor_ln1065_1267_fu_20034_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14054:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1269_fu_20050_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14054 | assign zext_ln1065_622_fu_20056_p1 = xor_ln1065_1269_fu_20050_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14056:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1271_fu_20066_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14056 | assign zext_ln1065_623_fu_20072_p1 = xor_ln1065_1271_fu_20066_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14058:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1275_fu_20676_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14058 | assign zext_ln1065_624_fu_20682_p1 = xor_ln1065_1275_fu_20676_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14060:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1277_fu_20692_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14060 | assign zext_ln1065_625_fu_20698_p1 = xor_ln1065_1277_fu_20692_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14062:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1279_fu_20708_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14062 | assign zext_ln1065_626_fu_20714_p1 = xor_ln1065_1279_fu_20708_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14064:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1281_fu_20724_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14064 | assign zext_ln1065_627_fu_20730_p1 = xor_ln1065_1281_fu_20724_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14066:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1283_fu_20740_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14066 | assign zext_ln1065_628_fu_20746_p1 = xor_ln1065_1283_fu_20740_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14068:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1285_fu_20756_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14068 | assign zext_ln1065_629_fu_20762_p1 = xor_ln1065_1285_fu_20756_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14070:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_127_fu_4556_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14070 | assign zext_ln1065_62_fu_4562_p1 = xor_ln1065_127_fu_4556_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14072:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1287_fu_20772_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14072 | assign zext_ln1065_630_fu_20778_p1 = xor_ln1065_1287_fu_20772_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14074:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1289_fu_20788_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14074 | assign zext_ln1065_631_fu_20794_p1 = xor_ln1065_1289_fu_20788_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14076:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1291_fu_20804_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14076 | assign zext_ln1065_632_fu_20810_p1 = xor_ln1065_1291_fu_20804_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14078:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1293_fu_20820_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14078 | assign zext_ln1065_633_fu_20826_p1 = xor_ln1065_1293_fu_20820_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14080:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1295_fu_20836_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14080 | assign zext_ln1065_634_fu_20842_p1 = xor_ln1065_1295_fu_20836_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14082:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1297_fu_20852_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14082 | assign zext_ln1065_635_fu_20858_p1 = xor_ln1065_1297_fu_20852_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14084:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1299_fu_20868_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14084 | assign zext_ln1065_636_fu_20874_p1 = xor_ln1065_1299_fu_20868_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14086:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1301_fu_20884_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14086 | assign zext_ln1065_637_fu_20890_p1 = xor_ln1065_1301_fu_20884_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14088:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1303_fu_20900_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14088 | assign zext_ln1065_638_fu_20906_p1 = xor_ln1065_1303_fu_20900_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14090:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1305_fu_20916_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14090 | assign zext_ln1065_639_fu_20922_p1 = xor_ln1065_1305_fu_20916_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_129_fu_4572_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14092 | assign zext_ln1065_63_fu_4578_p1 = xor_ln1065_129_fu_4572_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14094:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1307_fu_20932_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14094 | assign zext_ln1065_640_fu_20938_p1 = xor_ln1065_1307_fu_20932_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14096:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1309_fu_20948_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14096 | assign zext_ln1065_641_fu_20954_p1 = xor_ln1065_1309_fu_20948_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14098:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1311_fu_20964_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14098 | assign zext_ln1065_642_fu_20970_p1 = xor_ln1065_1311_fu_20964_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14100:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1313_fu_20980_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14100 | assign zext_ln1065_643_fu_20986_p1 = xor_ln1065_1313_fu_20980_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14102:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1315_fu_20996_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14102 | assign zext_ln1065_644_fu_21002_p1 = xor_ln1065_1315_fu_20996_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14104:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1317_fu_21012_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14104 | assign zext_ln1065_645_fu_21018_p1 = xor_ln1065_1317_fu_21012_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14106:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1319_fu_21028_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14106 | assign zext_ln1065_646_fu_21034_p1 = xor_ln1065_1319_fu_21028_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14108:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1321_fu_21044_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14108 | assign zext_ln1065_647_fu_21050_p1 = xor_ln1065_1321_fu_21044_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14110:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1323_fu_21060_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14110 | assign zext_ln1065_648_fu_21066_p1 = xor_ln1065_1323_fu_21060_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14112:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1325_fu_21076_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14112 | assign zext_ln1065_649_fu_21082_p1 = xor_ln1065_1325_fu_21076_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14114:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_131_fu_4588_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14114 | assign zext_ln1065_64_fu_4594_p1 = xor_ln1065_131_fu_4588_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14116:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1327_fu_21092_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14116 | assign zext_ln1065_650_fu_21098_p1 = xor_ln1065_1327_fu_21092_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14118:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1329_fu_21108_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14118 | assign zext_ln1065_651_fu_21114_p1 = xor_ln1065_1329_fu_21108_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14120:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1331_fu_21124_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14120 | assign zext_ln1065_652_fu_21130_p1 = xor_ln1065_1331_fu_21124_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14122:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1333_fu_21140_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14122 | assign zext_ln1065_653_fu_21146_p1 = xor_ln1065_1333_fu_21140_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14124:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1335_fu_21156_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14124 | assign zext_ln1065_654_fu_21162_p1 = xor_ln1065_1335_fu_21156_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14126:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1337_fu_21172_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14126 | assign zext_ln1065_655_fu_21178_p1 = xor_ln1065_1337_fu_21172_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14128:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1339_fu_21188_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14128 | assign zext_ln1065_656_fu_21194_p1 = xor_ln1065_1339_fu_21188_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14130:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1341_fu_21204_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14130 | assign zext_ln1065_657_fu_21210_p1 = xor_ln1065_1341_fu_21204_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14132:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1343_fu_21220_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14132 | assign zext_ln1065_658_fu_21226_p1 = xor_ln1065_1343_fu_21220_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14134:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1345_fu_21236_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14134 | assign zext_ln1065_659_fu_21242_p1 = xor_ln1065_1345_fu_21236_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14136:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_133_fu_4604_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14136 | assign zext_ln1065_65_fu_4610_p1 = xor_ln1065_133_fu_4604_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14138:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1347_fu_21252_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14138 | assign zext_ln1065_660_fu_21258_p1 = xor_ln1065_1347_fu_21252_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14140:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1349_fu_21268_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14140 | assign zext_ln1065_661_fu_21274_p1 = xor_ln1065_1349_fu_21268_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14142:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1351_fu_21284_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14142 | assign zext_ln1065_662_fu_21290_p1 = xor_ln1065_1351_fu_21284_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14144:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1353_fu_21300_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14144 | assign zext_ln1065_663_fu_21306_p1 = xor_ln1065_1353_fu_21300_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14146:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1355_fu_21316_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14146 | assign zext_ln1065_664_fu_21322_p1 = xor_ln1065_1355_fu_21316_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14148:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1357_fu_21332_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14148 | assign zext_ln1065_665_fu_21338_p1 = xor_ln1065_1357_fu_21332_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14150:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1359_fu_21348_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14150 | assign zext_ln1065_666_fu_21354_p1 = xor_ln1065_1359_fu_21348_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14152:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1361_fu_21364_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14152 | assign zext_ln1065_667_fu_21370_p1 = xor_ln1065_1361_fu_21364_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14154:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1363_fu_21380_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14154 | assign zext_ln1065_668_fu_21386_p1 = xor_ln1065_1363_fu_21380_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14156:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1365_fu_21396_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14156 | assign zext_ln1065_669_fu_21402_p1 = xor_ln1065_1365_fu_21396_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14158:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_135_fu_4620_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14158 | assign zext_ln1065_66_fu_4626_p1 = xor_ln1065_135_fu_4620_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14160:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1367_fu_21412_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14160 | assign zext_ln1065_670_fu_21418_p1 = xor_ln1065_1367_fu_21412_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14162:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1369_fu_21428_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14162 | assign zext_ln1065_671_fu_21434_p1 = xor_ln1065_1369_fu_21428_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14164:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1373_fu_22038_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14164 | assign zext_ln1065_672_fu_22044_p1 = xor_ln1065_1373_fu_22038_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14166:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1375_fu_22054_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14166 | assign zext_ln1065_673_fu_22060_p1 = xor_ln1065_1375_fu_22054_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14168:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1377_fu_22070_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14168 | assign zext_ln1065_674_fu_22076_p1 = xor_ln1065_1377_fu_22070_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14170:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1379_fu_22086_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14170 | assign zext_ln1065_675_fu_22092_p1 = xor_ln1065_1379_fu_22086_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14172:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1381_fu_22102_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14172 | assign zext_ln1065_676_fu_22108_p1 = xor_ln1065_1381_fu_22102_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14174:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1383_fu_22118_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14174 | assign zext_ln1065_677_fu_22124_p1 = xor_ln1065_1383_fu_22118_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14176:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1385_fu_22134_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14176 | assign zext_ln1065_678_fu_22140_p1 = xor_ln1065_1385_fu_22134_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14178:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1387_fu_22150_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14178 | assign zext_ln1065_679_fu_22156_p1 = xor_ln1065_1387_fu_22150_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14180:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_137_fu_4636_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14180 | assign zext_ln1065_67_fu_4642_p1 = xor_ln1065_137_fu_4636_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14182:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1389_fu_22166_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14182 | assign zext_ln1065_680_fu_22172_p1 = xor_ln1065_1389_fu_22166_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14184:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1391_fu_22182_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14184 | assign zext_ln1065_681_fu_22188_p1 = xor_ln1065_1391_fu_22182_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14186:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1393_fu_22198_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14186 | assign zext_ln1065_682_fu_22204_p1 = xor_ln1065_1393_fu_22198_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14188:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1395_fu_22214_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14188 | assign zext_ln1065_683_fu_22220_p1 = xor_ln1065_1395_fu_22214_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14190:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1397_fu_22230_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14190 | assign zext_ln1065_684_fu_22236_p1 = xor_ln1065_1397_fu_22230_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14192:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1399_fu_22246_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14192 | assign zext_ln1065_685_fu_22252_p1 = xor_ln1065_1399_fu_22246_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14194:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1401_fu_22262_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14194 | assign zext_ln1065_686_fu_22268_p1 = xor_ln1065_1401_fu_22262_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14196:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1403_fu_22278_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14196 | assign zext_ln1065_687_fu_22284_p1 = xor_ln1065_1403_fu_22278_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14198:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1405_fu_22294_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14198 | assign zext_ln1065_688_fu_22300_p1 = xor_ln1065_1405_fu_22294_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14200:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1407_fu_22310_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14200 | assign zext_ln1065_689_fu_22316_p1 = xor_ln1065_1407_fu_22310_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14202:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_139_fu_4652_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14202 | assign zext_ln1065_68_fu_4658_p1 = xor_ln1065_139_fu_4652_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14204:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1409_fu_22326_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14204 | assign zext_ln1065_690_fu_22332_p1 = xor_ln1065_1409_fu_22326_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14206:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1411_fu_22342_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14206 | assign zext_ln1065_691_fu_22348_p1 = xor_ln1065_1411_fu_22342_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14208:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1413_fu_22358_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14208 | assign zext_ln1065_692_fu_22364_p1 = xor_ln1065_1413_fu_22358_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14210:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1415_fu_22374_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14210 | assign zext_ln1065_693_fu_22380_p1 = xor_ln1065_1415_fu_22374_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14212:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1417_fu_22390_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14212 | assign zext_ln1065_694_fu_22396_p1 = xor_ln1065_1417_fu_22390_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14214:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1419_fu_22406_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14214 | assign zext_ln1065_695_fu_22412_p1 = xor_ln1065_1419_fu_22406_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14216:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1421_fu_22422_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14216 | assign zext_ln1065_696_fu_22428_p1 = xor_ln1065_1421_fu_22422_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14218:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1423_fu_22438_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14218 | assign zext_ln1065_697_fu_22444_p1 = xor_ln1065_1423_fu_22438_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14220:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1425_fu_22454_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14220 | assign zext_ln1065_698_fu_22460_p1 = xor_ln1065_1425_fu_22454_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14222:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1427_fu_22470_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14222 | assign zext_ln1065_699_fu_22476_p1 = xor_ln1065_1427_fu_22470_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14224:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_141_fu_4668_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14224 | assign zext_ln1065_69_fu_4674_p1 = xor_ln1065_141_fu_4668_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14226:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_13_fu_2730_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14226 | assign zext_ln1065_6_fu_2736_p1 = xor_ln1065_13_fu_2730_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14228:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1429_fu_22486_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14228 | assign zext_ln1065_700_fu_22492_p1 = xor_ln1065_1429_fu_22486_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14230:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1431_fu_22502_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14230 | assign zext_ln1065_701_fu_22508_p1 = xor_ln1065_1431_fu_22502_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14232:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1433_fu_22518_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14232 | assign zext_ln1065_702_fu_22524_p1 = xor_ln1065_1433_fu_22518_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14234:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1435_fu_22534_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14234 | assign zext_ln1065_703_fu_22540_p1 = xor_ln1065_1435_fu_22534_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14236:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1437_fu_22550_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14236 | assign zext_ln1065_704_fu_22556_p1 = xor_ln1065_1437_fu_22550_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14238:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1439_fu_22566_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14238 | assign zext_ln1065_705_fu_22572_p1 = xor_ln1065_1439_fu_22566_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14240:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1441_fu_22582_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14240 | assign zext_ln1065_706_fu_22588_p1 = xor_ln1065_1441_fu_22582_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14242:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1443_fu_22598_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14242 | assign zext_ln1065_707_fu_22604_p1 = xor_ln1065_1443_fu_22598_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14244:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1445_fu_22614_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14244 | assign zext_ln1065_708_fu_22620_p1 = xor_ln1065_1445_fu_22614_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14246:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1447_fu_22630_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14246 | assign zext_ln1065_709_fu_22636_p1 = xor_ln1065_1447_fu_22630_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14248:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_143_fu_4684_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14248 | assign zext_ln1065_70_fu_4690_p1 = xor_ln1065_143_fu_4684_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14250:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1449_fu_22646_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14250 | assign zext_ln1065_710_fu_22652_p1 = xor_ln1065_1449_fu_22646_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14252:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1451_fu_22662_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14252 | assign zext_ln1065_711_fu_22668_p1 = xor_ln1065_1451_fu_22662_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14254:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1453_fu_22678_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14254 | assign zext_ln1065_712_fu_22684_p1 = xor_ln1065_1453_fu_22678_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14256:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1455_fu_22694_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14256 | assign zext_ln1065_713_fu_22700_p1 = xor_ln1065_1455_fu_22694_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14258:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1457_fu_22710_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14258 | assign zext_ln1065_714_fu_22716_p1 = xor_ln1065_1457_fu_22710_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14260:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1459_fu_22726_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14260 | assign zext_ln1065_715_fu_22732_p1 = xor_ln1065_1459_fu_22726_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14262:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1461_fu_22742_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14262 | assign zext_ln1065_716_fu_22748_p1 = xor_ln1065_1461_fu_22742_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14264:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1463_fu_22758_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14264 | assign zext_ln1065_717_fu_22764_p1 = xor_ln1065_1463_fu_22758_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14266:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1465_fu_22774_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14266 | assign zext_ln1065_718_fu_22780_p1 = xor_ln1065_1465_fu_22774_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14268:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1467_fu_22790_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14268 | assign zext_ln1065_719_fu_22796_p1 = xor_ln1065_1467_fu_22790_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14270:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_145_fu_4700_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14270 | assign zext_ln1065_71_fu_4706_p1 = xor_ln1065_145_fu_4700_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14272:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1471_fu_23400_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14272 | assign zext_ln1065_720_fu_23406_p1 = xor_ln1065_1471_fu_23400_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14274:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1473_fu_23416_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14274 | assign zext_ln1065_721_fu_23422_p1 = xor_ln1065_1473_fu_23416_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14276:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1475_fu_23432_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14276 | assign zext_ln1065_722_fu_23438_p1 = xor_ln1065_1475_fu_23432_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14278:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1477_fu_23448_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14278 | assign zext_ln1065_723_fu_23454_p1 = xor_ln1065_1477_fu_23448_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14280:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1479_fu_23464_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14280 | assign zext_ln1065_724_fu_23470_p1 = xor_ln1065_1479_fu_23464_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14282:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1481_fu_23480_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14282 | assign zext_ln1065_725_fu_23486_p1 = xor_ln1065_1481_fu_23480_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14284:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1483_fu_23496_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14284 | assign zext_ln1065_726_fu_23502_p1 = xor_ln1065_1483_fu_23496_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14286:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1485_fu_23512_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14286 | assign zext_ln1065_727_fu_23518_p1 = xor_ln1065_1485_fu_23512_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14288:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1487_fu_23528_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14288 | assign zext_ln1065_728_fu_23534_p1 = xor_ln1065_1487_fu_23528_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14290:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1489_fu_23544_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14290 | assign zext_ln1065_729_fu_23550_p1 = xor_ln1065_1489_fu_23544_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14292:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_147_fu_4716_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14292 | assign zext_ln1065_72_fu_4722_p1 = xor_ln1065_147_fu_4716_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14294:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1491_fu_23560_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14294 | assign zext_ln1065_730_fu_23566_p1 = xor_ln1065_1491_fu_23560_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14296:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1493_fu_23576_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14296 | assign zext_ln1065_731_fu_23582_p1 = xor_ln1065_1493_fu_23576_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14298:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1495_fu_23592_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14298 | assign zext_ln1065_732_fu_23598_p1 = xor_ln1065_1495_fu_23592_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14300:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1497_fu_23608_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14300 | assign zext_ln1065_733_fu_23614_p1 = xor_ln1065_1497_fu_23608_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14302:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1499_fu_23624_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14302 | assign zext_ln1065_734_fu_23630_p1 = xor_ln1065_1499_fu_23624_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14304:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1501_fu_23640_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14304 | assign zext_ln1065_735_fu_23646_p1 = xor_ln1065_1501_fu_23640_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14306:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1503_fu_23656_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14306 | assign zext_ln1065_736_fu_23662_p1 = xor_ln1065_1503_fu_23656_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14308:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1505_fu_23672_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14308 | assign zext_ln1065_737_fu_23678_p1 = xor_ln1065_1505_fu_23672_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14310:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1507_fu_23688_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14310 | assign zext_ln1065_738_fu_23694_p1 = xor_ln1065_1507_fu_23688_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14312:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1509_fu_23704_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14312 | assign zext_ln1065_739_fu_23710_p1 = xor_ln1065_1509_fu_23704_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14314:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_149_fu_4732_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14314 | assign zext_ln1065_73_fu_4738_p1 = xor_ln1065_149_fu_4732_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14316:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1511_fu_23720_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14316 | assign zext_ln1065_740_fu_23726_p1 = xor_ln1065_1511_fu_23720_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14318:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1513_fu_23736_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14318 | assign zext_ln1065_741_fu_23742_p1 = xor_ln1065_1513_fu_23736_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14320:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1515_fu_23752_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14320 | assign zext_ln1065_742_fu_23758_p1 = xor_ln1065_1515_fu_23752_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14322:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1517_fu_23768_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14322 | assign zext_ln1065_743_fu_23774_p1 = xor_ln1065_1517_fu_23768_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14324:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1519_fu_23784_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14324 | assign zext_ln1065_744_fu_23790_p1 = xor_ln1065_1519_fu_23784_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14326:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1521_fu_23800_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14326 | assign zext_ln1065_745_fu_23806_p1 = xor_ln1065_1521_fu_23800_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14328:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1523_fu_23816_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14328 | assign zext_ln1065_746_fu_23822_p1 = xor_ln1065_1523_fu_23816_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14330:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1525_fu_23832_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14330 | assign zext_ln1065_747_fu_23838_p1 = xor_ln1065_1525_fu_23832_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14332:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1527_fu_23848_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14332 | assign zext_ln1065_748_fu_23854_p1 = xor_ln1065_1527_fu_23848_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14334:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1529_fu_23864_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14334 | assign zext_ln1065_749_fu_23870_p1 = xor_ln1065_1529_fu_23864_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14336:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_151_fu_4748_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14336 | assign zext_ln1065_74_fu_4754_p1 = xor_ln1065_151_fu_4748_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14338:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1531_fu_23880_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14338 | assign zext_ln1065_750_fu_23886_p1 = xor_ln1065_1531_fu_23880_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14340:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1533_fu_23896_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14340 | assign zext_ln1065_751_fu_23902_p1 = xor_ln1065_1533_fu_23896_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14342:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1535_fu_23912_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14342 | assign zext_ln1065_752_fu_23918_p1 = xor_ln1065_1535_fu_23912_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14344:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1537_fu_23928_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14344 | assign zext_ln1065_753_fu_23934_p1 = xor_ln1065_1537_fu_23928_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14346:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1539_fu_23944_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14346 | assign zext_ln1065_754_fu_23950_p1 = xor_ln1065_1539_fu_23944_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14348:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1541_fu_23960_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14348 | assign zext_ln1065_755_fu_23966_p1 = xor_ln1065_1541_fu_23960_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14350:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1543_fu_23976_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14350 | assign zext_ln1065_756_fu_23982_p1 = xor_ln1065_1543_fu_23976_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14352:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1545_fu_23992_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14352 | assign zext_ln1065_757_fu_23998_p1 = xor_ln1065_1545_fu_23992_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14354:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1547_fu_24008_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14354 | assign zext_ln1065_758_fu_24014_p1 = xor_ln1065_1547_fu_24008_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14356:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1549_fu_24024_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14356 | assign zext_ln1065_759_fu_24030_p1 = xor_ln1065_1549_fu_24024_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14358:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_153_fu_4764_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14358 | assign zext_ln1065_75_fu_4770_p1 = xor_ln1065_153_fu_4764_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14360:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1551_fu_24040_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14360 | assign zext_ln1065_760_fu_24046_p1 = xor_ln1065_1551_fu_24040_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14362:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1553_fu_24056_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14362 | assign zext_ln1065_761_fu_24062_p1 = xor_ln1065_1553_fu_24056_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14364:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1555_fu_24072_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14364 | assign zext_ln1065_762_fu_24078_p1 = xor_ln1065_1555_fu_24072_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14366:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1557_fu_24088_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14366 | assign zext_ln1065_763_fu_24094_p1 = xor_ln1065_1557_fu_24088_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14368:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1559_fu_24104_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14368 | assign zext_ln1065_764_fu_24110_p1 = xor_ln1065_1559_fu_24104_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14370:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1561_fu_24120_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14370 | assign zext_ln1065_765_fu_24126_p1 = xor_ln1065_1561_fu_24120_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14372:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1563_fu_24136_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14372 | assign zext_ln1065_766_fu_24142_p1 = xor_ln1065_1563_fu_24136_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14374:36: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1565_fu_24152_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14374 | assign zext_ln1065_767_fu_24158_p1 = xor_ln1065_1565_fu_24152_p2;\n",
      "      |                                    ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14376:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_155_fu_4780_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14376 | assign zext_ln1065_76_fu_4786_p1 = xor_ln1065_155_fu_4780_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14378:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_157_fu_4796_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14378 | assign zext_ln1065_77_fu_4802_p1 = xor_ln1065_157_fu_4796_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14380:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_159_fu_4812_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14380 | assign zext_ln1065_78_fu_4818_p1 = xor_ln1065_159_fu_4812_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14382:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_161_fu_4828_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14382 | assign zext_ln1065_79_fu_4834_p1 = xor_ln1065_161_fu_4828_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14384:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_15_fu_2754_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14384 | assign zext_ln1065_7_fu_2760_p1 = xor_ln1065_15_fu_2754_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14386:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_163_fu_4844_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14386 | assign zext_ln1065_80_fu_4850_p1 = xor_ln1065_163_fu_4844_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14388:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_165_fu_4860_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14388 | assign zext_ln1065_81_fu_4866_p1 = xor_ln1065_165_fu_4860_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14390:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_167_fu_4876_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14390 | assign zext_ln1065_82_fu_4882_p1 = xor_ln1065_167_fu_4876_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14392:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_169_fu_4892_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14392 | assign zext_ln1065_83_fu_4898_p1 = xor_ln1065_169_fu_4892_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14394:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_171_fu_4908_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14394 | assign zext_ln1065_84_fu_4914_p1 = xor_ln1065_171_fu_4908_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14396:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_173_fu_4924_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14396 | assign zext_ln1065_85_fu_4930_p1 = xor_ln1065_173_fu_4924_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14398:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_175_fu_4940_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14398 | assign zext_ln1065_86_fu_4946_p1 = xor_ln1065_175_fu_4940_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14400:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_177_fu_4956_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14400 | assign zext_ln1065_87_fu_4962_p1 = xor_ln1065_177_fu_4956_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14402:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_179_fu_4972_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14402 | assign zext_ln1065_88_fu_4978_p1 = xor_ln1065_179_fu_4972_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14404:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_181_fu_4988_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14404 | assign zext_ln1065_89_fu_4994_p1 = xor_ln1065_181_fu_4988_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14406:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_17_fu_2778_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14406 | assign zext_ln1065_8_fu_2784_p1 = xor_ln1065_17_fu_2778_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14408:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_183_fu_5004_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14408 | assign zext_ln1065_90_fu_5010_p1 = xor_ln1065_183_fu_5004_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14410:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_185_fu_5020_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14410 | assign zext_ln1065_91_fu_5026_p1 = xor_ln1065_185_fu_5020_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14412:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_187_fu_5036_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14412 | assign zext_ln1065_92_fu_5042_p1 = xor_ln1065_187_fu_5036_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14414:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_189_fu_5052_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14414 | assign zext_ln1065_93_fu_5058_p1 = xor_ln1065_189_fu_5052_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14416:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_191_fu_5068_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14416 | assign zext_ln1065_94_fu_5074_p1 = xor_ln1065_191_fu_5068_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14418:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_193_fu_5084_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14418 | assign zext_ln1065_95_fu_5090_p1 = xor_ln1065_193_fu_5084_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14420:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_197_fu_5694_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14420 | assign zext_ln1065_96_fu_5700_p1 = xor_ln1065_197_fu_5694_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14422:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_199_fu_5710_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14422 | assign zext_ln1065_97_fu_5716_p1 = xor_ln1065_199_fu_5710_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14424:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_201_fu_5726_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14424 | assign zext_ln1065_98_fu_5732_p1 = xor_ln1065_201_fu_5726_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14426:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_203_fu_5742_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14426 | assign zext_ln1065_99_fu_5748_p1 = xor_ln1065_203_fu_5742_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14428:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_19_fu_2802_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14428 | assign zext_ln1065_9_fu_2808_p1 = xor_ln1065_19_fu_2802_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14430:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1_fu_2586_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14430 | assign zext_ln1065_fu_2592_p1 = xor_ln1065_1_fu_2586_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14432:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_165_reg_28885' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14432 | assign zext_ln886_100_fu_24928_p1 = add_ln886_165_reg_28885;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14434:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_166_reg_28890' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14434 | assign zext_ln886_101_fu_24931_p1 = add_ln886_166_reg_28890;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14436:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_168_fu_24940_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14436 | assign zext_ln886_102_fu_24946_p1 = add_ln886_168_fu_24940_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14438:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_169_reg_30094' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14438 | assign zext_ln886_103_fu_27273_p1 = add_ln886_169_reg_30094;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14440:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_172_reg_28895' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14440 | assign zext_ln886_104_fu_24956_p1 = add_ln886_172_reg_28895;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14442:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_174_reg_28900' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14442 | assign zext_ln886_105_fu_24959_p1 = add_ln886_174_reg_28900;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14444:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_175_fu_24962_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14444 | assign zext_ln886_106_fu_24968_p1 = add_ln886_175_fu_24962_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14446:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_177_reg_28905' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14446 | assign zext_ln886_107_fu_24972_p1 = add_ln886_177_reg_28905;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14448:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_179_reg_28910' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14448 | assign zext_ln886_108_fu_24975_p1 = add_ln886_179_reg_28910;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14450:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_180_fu_24978_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14450 | assign zext_ln886_109_fu_24984_p1 = add_ln886_180_fu_24978_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14452:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_18_reg_28615' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14452 | assign zext_ln886_10_fu_24454_p1 = add_ln886_18_reg_28615;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14454:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_181_fu_24988_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14454 | assign zext_ln886_110_fu_24994_p1 = add_ln886_181_fu_24988_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14456:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_183_reg_28915' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14456 | assign zext_ln886_111_fu_24998_p1 = add_ln886_183_reg_28915;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14458:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_185_reg_28920' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14458 | assign zext_ln886_112_fu_25001_p1 = add_ln886_185_reg_28920;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14460:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_186_fu_25004_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14460 | assign zext_ln886_113_fu_25010_p1 = add_ln886_186_fu_25004_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14462:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_188_reg_28925' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14462 | assign zext_ln886_114_fu_25014_p1 = add_ln886_188_reg_28925;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14464:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_189_reg_28930' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14464 | assign zext_ln886_115_fu_25017_p1 = add_ln886_189_reg_28930;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14466:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_190_reg_28935' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14466 | assign zext_ln886_116_fu_25020_p1 = add_ln886_190_reg_28935;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14468:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_192_fu_25029_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14468 | assign zext_ln886_117_fu_25035_p1 = add_ln886_192_fu_25029_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14470:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_193_fu_25039_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14470 | assign zext_ln886_118_fu_25045_p1 = add_ln886_193_fu_25039_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14472:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_194_reg_30099' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14472 | assign zext_ln886_119_fu_27282_p1 = add_ln886_194_reg_30099;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14474:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_19_reg_28620' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14474 | assign zext_ln886_11_fu_24457_p1 = add_ln886_19_reg_28620;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14476:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_489_fu_9186_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14476 | assign zext_ln886_120_fu_9192_p1 = xor_ln1065_489_fu_9186_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14478:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_196_reg_28940_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14478 | assign zext_ln886_121_fu_27291_p1 = add_ln886_196_reg_28940_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14480:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_199_reg_28945_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14480 | assign zext_ln886_122_fu_27300_p1 = add_ln886_199_reg_28945_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14482:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_202_reg_28950' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14482 | assign zext_ln886_123_fu_25055_p1 = add_ln886_202_reg_28950;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14484:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_204_reg_28955' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14484 | assign zext_ln886_124_fu_25058_p1 = add_ln886_204_reg_28955;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14486:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_205_reg_30104' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14486 | assign zext_ln886_125_fu_27309_p1 = add_ln886_205_reg_30104;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14488:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_208_reg_28960' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14488 | assign zext_ln886_126_fu_25067_p1 = add_ln886_208_reg_28960;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14490:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_210_reg_28965' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14490 | assign zext_ln886_127_fu_25070_p1 = add_ln886_210_reg_28965;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14492:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_211_fu_25073_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14492 | assign zext_ln886_128_fu_25079_p1 = add_ln886_211_fu_25073_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14494:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_213_reg_28970' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14494 | assign zext_ln886_129_fu_25083_p1 = add_ln886_213_reg_28970;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14496:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_21_fu_24466_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14496 | assign zext_ln886_12_fu_24472_p1 = add_ln886_21_fu_24466_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14498:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_214_reg_28975' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14498 | assign zext_ln886_130_fu_25086_p1 = add_ln886_214_reg_28975;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14500:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_215_reg_28980' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14500 | assign zext_ln886_131_fu_25089_p1 = add_ln886_215_reg_28980;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14502:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_217_fu_25098_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14502 | assign zext_ln886_132_fu_25104_p1 = add_ln886_217_fu_25098_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14504:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_218_reg_30109' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14504 | assign zext_ln886_133_fu_27318_p1 = add_ln886_218_reg_30109;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14506:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_221_reg_28985' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14506 | assign zext_ln886_134_fu_25114_p1 = add_ln886_221_reg_28985;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14508:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_223_reg_28990' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14508 | assign zext_ln886_135_fu_25117_p1 = add_ln886_223_reg_28990;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14510:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_224_fu_25120_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14510 | assign zext_ln886_136_fu_25126_p1 = add_ln886_224_fu_25120_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14512:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_226_reg_28995' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14512 | assign zext_ln886_137_fu_25130_p1 = add_ln886_226_reg_28995;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14514:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_228_reg_29000' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14514 | assign zext_ln886_138_fu_25133_p1 = add_ln886_228_reg_29000;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14516:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_229_fu_25136_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14516 | assign zext_ln886_139_fu_25142_p1 = add_ln886_229_fu_25136_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14518:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_22_reg_30049' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14518 | assign zext_ln886_13_fu_27138_p1 = add_ln886_22_reg_30049;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14520:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_230_fu_25146_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14520 | assign zext_ln886_140_fu_25152_p1 = add_ln886_230_fu_25146_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14522:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_232_reg_29005' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14522 | assign zext_ln886_141_fu_25156_p1 = add_ln886_232_reg_29005;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14524:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_234_reg_29010' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14524 | assign zext_ln886_142_fu_25159_p1 = add_ln886_234_reg_29010;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14526:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_235_fu_25162_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14526 | assign zext_ln886_143_fu_25168_p1 = add_ln886_235_fu_25162_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14528:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_237_reg_29015' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14528 | assign zext_ln886_144_fu_25172_p1 = add_ln886_237_reg_29015;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14530:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_238_reg_29020' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14530 | assign zext_ln886_145_fu_25175_p1 = add_ln886_238_reg_29020;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14532:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_239_reg_29025' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14532 | assign zext_ln886_146_fu_25178_p1 = add_ln886_239_reg_29025;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14534:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_241_fu_25187_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14534 | assign zext_ln886_147_fu_25193_p1 = add_ln886_241_fu_25187_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14536:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_242_fu_25197_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14536 | assign zext_ln886_148_fu_25203_p1 = add_ln886_242_fu_25197_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14538:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_243_reg_30114' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14538 | assign zext_ln886_149_fu_27327_p1 = add_ln886_243_reg_30114;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14540:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_25_reg_28625' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14540 | assign zext_ln886_14_fu_24482_p1 = add_ln886_25_reg_28625;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14542:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_587_fu_10548_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14542 | assign zext_ln886_150_fu_10554_p1 = xor_ln1065_587_fu_10548_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14544:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_245_reg_29030_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14544 | assign zext_ln886_151_fu_27336_p1 = add_ln886_245_reg_29030_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14546:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_248_reg_29035_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14546 | assign zext_ln886_152_fu_27345_p1 = add_ln886_248_reg_29035_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14548:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_251_reg_29040' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14548 | assign zext_ln886_153_fu_25213_p1 = add_ln886_251_reg_29040;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14550:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_253_reg_29045' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14550 | assign zext_ln886_154_fu_25216_p1 = add_ln886_253_reg_29045;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14552:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_254_reg_30119' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14552 | assign zext_ln886_155_fu_27354_p1 = add_ln886_254_reg_30119;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14554:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_257_reg_29050' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14554 | assign zext_ln886_156_fu_25225_p1 = add_ln886_257_reg_29050;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14556:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_259_reg_29055' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14556 | assign zext_ln886_157_fu_25228_p1 = add_ln886_259_reg_29055;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14558:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_260_fu_25231_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14558 | assign zext_ln886_158_fu_25237_p1 = add_ln886_260_fu_25231_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14560:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_262_reg_29060' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14560 | assign zext_ln886_159_fu_25241_p1 = add_ln886_262_reg_29060;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14562:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_27_reg_28630' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14562 | assign zext_ln886_15_fu_24485_p1 = add_ln886_27_reg_28630;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14564:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_263_reg_29065' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14564 | assign zext_ln886_160_fu_25244_p1 = add_ln886_263_reg_29065;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14566:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_264_reg_29070' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14566 | assign zext_ln886_161_fu_25247_p1 = add_ln886_264_reg_29070;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14568:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_266_fu_25256_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14568 | assign zext_ln886_162_fu_25262_p1 = add_ln886_266_fu_25256_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14570:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_267_reg_30124' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14570 | assign zext_ln886_163_fu_27363_p1 = add_ln886_267_reg_30124;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14572:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_270_reg_29075' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14572 | assign zext_ln886_164_fu_25272_p1 = add_ln886_270_reg_29075;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14574:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_272_reg_29080' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14574 | assign zext_ln886_165_fu_25275_p1 = add_ln886_272_reg_29080;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14576:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_273_fu_25278_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14576 | assign zext_ln886_166_fu_25284_p1 = add_ln886_273_fu_25278_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14578:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_275_reg_29085' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14578 | assign zext_ln886_167_fu_25288_p1 = add_ln886_275_reg_29085;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14580:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_277_reg_29090' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14580 | assign zext_ln886_168_fu_25291_p1 = add_ln886_277_reg_29090;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14582:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_278_fu_25294_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14582 | assign zext_ln886_169_fu_25300_p1 = add_ln886_278_fu_25294_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14584:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_28_fu_24488_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14584 | assign zext_ln886_16_fu_24494_p1 = add_ln886_28_fu_24488_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14586:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_279_fu_25304_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14586 | assign zext_ln886_170_fu_25310_p1 = add_ln886_279_fu_25304_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14588:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_281_reg_29095' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14588 | assign zext_ln886_171_fu_25314_p1 = add_ln886_281_reg_29095;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14590:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_283_reg_29100' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14590 | assign zext_ln886_172_fu_25317_p1 = add_ln886_283_reg_29100;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14592:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_284_fu_25320_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14592 | assign zext_ln886_173_fu_25326_p1 = add_ln886_284_fu_25320_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14594:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_286_reg_29105' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14594 | assign zext_ln886_174_fu_25330_p1 = add_ln886_286_reg_29105;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14596:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_287_reg_29110' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14596 | assign zext_ln886_175_fu_25333_p1 = add_ln886_287_reg_29110;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14598:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_288_reg_29115' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14598 | assign zext_ln886_176_fu_25336_p1 = add_ln886_288_reg_29115;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14600:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_290_fu_25345_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14600 | assign zext_ln886_177_fu_25351_p1 = add_ln886_290_fu_25345_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14602:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_291_fu_25355_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14602 | assign zext_ln886_178_fu_25361_p1 = add_ln886_291_fu_25355_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14604:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_292_reg_30129' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14604 | assign zext_ln886_179_fu_27372_p1 = add_ln886_292_reg_30129;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14606:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_30_reg_28635' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14606 | assign zext_ln886_17_fu_24498_p1 = add_ln886_30_reg_28635;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14608:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_685_fu_11910_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14608 | assign zext_ln886_180_fu_11916_p1 = xor_ln1065_685_fu_11910_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14610:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_294_reg_29120_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14610 | assign zext_ln886_181_fu_27381_p1 = add_ln886_294_reg_29120_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14612:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_297_reg_29125_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14612 | assign zext_ln886_182_fu_27390_p1 = add_ln886_297_reg_29125_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14614:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_300_reg_29130' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14614 | assign zext_ln886_183_fu_25371_p1 = add_ln886_300_reg_29130;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14616:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_302_reg_29135' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14616 | assign zext_ln886_184_fu_25374_p1 = add_ln886_302_reg_29135;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14618:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_303_reg_30134' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14618 | assign zext_ln886_185_fu_27399_p1 = add_ln886_303_reg_30134;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14620:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_306_reg_29140' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14620 | assign zext_ln886_186_fu_25383_p1 = add_ln886_306_reg_29140;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14622:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_308_reg_29145' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14622 | assign zext_ln886_187_fu_25386_p1 = add_ln886_308_reg_29145;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14624:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_309_fu_25389_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14624 | assign zext_ln886_188_fu_25395_p1 = add_ln886_309_fu_25389_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14626:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_311_reg_29150' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14626 | assign zext_ln886_189_fu_25399_p1 = add_ln886_311_reg_29150;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14628:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_32_reg_28640' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14628 | assign zext_ln886_18_fu_24501_p1 = add_ln886_32_reg_28640;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14630:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_312_reg_29155' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14630 | assign zext_ln886_190_fu_25402_p1 = add_ln886_312_reg_29155;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14632:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_313_reg_29160' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14632 | assign zext_ln886_191_fu_25405_p1 = add_ln886_313_reg_29160;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14634:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_315_fu_25414_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14634 | assign zext_ln886_192_fu_25420_p1 = add_ln886_315_fu_25414_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14636:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_316_reg_30139' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14636 | assign zext_ln886_193_fu_27408_p1 = add_ln886_316_reg_30139;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14638:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_319_reg_29165' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14638 | assign zext_ln886_194_fu_25430_p1 = add_ln886_319_reg_29165;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14640:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_321_reg_29170' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14640 | assign zext_ln886_195_fu_25433_p1 = add_ln886_321_reg_29170;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14642:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_322_fu_25436_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14642 | assign zext_ln886_196_fu_25442_p1 = add_ln886_322_fu_25436_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14644:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_324_reg_29175' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14644 | assign zext_ln886_197_fu_25446_p1 = add_ln886_324_reg_29175;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14646:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_326_reg_29180' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14646 | assign zext_ln886_198_fu_25449_p1 = add_ln886_326_reg_29180;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14648:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_327_fu_25452_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14648 | assign zext_ln886_199_fu_25458_p1 = add_ln886_327_fu_25452_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14650:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_33_fu_24504_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14650 | assign zext_ln886_19_fu_24510_p1 = add_ln886_33_fu_24504_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14652:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_reg_28580_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14652 | assign zext_ln886_1_fu_27111_p1 = add_ln886_reg_28580_pp0_iter1_reg;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14654:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_328_fu_25462_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14654 | assign zext_ln886_200_fu_25468_p1 = add_ln886_328_fu_25462_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14656:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_330_reg_29185' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14656 | assign zext_ln886_201_fu_25472_p1 = add_ln886_330_reg_29185;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14658:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_332_reg_29190' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14658 | assign zext_ln886_202_fu_25475_p1 = add_ln886_332_reg_29190;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14660:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_333_fu_25478_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14660 | assign zext_ln886_203_fu_25484_p1 = add_ln886_333_fu_25478_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14662:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_335_reg_29195' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14662 | assign zext_ln886_204_fu_25488_p1 = add_ln886_335_reg_29195;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14664:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_336_reg_29200' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14664 | assign zext_ln886_205_fu_25491_p1 = add_ln886_336_reg_29200;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14666:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_337_reg_29205' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14666 | assign zext_ln886_206_fu_25494_p1 = add_ln886_337_reg_29205;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14668:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_339_fu_25503_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14668 | assign zext_ln886_207_fu_25509_p1 = add_ln886_339_fu_25503_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14670:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_340_fu_25513_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14670 | assign zext_ln886_208_fu_25519_p1 = add_ln886_340_fu_25513_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14672:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_341_reg_30144' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14672 | assign zext_ln886_209_fu_27417_p1 = add_ln886_341_reg_30144;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14674:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_34_fu_24514_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14674 | assign zext_ln886_20_fu_24520_p1 = add_ln886_34_fu_24514_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14676:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_783_fu_13272_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14676 | assign zext_ln886_210_fu_13278_p1 = xor_ln1065_783_fu_13272_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14678:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_343_reg_29210_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14678 | assign zext_ln886_211_fu_27426_p1 = add_ln886_343_reg_29210_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14680:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_346_reg_29215_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14680 | assign zext_ln886_212_fu_27435_p1 = add_ln886_346_reg_29215_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14682:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_349_reg_29220' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14682 | assign zext_ln886_213_fu_25529_p1 = add_ln886_349_reg_29220;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14684:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_351_reg_29225' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14684 | assign zext_ln886_214_fu_25532_p1 = add_ln886_351_reg_29225;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14686:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_352_reg_30149' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14686 | assign zext_ln886_215_fu_27444_p1 = add_ln886_352_reg_30149;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14688:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_355_reg_29230' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14688 | assign zext_ln886_216_fu_25541_p1 = add_ln886_355_reg_29230;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14690:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_357_reg_29235' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14690 | assign zext_ln886_217_fu_25544_p1 = add_ln886_357_reg_29235;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14692:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_358_fu_25547_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14692 | assign zext_ln886_218_fu_25553_p1 = add_ln886_358_fu_25547_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14694:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_360_reg_29240' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14694 | assign zext_ln886_219_fu_25557_p1 = add_ln886_360_reg_29240;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14696:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_36_reg_28645' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14696 | assign zext_ln886_21_fu_24524_p1 = add_ln886_36_reg_28645;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14698:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_361_reg_29245' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14698 | assign zext_ln886_220_fu_25560_p1 = add_ln886_361_reg_29245;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14700:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_362_reg_29250' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14700 | assign zext_ln886_221_fu_25563_p1 = add_ln886_362_reg_29250;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14702:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_364_fu_25572_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14702 | assign zext_ln886_222_fu_25578_p1 = add_ln886_364_fu_25572_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14704:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_365_reg_30154' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14704 | assign zext_ln886_223_fu_27453_p1 = add_ln886_365_reg_30154;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14706:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_368_reg_29255' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14706 | assign zext_ln886_224_fu_25588_p1 = add_ln886_368_reg_29255;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14708:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_370_reg_29260' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14708 | assign zext_ln886_225_fu_25591_p1 = add_ln886_370_reg_29260;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14710:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_371_fu_25594_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14710 | assign zext_ln886_226_fu_25600_p1 = add_ln886_371_fu_25594_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14712:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_373_reg_29265' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14712 | assign zext_ln886_227_fu_25604_p1 = add_ln886_373_reg_29265;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14714:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_375_reg_29270' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14714 | assign zext_ln886_228_fu_25607_p1 = add_ln886_375_reg_29270;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14716:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_376_fu_25610_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14716 | assign zext_ln886_229_fu_25616_p1 = add_ln886_376_fu_25610_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14718:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_38_reg_28650' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14718 | assign zext_ln886_22_fu_24527_p1 = add_ln886_38_reg_28650;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14720:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_377_fu_25620_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14720 | assign zext_ln886_230_fu_25626_p1 = add_ln886_377_fu_25620_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14722:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_379_reg_29275' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14722 | assign zext_ln886_231_fu_25630_p1 = add_ln886_379_reg_29275;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14724:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_381_reg_29280' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14724 | assign zext_ln886_232_fu_25633_p1 = add_ln886_381_reg_29280;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14726:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_382_fu_25636_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14726 | assign zext_ln886_233_fu_25642_p1 = add_ln886_382_fu_25636_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14728:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_384_reg_29285' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14728 | assign zext_ln886_234_fu_25646_p1 = add_ln886_384_reg_29285;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14730:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_385_reg_29290' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14730 | assign zext_ln886_235_fu_25649_p1 = add_ln886_385_reg_29290;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14732:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_386_reg_29295' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14732 | assign zext_ln886_236_fu_25652_p1 = add_ln886_386_reg_29295;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14734:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_388_fu_25661_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14734 | assign zext_ln886_237_fu_25667_p1 = add_ln886_388_fu_25661_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14736:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_389_fu_25671_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14736 | assign zext_ln886_238_fu_25677_p1 = add_ln886_389_fu_25671_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14738:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_390_reg_30159' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14738 | assign zext_ln886_239_fu_27462_p1 = add_ln886_390_reg_30159;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14740:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_39_fu_24530_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14740 | assign zext_ln886_23_fu_24536_p1 = add_ln886_39_fu_24530_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14742:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_881_fu_14634_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14742 | assign zext_ln886_240_fu_14640_p1 = xor_ln1065_881_fu_14634_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14744:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_392_reg_29300_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14744 | assign zext_ln886_241_fu_27471_p1 = add_ln886_392_reg_29300_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14746:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_395_reg_29305_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14746 | assign zext_ln886_242_fu_27480_p1 = add_ln886_395_reg_29305_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14748:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_398_reg_29310' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14748 | assign zext_ln886_243_fu_25687_p1 = add_ln886_398_reg_29310;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14750:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_400_reg_29315' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14750 | assign zext_ln886_244_fu_25690_p1 = add_ln886_400_reg_29315;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14752:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_401_reg_30164' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14752 | assign zext_ln886_245_fu_27489_p1 = add_ln886_401_reg_30164;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14754:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_404_reg_29320' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14754 | assign zext_ln886_246_fu_25699_p1 = add_ln886_404_reg_29320;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14756:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_406_reg_29325' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14756 | assign zext_ln886_247_fu_25702_p1 = add_ln886_406_reg_29325;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14758:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_407_fu_25705_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14758 | assign zext_ln886_248_fu_25711_p1 = add_ln886_407_fu_25705_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14760:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_409_reg_29330' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14760 | assign zext_ln886_249_fu_25715_p1 = add_ln886_409_reg_29330;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14762:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_41_reg_28655' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14762 | assign zext_ln886_24_fu_24540_p1 = add_ln886_41_reg_28655;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14764:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_410_reg_29335' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14764 | assign zext_ln886_250_fu_25718_p1 = add_ln886_410_reg_29335;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14766:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_411_reg_29340' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14766 | assign zext_ln886_251_fu_25721_p1 = add_ln886_411_reg_29340;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14768:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_413_fu_25730_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14768 | assign zext_ln886_252_fu_25736_p1 = add_ln886_413_fu_25730_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14770:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_414_reg_30169' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14770 | assign zext_ln886_253_fu_27498_p1 = add_ln886_414_reg_30169;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14772:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_417_reg_29345' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14772 | assign zext_ln886_254_fu_25746_p1 = add_ln886_417_reg_29345;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14774:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_419_reg_29350' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14774 | assign zext_ln886_255_fu_25749_p1 = add_ln886_419_reg_29350;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14776:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_420_fu_25752_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14776 | assign zext_ln886_256_fu_25758_p1 = add_ln886_420_fu_25752_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14778:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_422_reg_29355' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14778 | assign zext_ln886_257_fu_25762_p1 = add_ln886_422_reg_29355;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14780:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_424_reg_29360' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14780 | assign zext_ln886_258_fu_25765_p1 = add_ln886_424_reg_29360;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14782:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_425_fu_25768_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14782 | assign zext_ln886_259_fu_25774_p1 = add_ln886_425_fu_25768_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14784:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_42_reg_28660' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14784 | assign zext_ln886_25_fu_24543_p1 = add_ln886_42_reg_28660;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14786:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_426_fu_25778_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14786 | assign zext_ln886_260_fu_25784_p1 = add_ln886_426_fu_25778_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14788:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_428_reg_29365' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14788 | assign zext_ln886_261_fu_25788_p1 = add_ln886_428_reg_29365;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14790:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_430_reg_29370' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14790 | assign zext_ln886_262_fu_25791_p1 = add_ln886_430_reg_29370;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14792:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_431_fu_25794_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14792 | assign zext_ln886_263_fu_25800_p1 = add_ln886_431_fu_25794_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14794:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_433_reg_29375' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14794 | assign zext_ln886_264_fu_25804_p1 = add_ln886_433_reg_29375;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14796:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_434_reg_29380' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14796 | assign zext_ln886_265_fu_25807_p1 = add_ln886_434_reg_29380;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14798:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_435_reg_29385' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14798 | assign zext_ln886_266_fu_25810_p1 = add_ln886_435_reg_29385;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14800:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_437_fu_25819_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14800 | assign zext_ln886_267_fu_25825_p1 = add_ln886_437_fu_25819_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14802:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_438_fu_25829_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14802 | assign zext_ln886_268_fu_25835_p1 = add_ln886_438_fu_25829_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14804:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_439_reg_30174' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14804 | assign zext_ln886_269_fu_27507_p1 = add_ln886_439_reg_30174;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14806:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_43_reg_28665' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14806 | assign zext_ln886_26_fu_24546_p1 = add_ln886_43_reg_28665;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14808:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_979_fu_15996_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14808 | assign zext_ln886_270_fu_16002_p1 = xor_ln1065_979_fu_15996_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14810:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_441_reg_29390_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14810 | assign zext_ln886_271_fu_27516_p1 = add_ln886_441_reg_29390_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14812:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_444_reg_29395_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14812 | assign zext_ln886_272_fu_27525_p1 = add_ln886_444_reg_29395_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14814:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_447_reg_29400' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14814 | assign zext_ln886_273_fu_25845_p1 = add_ln886_447_reg_29400;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14816:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_449_reg_29405' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14816 | assign zext_ln886_274_fu_25848_p1 = add_ln886_449_reg_29405;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14818:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_450_reg_30179' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14818 | assign zext_ln886_275_fu_27534_p1 = add_ln886_450_reg_30179;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14820:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_453_reg_29410' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14820 | assign zext_ln886_276_fu_25857_p1 = add_ln886_453_reg_29410;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14822:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_455_reg_29415' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14822 | assign zext_ln886_277_fu_25860_p1 = add_ln886_455_reg_29415;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14824:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_456_fu_25863_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14824 | assign zext_ln886_278_fu_25869_p1 = add_ln886_456_fu_25863_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14826:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_458_reg_29420' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14826 | assign zext_ln886_279_fu_25873_p1 = add_ln886_458_reg_29420;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14828:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_45_fu_24555_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14828 | assign zext_ln886_27_fu_24561_p1 = add_ln886_45_fu_24555_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14830:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_459_reg_29425' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14830 | assign zext_ln886_280_fu_25876_p1 = add_ln886_459_reg_29425;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14832:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_460_reg_29430' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14832 | assign zext_ln886_281_fu_25879_p1 = add_ln886_460_reg_29430;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14834:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_462_fu_25888_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14834 | assign zext_ln886_282_fu_25894_p1 = add_ln886_462_fu_25888_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14836:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_463_reg_30184' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14836 | assign zext_ln886_283_fu_27543_p1 = add_ln886_463_reg_30184;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14838:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_466_reg_29435' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14838 | assign zext_ln886_284_fu_25904_p1 = add_ln886_466_reg_29435;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14840:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_468_reg_29440' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14840 | assign zext_ln886_285_fu_25907_p1 = add_ln886_468_reg_29440;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14842:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_469_fu_25910_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14842 | assign zext_ln886_286_fu_25916_p1 = add_ln886_469_fu_25910_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14844:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_471_reg_29445' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14844 | assign zext_ln886_287_fu_25920_p1 = add_ln886_471_reg_29445;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14846:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_473_reg_29450' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14846 | assign zext_ln886_288_fu_25923_p1 = add_ln886_473_reg_29450;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14848:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_474_fu_25926_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14848 | assign zext_ln886_289_fu_25932_p1 = add_ln886_474_fu_25926_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14850:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_46_fu_24565_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14850 | assign zext_ln886_28_fu_24571_p1 = add_ln886_46_fu_24565_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14852:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_475_fu_25936_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14852 | assign zext_ln886_290_fu_25942_p1 = add_ln886_475_fu_25936_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14854:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_477_reg_29455' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14854 | assign zext_ln886_291_fu_25946_p1 = add_ln886_477_reg_29455;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14856:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_479_reg_29460' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14856 | assign zext_ln886_292_fu_25949_p1 = add_ln886_479_reg_29460;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14858:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_480_fu_25952_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14858 | assign zext_ln886_293_fu_25958_p1 = add_ln886_480_fu_25952_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14860:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_482_reg_29465' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14860 | assign zext_ln886_294_fu_25962_p1 = add_ln886_482_reg_29465;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14862:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_483_reg_29470' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14862 | assign zext_ln886_295_fu_25965_p1 = add_ln886_483_reg_29470;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14864:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_484_reg_29475' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14864 | assign zext_ln886_296_fu_25968_p1 = add_ln886_484_reg_29475;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14866:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_486_fu_25977_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14866 | assign zext_ln886_297_fu_25983_p1 = add_ln886_486_fu_25977_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14868:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_487_fu_25987_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14868 | assign zext_ln886_298_fu_25993_p1 = add_ln886_487_fu_25987_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14870:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_488_reg_30189' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14870 | assign zext_ln886_299_fu_27552_p1 = add_ln886_488_reg_30189;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14872:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_47_reg_30054' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14872 | assign zext_ln886_29_fu_27147_p1 = add_ln886_47_reg_30054;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14874:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_3_reg_28585_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14874 | assign zext_ln886_2_fu_27120_p1 = add_ln886_3_reg_28585_pp0_iter1_reg;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14876:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1077_fu_17358_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14876 | assign zext_ln886_300_fu_17364_p1 = xor_ln1065_1077_fu_17358_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14878:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_490_reg_29480_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14878 | assign zext_ln886_301_fu_27561_p1 = add_ln886_490_reg_29480_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14880:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_493_reg_29485_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14880 | assign zext_ln886_302_fu_27570_p1 = add_ln886_493_reg_29485_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14882:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_496_reg_29490' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14882 | assign zext_ln886_303_fu_26003_p1 = add_ln886_496_reg_29490;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14884:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_498_reg_29495' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14884 | assign zext_ln886_304_fu_26006_p1 = add_ln886_498_reg_29495;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14886:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_499_reg_30194' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14886 | assign zext_ln886_305_fu_27579_p1 = add_ln886_499_reg_30194;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14888:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_502_reg_29500' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14888 | assign zext_ln886_306_fu_26015_p1 = add_ln886_502_reg_29500;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14890:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_504_reg_29505' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14890 | assign zext_ln886_307_fu_26018_p1 = add_ln886_504_reg_29505;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14892:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_505_fu_26021_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14892 | assign zext_ln886_308_fu_26027_p1 = add_ln886_505_fu_26021_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14894:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_507_reg_29510' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14894 | assign zext_ln886_309_fu_26031_p1 = add_ln886_507_reg_29510;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14896:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_195_fu_5100_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14896 | assign zext_ln886_30_fu_5106_p1 = xor_ln1065_195_fu_5100_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14898:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_508_reg_29515' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14898 | assign zext_ln886_310_fu_26034_p1 = add_ln886_508_reg_29515;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14900:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_509_reg_29520' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14900 | assign zext_ln886_311_fu_26037_p1 = add_ln886_509_reg_29520;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14902:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_511_fu_26046_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14902 | assign zext_ln886_312_fu_26052_p1 = add_ln886_511_fu_26046_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14904:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_512_reg_30199' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14904 | assign zext_ln886_313_fu_27588_p1 = add_ln886_512_reg_30199;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14906:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_515_reg_29525' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14906 | assign zext_ln886_314_fu_26062_p1 = add_ln886_515_reg_29525;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14908:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_517_reg_29530' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14908 | assign zext_ln886_315_fu_26065_p1 = add_ln886_517_reg_29530;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14910:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_518_fu_26068_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14910 | assign zext_ln886_316_fu_26074_p1 = add_ln886_518_fu_26068_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14912:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_520_reg_29535' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14912 | assign zext_ln886_317_fu_26078_p1 = add_ln886_520_reg_29535;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14914:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_522_reg_29540' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14914 | assign zext_ln886_318_fu_26081_p1 = add_ln886_522_reg_29540;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14916:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_523_fu_26084_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14916 | assign zext_ln886_319_fu_26090_p1 = add_ln886_523_fu_26084_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14918:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_49_reg_28670_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14918 | assign zext_ln886_31_fu_27156_p1 = add_ln886_49_reg_28670_pp0_iter1_reg;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14920:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_524_fu_26094_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14920 | assign zext_ln886_320_fu_26100_p1 = add_ln886_524_fu_26094_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14922:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_526_reg_29545' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14922 | assign zext_ln886_321_fu_26104_p1 = add_ln886_526_reg_29545;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14924:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_528_reg_29550' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14924 | assign zext_ln886_322_fu_26107_p1 = add_ln886_528_reg_29550;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14926:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_529_fu_26110_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14926 | assign zext_ln886_323_fu_26116_p1 = add_ln886_529_fu_26110_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14928:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_531_reg_29555' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14928 | assign zext_ln886_324_fu_26120_p1 = add_ln886_531_reg_29555;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14930:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_532_reg_29560' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14930 | assign zext_ln886_325_fu_26123_p1 = add_ln886_532_reg_29560;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14932:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_533_reg_29565' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14932 | assign zext_ln886_326_fu_26126_p1 = add_ln886_533_reg_29565;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14934:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_535_fu_26135_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14934 | assign zext_ln886_327_fu_26141_p1 = add_ln886_535_fu_26135_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14936:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_536_fu_26145_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14936 | assign zext_ln886_328_fu_26151_p1 = add_ln886_536_fu_26145_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14938:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_537_reg_30204' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14938 | assign zext_ln886_329_fu_27597_p1 = add_ln886_537_reg_30204;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14940:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_52_reg_28675_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14940 | assign zext_ln886_32_fu_27165_p1 = add_ln886_52_reg_28675_pp0_iter1_reg;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14942:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1175_fu_18720_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14942 | assign zext_ln886_330_fu_18726_p1 = xor_ln1065_1175_fu_18720_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14944:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_539_reg_29570_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14944 | assign zext_ln886_331_fu_27606_p1 = add_ln886_539_reg_29570_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14946:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_542_reg_29575_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14946 | assign zext_ln886_332_fu_27615_p1 = add_ln886_542_reg_29575_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14948:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_545_reg_29580' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14948 | assign zext_ln886_333_fu_26161_p1 = add_ln886_545_reg_29580;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14950:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_547_reg_29585' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14950 | assign zext_ln886_334_fu_26164_p1 = add_ln886_547_reg_29585;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14952:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_548_reg_30209' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14952 | assign zext_ln886_335_fu_27624_p1 = add_ln886_548_reg_30209;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14954:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_551_reg_29590' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14954 | assign zext_ln886_336_fu_26173_p1 = add_ln886_551_reg_29590;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14956:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_553_reg_29595' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14956 | assign zext_ln886_337_fu_26176_p1 = add_ln886_553_reg_29595;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14958:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_554_fu_26179_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14958 | assign zext_ln886_338_fu_26185_p1 = add_ln886_554_fu_26179_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14960:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_556_reg_29600' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14960 | assign zext_ln886_339_fu_26189_p1 = add_ln886_556_reg_29600;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14962:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_55_reg_28680' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14962 | assign zext_ln886_33_fu_24581_p1 = add_ln886_55_reg_28680;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14964:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_557_reg_29605' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14964 | assign zext_ln886_340_fu_26192_p1 = add_ln886_557_reg_29605;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14966:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_558_reg_29610' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14966 | assign zext_ln886_341_fu_26195_p1 = add_ln886_558_reg_29610;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14968:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_560_fu_26204_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14968 | assign zext_ln886_342_fu_26210_p1 = add_ln886_560_fu_26204_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14970:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_561_reg_30214' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14970 | assign zext_ln886_343_fu_27633_p1 = add_ln886_561_reg_30214;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14972:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_564_reg_29615' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14972 | assign zext_ln886_344_fu_26220_p1 = add_ln886_564_reg_29615;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14974:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_566_reg_29620' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14974 | assign zext_ln886_345_fu_26223_p1 = add_ln886_566_reg_29620;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14976:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_567_fu_26226_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14976 | assign zext_ln886_346_fu_26232_p1 = add_ln886_567_fu_26226_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14978:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_569_reg_29625' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14978 | assign zext_ln886_347_fu_26236_p1 = add_ln886_569_reg_29625;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14980:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_571_reg_29630' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14980 | assign zext_ln886_348_fu_26239_p1 = add_ln886_571_reg_29630;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14982:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_572_fu_26242_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14982 | assign zext_ln886_349_fu_26248_p1 = add_ln886_572_fu_26242_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14984:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_57_reg_28685' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14984 | assign zext_ln886_34_fu_24584_p1 = add_ln886_57_reg_28685;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14986:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_573_fu_26252_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14986 | assign zext_ln886_350_fu_26258_p1 = add_ln886_573_fu_26252_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14988:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_575_reg_29635' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14988 | assign zext_ln886_351_fu_26262_p1 = add_ln886_575_reg_29635;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14990:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_577_reg_29640' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14990 | assign zext_ln886_352_fu_26265_p1 = add_ln886_577_reg_29640;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14992:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_578_fu_26268_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14992 | assign zext_ln886_353_fu_26274_p1 = add_ln886_578_fu_26268_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14994:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_580_reg_29645' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14994 | assign zext_ln886_354_fu_26278_p1 = add_ln886_580_reg_29645;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14996:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_581_reg_29650' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14996 | assign zext_ln886_355_fu_26281_p1 = add_ln886_581_reg_29650;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:14998:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_582_reg_29655' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14998 | assign zext_ln886_356_fu_26284_p1 = add_ln886_582_reg_29655;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15000:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_584_fu_26293_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15000 | assign zext_ln886_357_fu_26299_p1 = add_ln886_584_fu_26293_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15002:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_585_fu_26303_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15002 | assign zext_ln886_358_fu_26309_p1 = add_ln886_585_fu_26303_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15004:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_586_reg_30219' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15004 | assign zext_ln886_359_fu_27642_p1 = add_ln886_586_reg_30219;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15006:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_58_reg_30059' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15006 | assign zext_ln886_35_fu_27174_p1 = add_ln886_58_reg_30059;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15008:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1273_fu_20082_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15008 | assign zext_ln886_360_fu_20088_p1 = xor_ln1065_1273_fu_20082_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15010:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_588_reg_29660_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15010 | assign zext_ln886_361_fu_27651_p1 = add_ln886_588_reg_29660_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15012:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_591_reg_29665_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15012 | assign zext_ln886_362_fu_27660_p1 = add_ln886_591_reg_29665_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15014:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_594_reg_29670' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15014 | assign zext_ln886_363_fu_26319_p1 = add_ln886_594_reg_29670;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15016:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_596_reg_29675' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15016 | assign zext_ln886_364_fu_26322_p1 = add_ln886_596_reg_29675;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15018:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_597_reg_30224' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15018 | assign zext_ln886_365_fu_27669_p1 = add_ln886_597_reg_30224;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15020:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_600_reg_29680' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15020 | assign zext_ln886_366_fu_26331_p1 = add_ln886_600_reg_29680;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15022:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_602_reg_29685' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15022 | assign zext_ln886_367_fu_26334_p1 = add_ln886_602_reg_29685;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15024:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_603_fu_26337_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15024 | assign zext_ln886_368_fu_26343_p1 = add_ln886_603_fu_26337_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15026:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_605_reg_29690' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15026 | assign zext_ln886_369_fu_26347_p1 = add_ln886_605_reg_29690;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15028:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_61_reg_28690' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15028 | assign zext_ln886_36_fu_24593_p1 = add_ln886_61_reg_28690;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15030:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_606_reg_29695' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15030 | assign zext_ln886_370_fu_26350_p1 = add_ln886_606_reg_29695;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15032:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_607_reg_29700' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15032 | assign zext_ln886_371_fu_26353_p1 = add_ln886_607_reg_29700;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15034:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_609_fu_26362_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15034 | assign zext_ln886_372_fu_26368_p1 = add_ln886_609_fu_26362_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15036:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_610_reg_30229' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15036 | assign zext_ln886_373_fu_27678_p1 = add_ln886_610_reg_30229;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15038:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_613_reg_29705' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15038 | assign zext_ln886_374_fu_26378_p1 = add_ln886_613_reg_29705;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15040:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_615_reg_29710' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15040 | assign zext_ln886_375_fu_26381_p1 = add_ln886_615_reg_29710;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15042:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_616_fu_26384_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15042 | assign zext_ln886_376_fu_26390_p1 = add_ln886_616_fu_26384_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15044:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_618_reg_29715' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15044 | assign zext_ln886_377_fu_26394_p1 = add_ln886_618_reg_29715;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15046:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_620_reg_29720' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15046 | assign zext_ln886_378_fu_26397_p1 = add_ln886_620_reg_29720;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15048:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_621_fu_26400_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15048 | assign zext_ln886_379_fu_26406_p1 = add_ln886_621_fu_26400_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15050:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_63_reg_28695' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15050 | assign zext_ln886_37_fu_24596_p1 = add_ln886_63_reg_28695;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15052:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_622_fu_26410_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15052 | assign zext_ln886_380_fu_26416_p1 = add_ln886_622_fu_26410_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15054:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_624_reg_29725' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15054 | assign zext_ln886_381_fu_26420_p1 = add_ln886_624_reg_29725;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15056:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_626_reg_29730' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15056 | assign zext_ln886_382_fu_26423_p1 = add_ln886_626_reg_29730;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15058:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_627_fu_26426_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15058 | assign zext_ln886_383_fu_26432_p1 = add_ln886_627_fu_26426_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15060:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_629_reg_29735' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15060 | assign zext_ln886_384_fu_26436_p1 = add_ln886_629_reg_29735;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15062:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_630_reg_29740' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15062 | assign zext_ln886_385_fu_26439_p1 = add_ln886_630_reg_29740;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15064:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_631_reg_29745' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15064 | assign zext_ln886_386_fu_26442_p1 = add_ln886_631_reg_29745;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15066:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_633_fu_26451_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15066 | assign zext_ln886_387_fu_26457_p1 = add_ln886_633_fu_26451_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15068:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_634_fu_26461_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15068 | assign zext_ln886_388_fu_26467_p1 = add_ln886_634_fu_26461_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15070:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_635_reg_30234' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15070 | assign zext_ln886_389_fu_27687_p1 = add_ln886_635_reg_30234;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15072:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_64_fu_24599_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15072 | assign zext_ln886_38_fu_24605_p1 = add_ln886_64_fu_24599_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15074:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1371_fu_21444_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15074 | assign zext_ln886_390_fu_21450_p1 = xor_ln1065_1371_fu_21444_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15076:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_637_reg_29750_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15076 | assign zext_ln886_391_fu_27696_p1 = add_ln886_637_reg_29750_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15078:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_640_reg_29755_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15078 | assign zext_ln886_392_fu_27705_p1 = add_ln886_640_reg_29755_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15080:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_643_reg_29760' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15080 | assign zext_ln886_393_fu_26477_p1 = add_ln886_643_reg_29760;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15082:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_645_reg_29765' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15082 | assign zext_ln886_394_fu_26480_p1 = add_ln886_645_reg_29765;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15084:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_646_reg_30239' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15084 | assign zext_ln886_395_fu_27714_p1 = add_ln886_646_reg_30239;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_649_reg_29770' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15086 | assign zext_ln886_396_fu_26489_p1 = add_ln886_649_reg_29770;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15088:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_651_reg_29775' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15088 | assign zext_ln886_397_fu_26492_p1 = add_ln886_651_reg_29775;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15090:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_652_fu_26495_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15090 | assign zext_ln886_398_fu_26501_p1 = add_ln886_652_fu_26495_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15092:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_654_reg_29780' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15092 | assign zext_ln886_399_fu_26505_p1 = add_ln886_654_reg_29780;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15094:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_66_reg_28700' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15094 | assign zext_ln886_39_fu_24609_p1 = add_ln886_66_reg_28700;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15096:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_6_reg_28590' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15096 | assign zext_ln886_3_fu_24423_p1 = add_ln886_6_reg_28590;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15098:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_655_reg_29785' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15098 | assign zext_ln886_400_fu_26508_p1 = add_ln886_655_reg_29785;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15100:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_656_reg_29790' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15100 | assign zext_ln886_401_fu_26511_p1 = add_ln886_656_reg_29790;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15102:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_658_fu_26520_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15102 | assign zext_ln886_402_fu_26526_p1 = add_ln886_658_fu_26520_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15104:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_659_reg_30244' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15104 | assign zext_ln886_403_fu_27723_p1 = add_ln886_659_reg_30244;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15106:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_662_reg_29795' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15106 | assign zext_ln886_404_fu_26536_p1 = add_ln886_662_reg_29795;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15108:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_664_reg_29800' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15108 | assign zext_ln886_405_fu_26539_p1 = add_ln886_664_reg_29800;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15110:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_665_fu_26542_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15110 | assign zext_ln886_406_fu_26548_p1 = add_ln886_665_fu_26542_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15112:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_667_reg_29805' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15112 | assign zext_ln886_407_fu_26552_p1 = add_ln886_667_reg_29805;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15114:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_669_reg_29810' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15114 | assign zext_ln886_408_fu_26555_p1 = add_ln886_669_reg_29810;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15116:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_670_fu_26558_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15116 | assign zext_ln886_409_fu_26564_p1 = add_ln886_670_fu_26558_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15118:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_67_reg_28705' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15118 | assign zext_ln886_40_fu_24612_p1 = add_ln886_67_reg_28705;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15120:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_671_fu_26568_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15120 | assign zext_ln886_410_fu_26574_p1 = add_ln886_671_fu_26568_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15122:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_673_reg_29815' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15122 | assign zext_ln886_411_fu_26578_p1 = add_ln886_673_reg_29815;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15124:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_675_reg_29820' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15124 | assign zext_ln886_412_fu_26581_p1 = add_ln886_675_reg_29820;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15126:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_676_fu_26584_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15126 | assign zext_ln886_413_fu_26590_p1 = add_ln886_676_fu_26584_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15128:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_678_reg_29825' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15128 | assign zext_ln886_414_fu_26594_p1 = add_ln886_678_reg_29825;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15130:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_679_reg_29830' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15130 | assign zext_ln886_415_fu_26597_p1 = add_ln886_679_reg_29830;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15132:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_680_reg_29835' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15132 | assign zext_ln886_416_fu_26600_p1 = add_ln886_680_reg_29835;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15134:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_682_fu_26609_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15134 | assign zext_ln886_417_fu_26615_p1 = add_ln886_682_fu_26609_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15136:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_683_fu_26619_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15136 | assign zext_ln886_418_fu_26625_p1 = add_ln886_683_fu_26619_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15138:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_684_reg_30249' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15138 | assign zext_ln886_419_fu_27732_p1 = add_ln886_684_reg_30249;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15140:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_68_reg_28710' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15140 | assign zext_ln886_41_fu_24615_p1 = add_ln886_68_reg_28710;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15142:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1469_fu_22806_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15142 | assign zext_ln886_420_fu_22812_p1 = xor_ln1065_1469_fu_22806_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15144:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_686_reg_29840_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15144 | assign zext_ln886_421_fu_27741_p1 = add_ln886_686_reg_29840_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15146:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_689_reg_29845_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15146 | assign zext_ln886_422_fu_27750_p1 = add_ln886_689_reg_29845_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15148:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_692_reg_29850' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15148 | assign zext_ln886_423_fu_26635_p1 = add_ln886_692_reg_29850;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15150:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_694_reg_29855' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15150 | assign zext_ln886_424_fu_26638_p1 = add_ln886_694_reg_29855;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15152:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_695_reg_30254' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15152 | assign zext_ln886_425_fu_27759_p1 = add_ln886_695_reg_30254;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15154:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_698_reg_29860' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15154 | assign zext_ln886_426_fu_26647_p1 = add_ln886_698_reg_29860;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15156:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_700_reg_29865' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15156 | assign zext_ln886_427_fu_26650_p1 = add_ln886_700_reg_29865;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15158:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_701_fu_26653_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15158 | assign zext_ln886_428_fu_26659_p1 = add_ln886_701_fu_26653_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15160:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_703_reg_29870' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15160 | assign zext_ln886_429_fu_26663_p1 = add_ln886_703_reg_29870;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15162:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_70_fu_24624_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15162 | assign zext_ln886_42_fu_24630_p1 = add_ln886_70_fu_24624_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15164:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_704_reg_29875' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15164 | assign zext_ln886_430_fu_26666_p1 = add_ln886_704_reg_29875;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15166:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_705_reg_29880' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15166 | assign zext_ln886_431_fu_26669_p1 = add_ln886_705_reg_29880;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15168:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_707_fu_26678_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15168 | assign zext_ln886_432_fu_26684_p1 = add_ln886_707_fu_26678_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15170:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_708_reg_30259' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15170 | assign zext_ln886_433_fu_27768_p1 = add_ln886_708_reg_30259;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15172:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_711_reg_29885' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15172 | assign zext_ln886_434_fu_26694_p1 = add_ln886_711_reg_29885;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15174:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_713_reg_29890' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15174 | assign zext_ln886_435_fu_26697_p1 = add_ln886_713_reg_29890;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15176:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_714_fu_26700_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15176 | assign zext_ln886_436_fu_26706_p1 = add_ln886_714_fu_26700_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15178:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_716_reg_29895' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15178 | assign zext_ln886_437_fu_26710_p1 = add_ln886_716_reg_29895;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15180:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_718_reg_29900' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15180 | assign zext_ln886_438_fu_26713_p1 = add_ln886_718_reg_29900;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15182:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_719_fu_26716_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15182 | assign zext_ln886_439_fu_26722_p1 = add_ln886_719_fu_26716_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15184:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_71_reg_30064' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15184 | assign zext_ln886_43_fu_27183_p1 = add_ln886_71_reg_30064;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15186:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_720_fu_26726_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15186 | assign zext_ln886_440_fu_26732_p1 = add_ln886_720_fu_26726_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15188:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_722_reg_29905' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15188 | assign zext_ln886_441_fu_26736_p1 = add_ln886_722_reg_29905;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15190:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_724_reg_29910' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15190 | assign zext_ln886_442_fu_26739_p1 = add_ln886_724_reg_29910;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15192:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_725_fu_26742_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15192 | assign zext_ln886_443_fu_26748_p1 = add_ln886_725_fu_26742_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15194:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_727_reg_29915' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15194 | assign zext_ln886_444_fu_26752_p1 = add_ln886_727_reg_29915;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15196:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_728_reg_29920' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15196 | assign zext_ln886_445_fu_26755_p1 = add_ln886_728_reg_29920;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15198:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_729_reg_29925' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15198 | assign zext_ln886_446_fu_26758_p1 = add_ln886_729_reg_29925;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15200:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_731_fu_26767_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15200 | assign zext_ln886_447_fu_26773_p1 = add_ln886_731_fu_26767_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15202:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_732_fu_26777_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15202 | assign zext_ln886_448_fu_26783_p1 = add_ln886_732_fu_26777_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15204:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_733_reg_30264' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15204 | assign zext_ln886_449_fu_27777_p1 = add_ln886_733_reg_30264;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15206:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_74_reg_28715' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15206 | assign zext_ln886_44_fu_24640_p1 = add_ln886_74_reg_28715;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15208:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_1567_fu_24168_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15208 | assign zext_ln886_450_fu_24174_p1 = xor_ln1065_1567_fu_24168_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15210:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_735_reg_29930_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15210 | assign zext_ln886_451_fu_27786_p1 = add_ln886_735_reg_29930_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15212:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_738_reg_29935_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15212 | assign zext_ln886_452_fu_27795_p1 = add_ln886_738_reg_29935_pp0_iter1_reg;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15214:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_741_reg_29940' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15214 | assign zext_ln886_453_fu_26793_p1 = add_ln886_741_reg_29940;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15216:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_743_reg_29945' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15216 | assign zext_ln886_454_fu_26796_p1 = add_ln886_743_reg_29945;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15218:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_744_reg_30269' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15218 | assign zext_ln886_455_fu_27804_p1 = add_ln886_744_reg_30269;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15220:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_747_reg_29950' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15220 | assign zext_ln886_456_fu_26805_p1 = add_ln886_747_reg_29950;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15222:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_749_reg_29955' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15222 | assign zext_ln886_457_fu_26808_p1 = add_ln886_749_reg_29955;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15224:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_750_fu_26811_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15224 | assign zext_ln886_458_fu_26817_p1 = add_ln886_750_fu_26811_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15226:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_752_reg_29960' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15226 | assign zext_ln886_459_fu_26821_p1 = add_ln886_752_reg_29960;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15228:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_76_reg_28720' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15228 | assign zext_ln886_45_fu_24643_p1 = add_ln886_76_reg_28720;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15230:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_753_reg_29965' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15230 | assign zext_ln886_460_fu_26824_p1 = add_ln886_753_reg_29965;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15232:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_754_reg_29970' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15232 | assign zext_ln886_461_fu_26827_p1 = add_ln886_754_reg_29970;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15234:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_756_fu_26836_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15234 | assign zext_ln886_462_fu_26842_p1 = add_ln886_756_fu_26836_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15236:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_757_reg_30274' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15236 | assign zext_ln886_463_fu_27813_p1 = add_ln886_757_reg_30274;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15238:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_760_reg_29975' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15238 | assign zext_ln886_464_fu_26852_p1 = add_ln886_760_reg_29975;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15240:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_762_reg_29980' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15240 | assign zext_ln886_465_fu_26855_p1 = add_ln886_762_reg_29980;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15242:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_763_fu_26858_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15242 | assign zext_ln886_466_fu_26864_p1 = add_ln886_763_fu_26858_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15244:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_765_reg_29985' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15244 | assign zext_ln886_467_fu_26868_p1 = add_ln886_765_reg_29985;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15246:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_767_reg_29990' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15246 | assign zext_ln886_468_fu_26871_p1 = add_ln886_767_reg_29990;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15248:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_768_fu_26874_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15248 | assign zext_ln886_469_fu_26880_p1 = add_ln886_768_fu_26874_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15250:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_77_fu_24646_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15250 | assign zext_ln886_46_fu_24652_p1 = add_ln886_77_fu_24646_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15252:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_769_fu_26884_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15252 | assign zext_ln886_470_fu_26890_p1 = add_ln886_769_fu_26884_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15254:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_771_reg_29995' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15254 | assign zext_ln886_471_fu_26894_p1 = add_ln886_771_reg_29995;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15256:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_773_reg_30000' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15256 | assign zext_ln886_472_fu_26897_p1 = add_ln886_773_reg_30000;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15258:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_774_fu_26900_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15258 | assign zext_ln886_473_fu_26906_p1 = add_ln886_774_fu_26900_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15260:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_776_reg_30005' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15260 | assign zext_ln886_474_fu_26910_p1 = add_ln886_776_reg_30005;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15262:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_777_reg_30010' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15262 | assign zext_ln886_475_fu_26913_p1 = add_ln886_777_reg_30010;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15264:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_778_reg_30015' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15264 | assign zext_ln886_476_fu_26916_p1 = add_ln886_778_reg_30015;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15266:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_780_fu_26925_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15266 | assign zext_ln886_477_fu_26931_p1 = add_ln886_780_fu_26925_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15268:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_781_fu_26935_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15268 | assign zext_ln886_478_fu_26941_p1 = add_ln886_781_fu_26935_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15270:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_782_reg_30279' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15270 | assign zext_ln886_479_fu_27822_p1 = add_ln886_782_reg_30279;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15272:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_79_reg_28725' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15272 | assign zext_ln886_47_fu_24656_p1 = add_ln886_79_reg_28725;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15274:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_81_reg_28730' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15274 | assign zext_ln886_48_fu_24659_p1 = add_ln886_81_reg_28730;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15276:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_82_fu_24662_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15276 | assign zext_ln886_49_fu_24668_p1 = add_ln886_82_fu_24662_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15278:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_8_reg_28595' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15278 | assign zext_ln886_4_fu_24426_p1 = add_ln886_8_reg_28595;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15280:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_83_fu_24672_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15280 | assign zext_ln886_50_fu_24678_p1 = add_ln886_83_fu_24672_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15282:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_85_reg_28735' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15282 | assign zext_ln886_51_fu_24682_p1 = add_ln886_85_reg_28735;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15284:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_87_reg_28740' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15284 | assign zext_ln886_52_fu_24685_p1 = add_ln886_87_reg_28740;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15286:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_88_fu_24688_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15286 | assign zext_ln886_53_fu_24694_p1 = add_ln886_88_fu_24688_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15288:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_90_reg_28745' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15288 | assign zext_ln886_54_fu_24698_p1 = add_ln886_90_reg_28745;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15290:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_91_reg_28750' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15290 | assign zext_ln886_55_fu_24701_p1 = add_ln886_91_reg_28750;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15292:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_92_reg_28755' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15292 | assign zext_ln886_56_fu_24704_p1 = add_ln886_92_reg_28755;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15294:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_94_fu_24713_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15294 | assign zext_ln886_57_fu_24719_p1 = add_ln886_94_fu_24713_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15296:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_95_fu_24723_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15296 | assign zext_ln886_58_fu_24729_p1 = add_ln886_95_fu_24723_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15298:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_96_reg_30069' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15298 | assign zext_ln886_59_fu_27192_p1 = add_ln886_96_reg_30069;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15300:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_9_reg_30044' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15300 | assign zext_ln886_5_fu_27129_p1 = add_ln886_9_reg_30044;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15302:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_293_fu_6462_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15302 | assign zext_ln886_60_fu_6468_p1 = xor_ln1065_293_fu_6462_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15304:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_98_reg_28760_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15304 | assign zext_ln886_61_fu_27201_p1 = add_ln886_98_reg_28760_pp0_iter1_reg;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15306:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_101_reg_28765_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15306 | assign zext_ln886_62_fu_27210_p1 = add_ln886_101_reg_28765_pp0_iter1_reg;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15308:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_104_reg_28770' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15308 | assign zext_ln886_63_fu_24739_p1 = add_ln886_104_reg_28770;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15310:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_106_reg_28775' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15310 | assign zext_ln886_64_fu_24742_p1 = add_ln886_106_reg_28775;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15312:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_107_reg_30074' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15312 | assign zext_ln886_65_fu_27219_p1 = add_ln886_107_reg_30074;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15314:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_110_reg_28780' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15314 | assign zext_ln886_66_fu_24751_p1 = add_ln886_110_reg_28780;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15316:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_112_reg_28785' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15316 | assign zext_ln886_67_fu_24754_p1 = add_ln886_112_reg_28785;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15318:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_113_fu_24757_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15318 | assign zext_ln886_68_fu_24763_p1 = add_ln886_113_fu_24757_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15320:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_115_reg_28790' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15320 | assign zext_ln886_69_fu_24767_p1 = add_ln886_115_reg_28790;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15322:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_12_reg_28600' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15322 | assign zext_ln886_6_fu_24435_p1 = add_ln886_12_reg_28600;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15324:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_116_reg_28795' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15324 | assign zext_ln886_70_fu_24770_p1 = add_ln886_116_reg_28795;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15326:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_117_reg_28800' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15326 | assign zext_ln886_71_fu_24773_p1 = add_ln886_117_reg_28800;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15328:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_119_fu_24782_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15328 | assign zext_ln886_72_fu_24788_p1 = add_ln886_119_fu_24782_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15330:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_120_reg_30079' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15330 | assign zext_ln886_73_fu_27228_p1 = add_ln886_120_reg_30079;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15332:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_123_reg_28805' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15332 | assign zext_ln886_74_fu_24798_p1 = add_ln886_123_reg_28805;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15334:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_125_reg_28810' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15334 | assign zext_ln886_75_fu_24801_p1 = add_ln886_125_reg_28810;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15336:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_126_fu_24804_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15336 | assign zext_ln886_76_fu_24810_p1 = add_ln886_126_fu_24804_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15338:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_128_reg_28815' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15338 | assign zext_ln886_77_fu_24814_p1 = add_ln886_128_reg_28815;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15340:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_130_reg_28820' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15340 | assign zext_ln886_78_fu_24817_p1 = add_ln886_130_reg_28820;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15342:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_131_fu_24820_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15342 | assign zext_ln886_79_fu_24826_p1 = add_ln886_131_fu_24820_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15344:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_14_reg_28605' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15344 | assign zext_ln886_7_fu_24438_p1 = add_ln886_14_reg_28605;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15346:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_132_fu_24830_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15346 | assign zext_ln886_80_fu_24836_p1 = add_ln886_132_fu_24830_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15348:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_134_reg_28825' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15348 | assign zext_ln886_81_fu_24840_p1 = add_ln886_134_reg_28825;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15350:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_136_reg_28830' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15350 | assign zext_ln886_82_fu_24843_p1 = add_ln886_136_reg_28830;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15352:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_137_fu_24846_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15352 | assign zext_ln886_83_fu_24852_p1 = add_ln886_137_fu_24846_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15354:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_139_reg_28835' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15354 | assign zext_ln886_84_fu_24856_p1 = add_ln886_139_reg_28835;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15356:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_140_reg_28840' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15356 | assign zext_ln886_85_fu_24859_p1 = add_ln886_140_reg_28840;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15358:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_141_reg_28845' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15358 | assign zext_ln886_86_fu_24862_p1 = add_ln886_141_reg_28845;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15360:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_143_fu_24871_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15360 | assign zext_ln886_87_fu_24877_p1 = add_ln886_143_fu_24871_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15362:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_144_fu_24881_p2' generates 4 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15362 | assign zext_ln886_88_fu_24887_p1 = add_ln886_144_fu_24881_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15364:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_145_reg_30084' generates 5 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15364 | assign zext_ln886_89_fu_27237_p1 = add_ln886_145_reg_30084;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15366:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_15_fu_24441_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15366 | assign zext_ln886_8_fu_24447_p1 = add_ln886_15_fu_24441_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15368:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_391_fu_7824_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15368 | assign zext_ln886_90_fu_7830_p1 = xor_ln1065_391_fu_7824_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15370:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_147_reg_28850_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15370 | assign zext_ln886_91_fu_27246_p1 = add_ln886_147_reg_28850_pp0_iter1_reg;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15372:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_150_reg_28855_pp0_iter1_reg' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15372 | assign zext_ln886_92_fu_27255_p1 = add_ln886_150_reg_28855_pp0_iter1_reg;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15374:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_153_reg_28860' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15374 | assign zext_ln886_93_fu_24897_p1 = add_ln886_153_reg_28860;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15376:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_155_reg_28865' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15376 | assign zext_ln886_94_fu_24900_p1 = add_ln886_155_reg_28865;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15378:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_156_reg_30089' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15378 | assign zext_ln886_95_fu_27264_p1 = add_ln886_156_reg_30089;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15380:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_159_reg_28870' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15380 | assign zext_ln886_96_fu_24909_p1 = add_ln886_159_reg_28870;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15382:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_161_reg_28875' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15382 | assign zext_ln886_97_fu_24912_p1 = add_ln886_161_reg_28875;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15384:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_162_fu_24915_p2' generates 3 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15384 | assign zext_ln886_98_fu_24921_p1 = add_ln886_162_fu_24915_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15386:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_164_reg_28880' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15386 | assign zext_ln886_99_fu_24925_p1 = add_ln886_164_reg_28880;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15388:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln886_17_reg_28610' generates 2 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15388 | assign zext_ln886_9_fu_24451_p1 = add_ln886_17_reg_28610;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15390:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1065_97_fu_3738_p2' generates 1 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15390 | assign zext_ln886_fu_3744_p1 = xor_ln1065_97_fu_3738_p2;\n",
      "      |                              ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15712:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                    : ... In instance MatrixVectorActivation_0\n",
      "15712 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15713:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                    : ... In instance MatrixVectorActivation_0\n",
      "15713 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_MatrixVectorActivation_0_b0_27dj8/MatrixVectorActivation_0.v:15855:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                   : ... In instance MatrixVectorActivation_0\n",
      "15855 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_2__dpr05od'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_StreamingFIFO_2__dpr05od/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_2.cpp VStreamingFIFO_2___024root__DepSet_h3827718b__0.cpp VStreamingFIFO_2__Trace__0.cpp VStreamingFIFO_2___024root__Slow.cpp VStreamingFIFO_2___024root__DepSet_h3827718b__0__Slow.cpp VStreamingFIFO_2__Syms.cpp VStreamingFIFO_2__Trace__0__Slow.cpp > VStreamingFIFO_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VStreamingFIFO_2__ALL.o VStreamingFIFO_2__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_2__ALL.a VStreamingFIFO_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_2__ALL.a      -o VStreamingFIFO_2\n",
      "rm VStreamingFIFO_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_2__dpr05od'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:171:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_0.StreamingFIFO_0_StreamingFIFO_0\n",
      "  171 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:228:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_0.StreamingFIFO_0_StreamingFIFO_0\n",
      "  228 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:236:25: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_0.StreamingFIFO_0_StreamingFIFO_0\n",
      "  236 |         srlo_       <=  'bx;\n",
      "      |                         ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:239:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_0.StreamingFIFO_0_StreamingFIFO_0\n",
      "  239 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:252:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_0.StreamingFIFO_0_StreamingFIFO_0\n",
      "  252 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:262:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_0.StreamingFIFO_0_StreamingFIFO_0\n",
      "  262 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:276:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_0.StreamingFIFO_0_StreamingFIFO_0\n",
      "  276 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:283:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_0.StreamingFIFO_0_StreamingFIFO_0\n",
      "  283 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:296:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_0.StreamingFIFO_0_StreamingFIFO_0\n",
      "  296 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:314:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_0.StreamingFIFO_0_StreamingFIFO_0\n",
      "  314 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:328:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_0.StreamingFIFO_0_StreamingFIFO_0\n",
      "  328 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:345:20: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_0.StreamingFIFO_0_StreamingFIFO_0\n",
      "  345 |    srlo_       <=  'bx;\n",
      "      |                    ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:348:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_0.StreamingFIFO_0_StreamingFIFO_0\n",
      "  348 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:37:3: Output port connection 'count' expects 2 bits on the pin connection, but pin connection's VARREF 'count' generates 1 bits.\n",
      "                                                                                             : ... In instance StreamingFIFO_0\n",
      "   37 |  .count(count),\n",
      "      |   ^~~~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:38:3: Output port connection 'maxcount' expects 2 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 1 bits.\n",
      "                                                                                             : ... In instance StreamingFIFO_0\n",
      "   38 |  .maxcount(maxcount),\n",
      "      |   ^~~~~~~~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:236:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:237:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:238:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:239:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  239 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:240:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  240 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:245:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  245 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:246:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  246 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:252:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  252 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:253:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  253 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:262:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  262 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:263:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  263 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:264:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  264 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:270:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  270 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:271:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  271 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:277:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  277 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:278:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  278 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:284:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  284 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:285:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  285 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:303:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  303 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:304:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  304 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:305:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  305 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:308:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  308 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:309:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  309 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:345:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  345 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:346:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  346 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:347:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  347 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:348:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  348 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_streichg/rtlsim_StreamingFIFO_0_0sjd20g7/StreamingFIFO_0.v:349:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  349 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_1_vyufmcmz'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_StreamingFIFO_1_vyufmcmz/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_1.cpp VStreamingFIFO_1___024root__DepSet_h38cd986e__0.cpp VStreamingFIFO_1__Trace__0.cpp VStreamingFIFO_1___024root__Slow.cpp VStreamingFIFO_1___024root__DepSet_h38cd986e__0__Slow.cpp VStreamingFIFO_1__Syms.cpp VStreamingFIFO_1__Trace__0__Slow.cpp > VStreamingFIFO_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VStreamingFIFO_1__ALL.o VStreamingFIFO_1__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_1__ALL.a VStreamingFIFO_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_1__ALL.a      -o VStreamingFIFO_1\n",
      "rm VStreamingFIFO_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_1_vyufmcmz'\n",
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_Thresholding_Batch_0___rnjp9d'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_Thresholding_Batch_0___rnjp9d/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VThresholding_Batch_0.cpp VThresholding_Batch_0___024root__DepSet_h6fb860d8__0.cpp VThresholding_Batch_0__Trace__0.cpp VThresholding_Batch_0__ConstPool_0.cpp VThresholding_Batch_0___024root__Slow.cpp VThresholding_Batch_0___024root__DepSet_h6fb860d8__0__Slow.cpp VThresholding_Batch_0__Syms.cpp VThresholding_Batch_0__Trace__0__Slow.cpp > VThresholding_Batch_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VThresholding_Batch_0__ALL.o VThresholding_Batch_0__ALL.cpp\n",
      "echo \"\" > VThresholding_Batch_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VThresholding_Batch_0__ALL.a VThresholding_Batch_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VThresholding_Batch_0__ALL.a      -o VThresholding_Batch_0\n",
      "rm VThresholding_Batch_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_Thresholding_Batch_0___rnjp9d'\n",
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_0_zgnoteah'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_0_zgnoteah/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMatrixVectorActivation_0.cpp VMatrixVectorActivation_0___024root__DepSet_ha5ba4b2c__0.cpp VMatrixVectorActivation_0__Trace__0.cpp VMatrixVectorActivation_0__ConstPool_0.cpp VMatrixVectorActivation_0___024root__Slow.cpp VMatrixVectorActivation_0___024root__DepSet_ha5ba4b2c__0__Slow.cpp VMatrixVectorActivation_0__Syms.cpp VMatrixVectorActivation_0__Trace__0__Slow.cpp > VMatrixVectorActivation_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VMatrixVectorActivation_0__ALL.o VMatrixVectorActivation_0__ALL.cpp\n",
      "echo \"\" > VMatrixVectorActivation_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMatrixVectorActivation_0__ALL.a VMatrixVectorActivation_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMatrixVectorActivation_0__ALL.a      -o VMatrixVectorActivation_0\n",
      "rm VMatrixVectorActivation_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_MatrixVectorActivation_0_zgnoteah'\n",
      "make: Entering directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_0_0c31c390'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_streichg/pyverilator_StreamingFIFO_0_0c31c390/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_0.cpp VStreamingFIFO_0___024root__DepSet_hd1f2d95e__0.cpp VStreamingFIFO_0__Trace__0.cpp VStreamingFIFO_0__ConstPool_0.cpp VStreamingFIFO_0___024root__Slow.cpp VStreamingFIFO_0___024root__DepSet_hd1f2d95e__0__Slow.cpp VStreamingFIFO_0__Syms.cpp VStreamingFIFO_0__Trace__0__Slow.cpp > VStreamingFIFO_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VStreamingFIFO_0__ALL.o VStreamingFIFO_0__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_0__ALL.a VStreamingFIFO_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_0__ALL.a      -o VStreamingFIFO_0\n",
      "rm VStreamingFIFO_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_streichg/pyverilator_StreamingFIFO_0_0c31c390'\n"
     ]
    }
   ],
   "source": [
    "from finn.transformation.fpgadataflow.insert_dwc import InsertDWC\n",
    "from finn.transformation.fpgadataflow.insert_fifo import InsertFIFO\n",
    "from finn.transformation.fpgadataflow.create_stitched_ip import CreateStitchedIP\n",
    "\n",
    "child_model = ModelWrapper(build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")\n",
    "child_model = child_model.transform(InsertDWC())\n",
    "\n",
    "# set all impl_styles of the DWCs to hls to enable emulation\n",
    "dwc_nodes = child_model.get_nodes_by_op_type(\"StreamingDataWidthConverter_Batch\")\n",
    "for dwc in dwc_nodes:\n",
    "    dwc_inst = getCustomOp(dwc)\n",
    "    dwc_inst.set_nodeattr(\"impl_style\", \"hls\")\n",
    "    \n",
    "child_model = child_model.transform(InsertFIFO(create_shallow_fifos=True))\n",
    "child_model.save(build_dir + \"/test.onnx\");\n",
    "child_model = child_model.transform(GiveUniqueNodeNames())\n",
    "child_model = child_model.transform(PrepareIP(test_fpga_part, target_clk_ns))\n",
    "child_model = child_model.transform(HLSSynthIP())\n",
    "child_model = child_model.transform(CreateStitchedIP(test_fpga_part, target_clk_ns))\n",
    "child_model = child_model.transform(PrepareRTLSim())\n",
    "child_model.set_metadata_prop(\"exec_mode\",\"rtlsim\")\n",
    "child_model.save(build_dir + \"/tfc_w1_a1_dataflow_child.onnx\");"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "showInNetron(build_dir+\"/tfc_w1_a1_dataflow_child.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# parent model\n",
    "model_for_rtlsim = ModelWrapper(build_dir + \"/tfc_w1_a1_dataflow_parent.onnx\")\n",
    "# reference child model\n",
    "sdp_node = getCustomOp(model_for_rtlsim.graph.node[1])\n",
    "sdp_node.set_nodeattr(\"model\", build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "output_dict = oxe.execute_onnx(model_for_rtlsim, input_dict)\n",
    "output_rtlsim = output_dict[list(output_dict.keys())[0]]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "try:\n",
    "    assert np.isclose(output_rtlsim, np.where(output_golden[0]==np.amax(output_golden[0])), atol=1e-3).all()\n",
    "    print(\"Results are the same!\")\n",
    "except AssertionError:\n",
    "    assert False, \"The results are not the same!\""
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
