\hypertarget{stm32f0xx__hal__conf_8h}{}\doxysection{C\+:/\+Users/sxlga/git/\+Serial\+Test\+Project/\+Core/\+Inc/stm32f0xx\+\_\+hal\+\_\+conf.h File Reference}
\label{stm32f0xx__hal__conf_8h}\index{C:/Users/sxlga/git/SerialTestProject/Core/Inc/stm32f0xx\_hal\_conf.h@{C:/Users/sxlga/git/SerialTestProject/Core/Inc/stm32f0xx\_hal\_conf.h}}


H\+AL configuration file.  


{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+rcc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+gpio.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+exti.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+dma.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+cortex.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+flash.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+i2c.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+pwr.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+tim.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+uart.\+h\char`\"{}}\newline
Include dependency graph for stm32f0xx\+\_\+hal\+\_\+conf.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f0xx__hal__conf_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f0xx__hal__conf_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a877ae99e8c47a609ea97c888912bf75f}{H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\begin{DoxyCompactList}\small\item\em This is the list of modules to be used in the H\+AL driver. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a23382b8f04b3e6db2c59dfa1ef5ea4a2}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a167269406e73327b95c3bb7b9cfe6d89}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_aa9b5a3a425901e097de70092dbe31e0f}{H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}{H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a7112575efe3740911f19a13e6b170fee}{H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}{H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_aeb359e861d8a92c233c3229657dbcd74}{H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_ab51923c3716977d7923f49cc9d081aa8}{H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_ac3dd74314ed62ac8575e2f9f48b3ac48}{H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a19999766418b0224871f732d800841c6}{H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}}
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{H\+S\+E\+\_\+\+V\+A\+L\+UE}}~((uint32\+\_\+t)8000000)
\begin{DoxyCompactList}\small\item\em Adjust the value of External High Speed oscillator (H\+SE) used in your application. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SE is used as system clock source, directly or through the P\+LL). ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}}~((uint32\+\_\+t)100)
\begin{DoxyCompactList}\small\item\em In the following line adjust the External High Speed oscillator (H\+SE) Startup Timeout value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{H\+S\+I\+\_\+\+V\+A\+L\+UE}}~((uint32\+\_\+t)8000000)
\begin{DoxyCompactList}\small\item\em Internal High Speed oscillator (H\+SI) value. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SI is used as system clock source, directly or through the P\+LL). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a83f109da654b670743786c6a45284b96}{H\+S\+I\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}}~((uint32\+\_\+t)5000)
\begin{DoxyCompactList}\small\item\em In the following line adjust the Internal High Speed oscillator (H\+SI) Startup Timeout value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a1d7e57535cc8aaa1c366229556ac4c43}{H\+S\+I14\+\_\+\+V\+A\+L\+UE}}~((uint32\+\_\+t)14000000)
\begin{DoxyCompactList}\small\item\em Internal High Speed oscillator for A\+DC (H\+S\+I14) value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a47f01e5e3f2edfa94bf74c08835f3875}{H\+S\+I48\+\_\+\+V\+A\+L\+UE}}~((uint32\+\_\+t)48000000)
\begin{DoxyCompactList}\small\item\em Internal High Speed oscillator for U\+SB (H\+S\+I48) value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}{L\+S\+I\+\_\+\+V\+A\+L\+UE}}~((uint32\+\_\+t)40000)
\begin{DoxyCompactList}\small\item\em Internal Low Speed oscillator (L\+SI) value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}{L\+S\+E\+\_\+\+V\+A\+L\+UE}}~((uint32\+\_\+t)32768)
\begin{DoxyCompactList}\small\item\em External Low Speed oscillator (L\+SI) value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}}~((uint32\+\_\+t)5000)
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}{V\+D\+D\+\_\+\+V\+A\+L\+UE}}~((uint32\+\_\+t)3300)
\begin{DoxyCompactList}\small\item\em This is the H\+AL system configuration section. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}}~((uint32\+\_\+t)0)
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce}{U\+S\+E\+\_\+\+R\+T\+OS}}~0
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a13fc0d5e7bb925385c0cc0772ba6a391}{P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE}}~1
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a3379989d46599c7e19a43f42e9145a4a}{I\+N\+S\+T\+R\+U\+C\+T\+I\+O\+N\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE}}~0
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a5b4c32a40cf49b06c0d761e385949a6b}{D\+A\+T\+A\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE}}~0
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}{U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC}}~0U
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_acc33abd5393affd16cc4a1397839dfe4}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{A\+DC}} register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a7f6bf06dfbf91fd866a9d62ab54d0e81}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+A\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ C\+AN register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a94f0f5f870b8e45eab42cfe77e4210ed}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+O\+M\+P\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ C\+O\+MP register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a4b1a233981ef5d96551ea1f08d1a7ea8}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+E\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ C\+EC register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_af9580ae862dcc02cee7822030c48d6b8}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+D\+A\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ D\+AC register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a99be773f7f62b6277d1c87658e085725}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ I2C register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a74cae3ff25398b4a06a579a7164a8518}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ S\+M\+B\+US register callback disabled     $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a68c6c7c633e6cb378824020ef00a5701}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ U\+A\+RT register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_ac79983d623c7f760c5077618a453561b}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ U\+S\+A\+RT register callback disabled     $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a4a459bcaa046998e6939fc66b0831e96}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I\+R\+D\+A\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ I\+R\+DA register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a43bb2335641440326db0f05526c1bff9}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ S\+M\+A\+R\+T\+C\+A\+RD register callback disabled $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a6879802837c27d8761d8a8fdab626891}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{W\+W\+DG}} register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a54badbcdb096ce802d2eed981cbbc31a}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{R\+TC}} register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a8d8be2d7e4ed5bfc7b64f60ba604c749}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+P\+I\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ S\+PI register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a1bdc791c35b20c7188b3d74fd6c30ebf}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+S\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ I2S register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a5ef4d67cd7630f6e2e67d17370fbffdb}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ T\+IM register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a350c00459720e655e87ca789795fee23}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+T\+S\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ T\+SC register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_afd18c04aa4a4a54446df8083be875a00}{U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS}}~0U /$\ast$ P\+CD register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\+\_\+param}}(expr)~((void)0U)
\begin{DoxyCompactList}\small\item\em Uncomment the line below to expanse the \char`\"{}assert\+\_\+param\char`\"{} macro in the H\+AL drivers code. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
H\+AL configuration file. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}\label{stm32f0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!assert\_param@{assert\_param}}
\index{assert\_param@{assert\_param}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{assert\_param}{assert\_param}}
{\footnotesize\ttfamily \#define assert\+\_\+param(\begin{DoxyParamCaption}\item[{}]{expr }\end{DoxyParamCaption})~((void)0U)}



Uncomment the line below to expanse the \char`\"{}assert\+\_\+param\char`\"{} macro in the H\+AL drivers code. 

Include module\textquotesingle{}s header file \mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a5b4c32a40cf49b06c0d761e385949a6b}\label{stm32f0xx__hal__conf_8h_a5b4c32a40cf49b06c0d761e385949a6b}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!DATA\_CACHE\_ENABLE@{DATA\_CACHE\_ENABLE}}
\index{DATA\_CACHE\_ENABLE@{DATA\_CACHE\_ENABLE}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{DATA\_CACHE\_ENABLE}{DATA\_CACHE\_ENABLE}}
{\footnotesize\ttfamily \#define D\+A\+T\+A\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE~0}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_aa9b5a3a425901e097de70092dbe31e0f}\label{stm32f0xx__hal__conf_8h_aa9b5a3a425901e097de70092dbe31e0f}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HAL\_CORTEX\_MODULE\_ENABLED@{HAL\_CORTEX\_MODULE\_ENABLED}}
\index{HAL\_CORTEX\_MODULE\_ENABLED@{HAL\_CORTEX\_MODULE\_ENABLED}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HAL\_CORTEX\_MODULE\_ENABLED}{HAL\_CORTEX\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}\label{stm32f0xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HAL\_DMA\_MODULE\_ENABLED@{HAL\_DMA\_MODULE\_ENABLED}}
\index{HAL\_DMA\_MODULE\_ENABLED@{HAL\_DMA\_MODULE\_ENABLED}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HAL\_DMA\_MODULE\_ENABLED}{HAL\_DMA\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+D\+M\+A\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_aeb359e861d8a92c233c3229657dbcd74}\label{stm32f0xx__hal__conf_8h_aeb359e861d8a92c233c3229657dbcd74}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HAL\_EXTI\_MODULE\_ENABLED@{HAL\_EXTI\_MODULE\_ENABLED}}
\index{HAL\_EXTI\_MODULE\_ENABLED@{HAL\_EXTI\_MODULE\_ENABLED}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HAL\_EXTI\_MODULE\_ENABLED}{HAL\_EXTI\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+E\+X\+T\+I\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a7112575efe3740911f19a13e6b170fee}\label{stm32f0xx__hal__conf_8h_a7112575efe3740911f19a13e6b170fee}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HAL\_FLASH\_MODULE\_ENABLED@{HAL\_FLASH\_MODULE\_ENABLED}}
\index{HAL\_FLASH\_MODULE\_ENABLED@{HAL\_FLASH\_MODULE\_ENABLED}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HAL\_FLASH\_MODULE\_ENABLED}{HAL\_FLASH\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+F\+L\+A\+S\+H\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}\label{stm32f0xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HAL\_GPIO\_MODULE\_ENABLED@{HAL\_GPIO\_MODULE\_ENABLED}}
\index{HAL\_GPIO\_MODULE\_ENABLED@{HAL\_GPIO\_MODULE\_ENABLED}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HAL\_GPIO\_MODULE\_ENABLED}{HAL\_GPIO\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a19999766418b0224871f732d800841c6}\label{stm32f0xx__hal__conf_8h_a19999766418b0224871f732d800841c6}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HAL\_I2C\_MODULE\_ENABLED@{HAL\_I2C\_MODULE\_ENABLED}}
\index{HAL\_I2C\_MODULE\_ENABLED@{HAL\_I2C\_MODULE\_ENABLED}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HAL\_I2C\_MODULE\_ENABLED}{HAL\_I2C\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a877ae99e8c47a609ea97c888912bf75f}\label{stm32f0xx__hal__conf_8h_a877ae99e8c47a609ea97c888912bf75f}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HAL\_MODULE\_ENABLED@{HAL\_MODULE\_ENABLED}}
\index{HAL\_MODULE\_ENABLED@{HAL\_MODULE\_ENABLED}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HAL\_MODULE\_ENABLED}{HAL\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}



This is the list of modules to be used in the H\+AL driver. 

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_ab51923c3716977d7923f49cc9d081aa8}\label{stm32f0xx__hal__conf_8h_ab51923c3716977d7923f49cc9d081aa8}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HAL\_PWR\_MODULE\_ENABLED@{HAL\_PWR\_MODULE\_ENABLED}}
\index{HAL\_PWR\_MODULE\_ENABLED@{HAL\_PWR\_MODULE\_ENABLED}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HAL\_PWR\_MODULE\_ENABLED}{HAL\_PWR\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_ac3dd74314ed62ac8575e2f9f48b3ac48}\label{stm32f0xx__hal__conf_8h_ac3dd74314ed62ac8575e2f9f48b3ac48}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HAL\_RCC\_MODULE\_ENABLED@{HAL\_RCC\_MODULE\_ENABLED}}
\index{HAL\_RCC\_MODULE\_ENABLED@{HAL\_RCC\_MODULE\_ENABLED}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HAL\_RCC\_MODULE\_ENABLED}{HAL\_RCC\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a23382b8f04b3e6db2c59dfa1ef5ea4a2}\label{stm32f0xx__hal__conf_8h_a23382b8f04b3e6db2c59dfa1ef5ea4a2}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HAL\_TIM\_MODULE\_ENABLED@{HAL\_TIM\_MODULE\_ENABLED}}
\index{HAL\_TIM\_MODULE\_ENABLED@{HAL\_TIM\_MODULE\_ENABLED}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_MODULE\_ENABLED}{HAL\_TIM\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a167269406e73327b95c3bb7b9cfe6d89}\label{stm32f0xx__hal__conf_8h_a167269406e73327b95c3bb7b9cfe6d89}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HAL\_UART\_MODULE\_ENABLED@{HAL\_UART\_MODULE\_ENABLED}}
\index{HAL\_UART\_MODULE\_ENABLED@{HAL\_UART\_MODULE\_ENABLED}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HAL\_UART\_MODULE\_ENABLED}{HAL\_UART\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+L\+ED}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}\label{stm32f0xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HSE\_STARTUP\_TIMEOUT@{HSE\_STARTUP\_TIMEOUT}}
\index{HSE\_STARTUP\_TIMEOUT@{HSE\_STARTUP\_TIMEOUT}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HSE\_STARTUP\_TIMEOUT}{HSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \#define H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT~((uint32\+\_\+t)100)}



In the following line adjust the External High Speed oscillator (H\+SE) Startup Timeout value. 

Time out for H\+SE start up, in ms \mbox{\Hypertarget{stm32f0xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}\label{stm32f0xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HSE\_VALUE@{HSE\_VALUE}}
\index{HSE\_VALUE@{HSE\_VALUE}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HSE\_VALUE}{HSE\_VALUE}}
{\footnotesize\ttfamily \#define H\+S\+E\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)8000000)}



Adjust the value of External High Speed oscillator (H\+SE) used in your application. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SE is used as system clock source, directly or through the P\+LL). ~\newline
 

Value of the External oscillator in Hz \mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a1d7e57535cc8aaa1c366229556ac4c43}\label{stm32f0xx__hal__conf_8h_a1d7e57535cc8aaa1c366229556ac4c43}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HSI14\_VALUE@{HSI14\_VALUE}}
\index{HSI14\_VALUE@{HSI14\_VALUE}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HSI14\_VALUE}{HSI14\_VALUE}}
{\footnotesize\ttfamily \#define H\+S\+I14\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)14000000)}



Internal High Speed oscillator for A\+DC (H\+S\+I14) value. 

Value of the Internal High Speed oscillator for A\+DC in Hz. The real value may vary depending on the variations in voltage and temperature. ~\newline
 \mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a47f01e5e3f2edfa94bf74c08835f3875}\label{stm32f0xx__hal__conf_8h_a47f01e5e3f2edfa94bf74c08835f3875}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HSI48\_VALUE@{HSI48\_VALUE}}
\index{HSI48\_VALUE@{HSI48\_VALUE}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HSI48\_VALUE}{HSI48\_VALUE}}
{\footnotesize\ttfamily \#define H\+S\+I48\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)48000000)}



Internal High Speed oscillator for U\+SB (H\+S\+I48) value. 

Value of the Internal High Speed oscillator for U\+SB in Hz. The real value may vary depending on the variations in voltage and temperature. ~\newline
 \mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a83f109da654b670743786c6a45284b96}\label{stm32f0xx__hal__conf_8h_a83f109da654b670743786c6a45284b96}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HSI\_STARTUP\_TIMEOUT@{HSI\_STARTUP\_TIMEOUT}}
\index{HSI\_STARTUP\_TIMEOUT@{HSI\_STARTUP\_TIMEOUT}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HSI\_STARTUP\_TIMEOUT}{HSI\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \#define H\+S\+I\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT~((uint32\+\_\+t)5000)}



In the following line adjust the Internal High Speed oscillator (H\+SI) Startup Timeout value. 

Time out for H\+SI start up \mbox{\Hypertarget{stm32f0xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}\label{stm32f0xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!HSI\_VALUE@{HSI\_VALUE}}
\index{HSI\_VALUE@{HSI\_VALUE}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HSI\_VALUE}{HSI\_VALUE}}
{\footnotesize\ttfamily \#define H\+S\+I\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)8000000)}



Internal High Speed oscillator (H\+SI) value. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SI is used as system clock source, directly or through the P\+LL). 

Value of the Internal oscillator in Hz \mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a3379989d46599c7e19a43f42e9145a4a}\label{stm32f0xx__hal__conf_8h_a3379989d46599c7e19a43f42e9145a4a}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!INSTRUCTION\_CACHE\_ENABLE@{INSTRUCTION\_CACHE\_ENABLE}}
\index{INSTRUCTION\_CACHE\_ENABLE@{INSTRUCTION\_CACHE\_ENABLE}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{INSTRUCTION\_CACHE\_ENABLE}{INSTRUCTION\_CACHE\_ENABLE}}
{\footnotesize\ttfamily \#define I\+N\+S\+T\+R\+U\+C\+T\+I\+O\+N\+\_\+\+C\+A\+C\+H\+E\+\_\+\+E\+N\+A\+B\+LE~0}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}\label{stm32f0xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!LSE\_STARTUP\_TIMEOUT@{LSE\_STARTUP\_TIMEOUT}}
\index{LSE\_STARTUP\_TIMEOUT@{LSE\_STARTUP\_TIMEOUT}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{LSE\_STARTUP\_TIMEOUT}{LSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \#define L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT~((uint32\+\_\+t)5000)}

Time out for L\+SE start up, in ms \mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}\label{stm32f0xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!LSE\_VALUE@{LSE\_VALUE}}
\index{LSE\_VALUE@{LSE\_VALUE}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{LSE\_VALUE}{LSE\_VALUE}}
{\footnotesize\ttfamily \#define L\+S\+E\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)32768)}



External Low Speed oscillator (L\+SI) value. 

$<$ Value of the Internal Low Speed oscillator in Hz The real value may vary depending on the variations in voltage and temperature. ~\newline
 Value of the External Low Speed oscillator in Hz \mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}\label{stm32f0xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!LSI\_VALUE@{LSI\_VALUE}}
\index{LSI\_VALUE@{LSI\_VALUE}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{LSI\_VALUE}{LSI\_VALUE}}
{\footnotesize\ttfamily \#define L\+S\+I\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)40000)}



Internal Low Speed oscillator (L\+SI) value. 

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a13fc0d5e7bb925385c0cc0772ba6a391}\label{stm32f0xx__hal__conf_8h_a13fc0d5e7bb925385c0cc0772ba6a391}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!PREFETCH\_ENABLE@{PREFETCH\_ENABLE}}
\index{PREFETCH\_ENABLE@{PREFETCH\_ENABLE}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PREFETCH\_ENABLE}{PREFETCH\_ENABLE}}
{\footnotesize\ttfamily \#define P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE~1}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}\label{stm32f0xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!TICK\_INT\_PRIORITY@{TICK\_INT\_PRIORITY}}
\index{TICK\_INT\_PRIORITY@{TICK\_INT\_PRIORITY}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{TICK\_INT\_PRIORITY}{TICK\_INT\_PRIORITY}}
{\footnotesize\ttfamily \#define T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY~((uint32\+\_\+t)0)}

tick interrupt priority (lowest by default) ~\newline
 \mbox{\Hypertarget{stm32f0xx__hal__conf_8h_acc33abd5393affd16cc4a1397839dfe4}\label{stm32f0xx__hal__conf_8h_acc33abd5393affd16cc4a1397839dfe4}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_ADC\_REGISTER\_CALLBACKS@{USE\_HAL\_ADC\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_ADC\_REGISTER\_CALLBACKS@{USE\_HAL\_ADC\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_ADC\_REGISTER\_CALLBACKS}{USE\_HAL\_ADC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{A\+DC}} register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a7f6bf06dfbf91fd866a9d62ab54d0e81}\label{stm32f0xx__hal__conf_8h_a7f6bf06dfbf91fd866a9d62ab54d0e81}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_CAN\_REGISTER\_CALLBACKS@{USE\_HAL\_CAN\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_CAN\_REGISTER\_CALLBACKS@{USE\_HAL\_CAN\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_CAN\_REGISTER\_CALLBACKS}{USE\_HAL\_CAN\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+A\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ C\+AN register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a4b1a233981ef5d96551ea1f08d1a7ea8}\label{stm32f0xx__hal__conf_8h_a4b1a233981ef5d96551ea1f08d1a7ea8}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_CEC\_REGISTER\_CALLBACKS@{USE\_HAL\_CEC\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_CEC\_REGISTER\_CALLBACKS@{USE\_HAL\_CEC\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_CEC\_REGISTER\_CALLBACKS}{USE\_HAL\_CEC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+E\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ C\+EC register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a94f0f5f870b8e45eab42cfe77e4210ed}\label{stm32f0xx__hal__conf_8h_a94f0f5f870b8e45eab42cfe77e4210ed}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_COMP\_REGISTER\_CALLBACKS@{USE\_HAL\_COMP\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_COMP\_REGISTER\_CALLBACKS@{USE\_HAL\_COMP\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_COMP\_REGISTER\_CALLBACKS}{USE\_HAL\_COMP\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+C\+O\+M\+P\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ C\+O\+MP register callback disabled      $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_af9580ae862dcc02cee7822030c48d6b8}\label{stm32f0xx__hal__conf_8h_af9580ae862dcc02cee7822030c48d6b8}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_DAC\_REGISTER\_CALLBACKS@{USE\_HAL\_DAC\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_DAC\_REGISTER\_CALLBACKS@{USE\_HAL\_DAC\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_DAC\_REGISTER\_CALLBACKS}{USE\_HAL\_DAC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+D\+A\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ D\+AC register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a99be773f7f62b6277d1c87658e085725}\label{stm32f0xx__hal__conf_8h_a99be773f7f62b6277d1c87658e085725}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_I2C\_REGISTER\_CALLBACKS@{USE\_HAL\_I2C\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_I2C\_REGISTER\_CALLBACKS@{USE\_HAL\_I2C\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_I2C\_REGISTER\_CALLBACKS}{USE\_HAL\_I2C\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ I2C register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a1bdc791c35b20c7188b3d74fd6c30ebf}\label{stm32f0xx__hal__conf_8h_a1bdc791c35b20c7188b3d74fd6c30ebf}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_I2S\_REGISTER\_CALLBACKS@{USE\_HAL\_I2S\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_I2S\_REGISTER\_CALLBACKS@{USE\_HAL\_I2S\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_I2S\_REGISTER\_CALLBACKS}{USE\_HAL\_I2S\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I2\+S\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ I2S register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a4a459bcaa046998e6939fc66b0831e96}\label{stm32f0xx__hal__conf_8h_a4a459bcaa046998e6939fc66b0831e96}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_IRDA\_REGISTER\_CALLBACKS@{USE\_HAL\_IRDA\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_IRDA\_REGISTER\_CALLBACKS@{USE\_HAL\_IRDA\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_IRDA\_REGISTER\_CALLBACKS}{USE\_HAL\_IRDA\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+I\+R\+D\+A\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ I\+R\+DA register callback disabled      $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_afd18c04aa4a4a54446df8083be875a00}\label{stm32f0xx__hal__conf_8h_afd18c04aa4a4a54446df8083be875a00}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_PCD\_REGISTER\_CALLBACKS@{USE\_HAL\_PCD\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_PCD\_REGISTER\_CALLBACKS@{USE\_HAL\_PCD\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_PCD\_REGISTER\_CALLBACKS}{USE\_HAL\_PCD\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+P\+C\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ P\+CD register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a54badbcdb096ce802d2eed981cbbc31a}\label{stm32f0xx__hal__conf_8h_a54badbcdb096ce802d2eed981cbbc31a}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_RTC\_REGISTER\_CALLBACKS@{USE\_HAL\_RTC\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_RTC\_REGISTER\_CALLBACKS@{USE\_HAL\_RTC\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_RTC\_REGISTER\_CALLBACKS}{USE\_HAL\_RTC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+R\+T\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{R\+TC}} register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a43bb2335641440326db0f05526c1bff9}\label{stm32f0xx__hal__conf_8h_a43bb2335641440326db0f05526c1bff9}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS@{USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS@{USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS}{USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ S\+M\+A\+R\+T\+C\+A\+RD register callback disabled $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a74cae3ff25398b4a06a579a7164a8518}\label{stm32f0xx__hal__conf_8h_a74cae3ff25398b4a06a579a7164a8518}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_SMBUS\_REGISTER\_CALLBACKS@{USE\_HAL\_SMBUS\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_SMBUS\_REGISTER\_CALLBACKS@{USE\_HAL\_SMBUS\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_SMBUS\_REGISTER\_CALLBACKS}{USE\_HAL\_SMBUS\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+M\+B\+U\+S\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ S\+M\+B\+US register callback disabled     $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a8d8be2d7e4ed5bfc7b64f60ba604c749}\label{stm32f0xx__hal__conf_8h_a8d8be2d7e4ed5bfc7b64f60ba604c749}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_SPI\_REGISTER\_CALLBACKS@{USE\_HAL\_SPI\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_SPI\_REGISTER\_CALLBACKS@{USE\_HAL\_SPI\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_SPI\_REGISTER\_CALLBACKS}{USE\_HAL\_SPI\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+S\+P\+I\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ S\+PI register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a5ef4d67cd7630f6e2e67d17370fbffdb}\label{stm32f0xx__hal__conf_8h_a5ef4d67cd7630f6e2e67d17370fbffdb}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_TIM\_REGISTER\_CALLBACKS@{USE\_HAL\_TIM\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_TIM\_REGISTER\_CALLBACKS@{USE\_HAL\_TIM\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_TIM\_REGISTER\_CALLBACKS}{USE\_HAL\_TIM\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ T\+IM register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a350c00459720e655e87ca789795fee23}\label{stm32f0xx__hal__conf_8h_a350c00459720e655e87ca789795fee23}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_TSC\_REGISTER\_CALLBACKS@{USE\_HAL\_TSC\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_TSC\_REGISTER\_CALLBACKS@{USE\_HAL\_TSC\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_TSC\_REGISTER\_CALLBACKS}{USE\_HAL\_TSC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+T\+S\+C\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ T\+SC register callback disabled       $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a68c6c7c633e6cb378824020ef00a5701}\label{stm32f0xx__hal__conf_8h_a68c6c7c633e6cb378824020ef00a5701}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_UART\_REGISTER\_CALLBACKS@{USE\_HAL\_UART\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_UART\_REGISTER\_CALLBACKS@{USE\_HAL\_UART\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_UART\_REGISTER\_CALLBACKS}{USE\_HAL\_UART\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ U\+A\+RT register callback disabled      $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_ac79983d623c7f760c5077618a453561b}\label{stm32f0xx__hal__conf_8h_ac79983d623c7f760c5077618a453561b}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_USART\_REGISTER\_CALLBACKS@{USE\_HAL\_USART\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_USART\_REGISTER\_CALLBACKS@{USE\_HAL\_USART\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_USART\_REGISTER\_CALLBACKS}{USE\_HAL\_USART\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+U\+S\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ U\+S\+A\+RT register callback disabled     $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a6879802837c27d8761d8a8fdab626891}\label{stm32f0xx__hal__conf_8h_a6879802837c27d8761d8a8fdab626891}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_HAL\_WWDG\_REGISTER\_CALLBACKS@{USE\_HAL\_WWDG\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_WWDG\_REGISTER\_CALLBACKS@{USE\_HAL\_WWDG\_REGISTER\_CALLBACKS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_WWDG\_REGISTER\_CALLBACKS}{USE\_HAL\_WWDG\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+KS~0U /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{W\+W\+DG}} register callback disabled      $\ast$/}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce}\label{stm32f0xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_RTOS@{USE\_RTOS}}
\index{USE\_RTOS@{USE\_RTOS}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_RTOS}{USE\_RTOS}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+R\+T\+OS~0}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}\label{stm32f0xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!USE\_SPI\_CRC@{USE\_SPI\_CRC}}
\index{USE\_SPI\_CRC@{USE\_SPI\_CRC}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_SPI\_CRC}{USE\_SPI\_CRC}}
{\footnotesize\ttfamily \#define U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC~0U}

\mbox{\Hypertarget{stm32f0xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}\label{stm32f0xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}} 
\index{stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}!VDD\_VALUE@{VDD\_VALUE}}
\index{VDD\_VALUE@{VDD\_VALUE}!stm32f0xx\_hal\_conf.h@{stm32f0xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{VDD\_VALUE}{VDD\_VALUE}}
{\footnotesize\ttfamily \#define V\+D\+D\+\_\+\+V\+A\+L\+UE~((uint32\+\_\+t)3300)}



This is the H\+AL system configuration section. 

Value of V\+DD in mv 