module wideexpr_00022(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (($signed(({4{(ctrl[4]?~(|((s0)-(s1))):^((~&(s6))+({2{2'sb01}})))}})<((s6)+({3'sb001}))))<<({3{s4}}))<<((ctrl[0]?(+(+($signed(-(((u6)-(5'sb10001))^((s6)!=(3'sb111)))))))^~(((s3)<<<({1{5'b10101}}))>>(5'sb00010)):$signed(4'sb0000)));
  assign y1 = 6'sb101111;
  assign y2 = (5'sb01001)<<(((ctrl[4]?s1:(((ctrl[0]?s4:s7))<<((s2)>>(s5)))&($signed(5'sb11001))))<<($signed(~|(-(2'sb10)))));
  assign y3 = (ctrl[3]?(ctrl[7]?(ctrl[7]?((5'sb00110)|(-(1'sb0)))-((-((6'sb001110)>>(s1)))>>>((~((2'sb11)^(s4)))>>>({2{(2'sb11)^~(2'sb01)}}))):((2'sb11)<<<(|(s3)))<<(|(((ctrl[7]?s7:(6'sb100001)<<(2'sb11)))|(((1'sb0)<<<(s0))^((ctrl[0]?3'sb011:s4)))))):((4'sb0110)<<(-((ctrl[5]?((ctrl[4]?u2:u1))+(s6):-(|(s5))))))>>>((ctrl[7]?$signed($signed((+(s6))<<((4'sb0010)-(4'b0100)))):(ctrl[5]?(5'sb11111)+($signed((u0)>>(s5))):(($signed(s6))^((2'sb00)|(s6)))>>>({(4'b1111)>>(s7),(s1)|(6'sb110101),$signed(u6),(3'sb110)+(3'sb111)}))))):((ctrl[5]?5'sb11111:s2))>>>(4'sb1100));
  assign y4 = ((($signed($signed($signed(s3))))<<<((-($unsigned(+((ctrl[7]?{u4,5'sb10010,2'sb01}:(s6)>(2'sb01))))))^(((4'sb1101)>>(s1))-($signed({1{-((2'sb10)-(3'b110))}})))))+((($signed((2'sb01)<<<(((ctrl[4]?$unsigned(3'sb011):(6'b100101)>>>(u2)))+({1{$signed(u2)}}))))-(s3))^(1'sb1)))<<<(s7);
  assign y5 = {s5,+((3'sb011)-(-(1'sb1))),5'b10111,$unsigned({($unsigned(~^(+(((ctrl[0]?1'sb0:s3))|((ctrl[3]?2'sb00:1'sb1))))))<<<(+(^((ctrl[2]?4'b0100:({1{3'sb010}})<<((5'sb01101)^~(s4))))))})};
  assign y6 = -(((ctrl[0]?+((((ctrl[1]?4'sb1110:-(s5)))^~((-(5'sb11010))+($signed(3'sb000))))<<<((6'sb011010)+((ctrl[7]?(s5)<(2'b01):{4{4'sb1111}})))):+(((+(u1))==($signed((s5)|(1'sb1))))>>(6'sb100011))))&((5'sb11000)+(((((ctrl[5]?(ctrl[2]?s3:s0):(ctrl[2]?s3:s4)))^~((s3)+(5'sb11100)))>>($signed((-(s4))^((4'sb1000)&(1'sb0)))))<<<(((ctrl[3]?{2{s5}}:(u5)^~($signed(3'sb001))))+(((s6)^((s0)>>>(u5)))<(s0))))));
  assign y7 = 1'b0;
endmodule
