// Seed: 3481013076
module module_0;
  assign id_2 = id_1 + 1;
  wire id_3;
  assign module_1.id_0 = 0;
  assign id_1 = -1;
  wire id_4;
  wire id_5;
  wire id_6;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    input wand id_4,
    output uwire id_5,
    input supply1 id_6,
    input wand id_7,
    output tri0 id_8
);
  always @((id_4) or posedge id_7);
  module_0 modCall_1 ();
  wire id_10;
endmodule
module module_2;
  assign id_1 = id_1;
  assign id_2 = 1'b0;
endmodule
