Fitter report for LAB4
Mon Dec 16 14:12:47 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ALTSYNCRAM
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Mon Dec 16 14:12:47 2024            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; LAB4                                             ;
; Top-level Entity Name              ; LAB4                                             ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE6E22C8                                      ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 388 / 6,272 ( 6 % )                              ;
;     Total combinational functions  ; 350 / 6,272 ( 6 % )                              ;
;     Dedicated logic registers      ; 157 / 6,272 ( 3 % )                              ;
; Total registers                    ; 157                                              ;
; Total pins                         ; 2 / 92 ( 2 % )                                   ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 2,048 / 276,480 ( < 1 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ; < 0.1%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; CESHI[0]   ; PIN_44        ; QSF Assignment ;
; Location ;                ;              ; CESHI[1]   ; PIN_43        ; QSF Assignment ;
; Location ;                ;              ; CESHI[2]   ; PIN_49        ; QSF Assignment ;
; Location ;                ;              ; CESHI[3]   ; PIN_46        ; QSF Assignment ;
; Location ;                ;              ; CESHI[4]   ; PIN_51        ; QSF Assignment ;
; Location ;                ;              ; CESHI[5]   ; PIN_50        ; QSF Assignment ;
; Location ;                ;              ; CESHI[6]   ; PIN_59        ; QSF Assignment ;
; Location ;                ;              ; CESHI[7]   ; PIN_54        ; QSF Assignment ;
; Location ;                ;              ; T1         ; PIN_60        ; QSF Assignment ;
; Location ;                ;              ; T2         ; PIN_65        ; QSF Assignment ;
; Location ;                ;              ; T3         ; PIN_70        ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 548 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 548 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 344     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 194     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/QuartusLab/LAB4/output_files/LAB4.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 388 / 6,272 ( 6 % )       ;
;     -- Combinational with no register       ; 231                       ;
;     -- Register only                        ; 38                        ;
;     -- Combinational with a register        ; 119                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 216                       ;
;     -- 3 input functions                    ; 54                        ;
;     -- <=2 input functions                  ; 80                        ;
;     -- Register only                        ; 38                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 331                       ;
;     -- arithmetic mode                      ; 19                        ;
;                                             ;                           ;
; Total registers*                            ; 157 / 6,684 ( 2 % )       ;
;     -- Dedicated logic registers            ; 157 / 6,272 ( 3 % )       ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 32 / 392 ( 8 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 2 / 92 ( 2 % )            ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; Global signals                              ; 9                         ;
; M9Ks                                        ; 1 / 30 ( 3 % )            ;
; Total block memory bits                     ; 2,048 / 276,480 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 276,480 ( 3 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global clocks                               ; 9 / 10 ( 90 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%              ;
; Peak interconnect usage (total/H/V)         ; 3% / 3% / 2%              ;
; Maximum fan-out                             ; 115                       ;
; Highest non-global fan-out                  ; 30                        ;
; Total fan-out                               ; 1767                      ;
; Average fan-out                             ; 3.14                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                            ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                ; Low                            ;
;                                             ;                    ;                    ;                                ;
; Total logic elements                        ; 255 / 6272 ( 4 % ) ; 133 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 178                ; 53                 ; 0                              ;
;     -- Register only                        ; 19                 ; 19                 ; 0                              ;
;     -- Combinational with a register        ; 58                 ; 61                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                    ;                                ;
;     -- 4 input functions                    ; 167                ; 49                 ; 0                              ;
;     -- 3 input functions                    ; 28                 ; 26                 ; 0                              ;
;     -- <=2 input functions                  ; 41                 ; 39                 ; 0                              ;
;     -- Register only                        ; 19                 ; 19                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Logic elements by mode                      ;                    ;                    ;                                ;
;     -- normal mode                          ; 225                ; 106                ; 0                              ;
;     -- arithmetic mode                      ; 11                 ; 8                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Total registers                             ; 77                 ; 80                 ; 0                              ;
;     -- Dedicated logic registers            ; 77 / 6272 ( 1 % )  ; 80 / 6272 ( 1 % )  ; 0 / 6272 ( 0 % )               ;
;                                             ;                    ;                    ;                                ;
; Total LABs:  partially or completely used   ; 22 / 392 ( 6 % )   ; 13 / 392 ( 3 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                  ; 0                              ;
; I/O pins                                    ; 2                  ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 2048               ; 0                  ; 0                              ;
; Total RAM block bits                        ; 9216               ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )    ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 1 / 30 ( 3 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 9 / 12 ( 75 % )    ; 0 / 12 ( 0 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                    ;                    ;                                ;
; Connections                                 ;                    ;                    ;                                ;
;     -- Input Connections                    ; 106                ; 118                ; 0                              ;
;     -- Registered Input Connections         ; 48                 ; 91                 ; 0                              ;
;     -- Output Connections                   ; 157                ; 67                 ; 0                              ;
;     -- Registered Output Connections        ; 5                  ; 66                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Internal Connections                        ;                    ;                    ;                                ;
;     -- Total Connections                    ; 1252               ; 697                ; 5                              ;
;     -- Registered Connections               ; 290                ; 470                ; 0                              ;
;                                             ;                    ;                    ;                                ;
; External Connections                        ;                    ;                    ;                                ;
;     -- Top                                  ; 78                 ; 185                ; 0                              ;
;     -- sld_hub:auto_hub                     ; 185                ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Partition Interface                         ;                    ;                    ;                                ;
;     -- Input Ports                          ; 20                 ; 16                 ; 0                              ;
;     -- Output Ports                         ; 7                  ; 34                 ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Registered Ports                            ;                    ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 4                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 23                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Port Connectivity                           ;                    ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 1                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 1                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 1                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 2                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 19                 ; 0                              ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK  ; 90    ; 6        ; 34           ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; CLR  ; 52    ; 3        ; 16           ; 0            ; 7            ; 19                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 4 / 11 ( 36 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 1 / 11 ( 9 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 2 / 10 ( 20 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; CLR                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LAB4                                                               ; 388 (4)     ; 157 (0)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 2    ; 0            ; 231 (4)      ; 38 (0)            ; 119 (0)          ; |LAB4                                                                                                                                                        ; work         ;
;    |ALU:inst5|                                                      ; 35 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 2 (0)            ; |LAB4|ALU:inst5                                                                                                                                              ; work         ;
;       |74181:inst23|                                                ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; |LAB4|ALU:inst5|74181:inst23                                                                                                                                 ; work         ;
;       |74181:inst|                                                  ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 2 (2)            ; |LAB4|ALU:inst5|74181:inst                                                                                                                                   ; work         ;
;    |CN:inst19|                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |LAB4|CN:inst19                                                                                                                                              ; work         ;
;    |CNOT:inst3|                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |LAB4|CNOT:inst3                                                                                                                                             ; work         ;
;    |CPIR:inst29|                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |LAB4|CPIR:inst29                                                                                                                                            ; work         ;
;    |CPMAR:inst18|                                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |LAB4|CPMAR:inst18                                                                                                                                           ; work         ;
;    |CPPC:inst40|                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |LAB4|CPPC:inst40                                                                                                                                            ; work         ;
;    |CPR0:inst12|                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |LAB4|CPR0:inst12                                                                                                                                            ; work         ;
;    |CPR1:inst2|                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |LAB4|CPR1:inst2                                                                                                                                             ; work         ;
;    |DECODER:inst|                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |LAB4|DECODER:inst                                                                                                                                           ; work         ;
;    |M:inst36|                                                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |LAB4|M:inst36                                                                                                                                               ; work         ;
;    |MUL:inst7|                                                      ; 40 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 0 (0)            ; |LAB4|MUL:inst7                                                                                                                                              ; work         ;
;       |74284:inst1|                                                 ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |LAB4|MUL:inst7|74284:inst1                                                                                                                                  ; work         ;
;       |74285:inst|                                                  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |LAB4|MUL:inst7|74285:inst                                                                                                                                   ; work         ;
;    |PB:inst8|                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |LAB4|PB:inst8                                                                                                                                               ; work         ;
;    |RA:inst14|                                                      ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |LAB4|RA:inst14                                                                                                                                              ; work         ;
;    |RAM:inst15|                                                     ; 61 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 4 (0)             ; 30 (0)           ; |LAB4|RAM:inst15                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 61 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 4 (0)             ; 30 (0)           ; |LAB4|RAM:inst15|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_fqj1:auto_generated|                           ; 61 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 4 (0)             ; 30 (0)           ; |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated                                                                              ; work         ;
;             |altsyncram_d3a2:altsyncram1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 61 (38)     ; 34 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (13)      ; 4 (4)             ; 30 (21)          ; |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |RB:inst11|                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |LAB4|RB:inst11                                                                                                                                              ; work         ;
;    |RDNOT:inst4|                                                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |LAB4|RDNOT:inst4                                                                                                                                            ; work         ;
;    |REG2:IR|                                                        ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |LAB4|REG2:IR                                                                                                                                                ; work         ;
;    |REG2:R0|                                                        ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |LAB4|REG2:R0                                                                                                                                                ; work         ;
;    |REG2:R1|                                                        ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |LAB4|REG2:R1                                                                                                                                                ; work         ;
;    |REG:MAR|                                                        ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 2 (2)            ; |LAB4|REG:MAR                                                                                                                                                ; work         ;
;    |REG:PC|                                                         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |LAB4|REG:PC                                                                                                                                                 ; work         ;
;    |S0:inst51|                                                      ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |LAB4|S0:inst51                                                                                                                                              ; work         ;
;    |S1:inst34|                                                      ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |LAB4|S1:inst34                                                                                                                                              ; work         ;
;    |S2:inst17|                                                      ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |LAB4|S2:inst17                                                                                                                                              ; work         ;
;    |S3:inst23|                                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |LAB4|S3:inst23                                                                                                                                              ; work         ;
;    |SEL:inst20|                                                     ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |LAB4|SEL:inst20                                                                                                                                             ; work         ;
;    |SEL:inst21|                                                     ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |LAB4|SEL:inst21                                                                                                                                             ; work         ;
;    |SEL:inst22|                                                     ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 8 (8)            ; |LAB4|SEL:inst22                                                                                                                                             ; work         ;
;    |SIG:inst9|                                                      ; 6 (1)       ; 3 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 3 (1)            ; |LAB4|SIG:inst9                                                                                                                                              ; work         ;
;       |24DECODER:inst1|                                             ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |LAB4|SIG:inst9|24DECODER:inst1                                                                                                                              ; work         ;
;       |CNT:inst2|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |LAB4|SIG:inst9|CNT:inst2                                                                                                                                    ; work         ;
;    |SIGNAL:inst30|                                                  ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 2 (2)            ; |LAB4|SIGNAL:inst30                                                                                                                                          ; work         ;
;    |sld_hub:auto_hub|                                               ; 133 (1)     ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (1)       ; 19 (0)            ; 61 (0)           ; |LAB4|sld_hub:auto_hub                                                                                                                                       ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 132 (92)    ; 80 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (40)      ; 19 (19)           ; 61 (36)          ; |LAB4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                          ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |LAB4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                  ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |LAB4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                ; work         ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+------+----------+---------------+---------------+-----------------------+-----+------+
; Name ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------+----------+---------------+---------------+-----------------------+-----+------+
; CLR  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CLK  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                 ;
+----------------------------------+-------------------+---------+
; Source Pin / Fanout              ; Pad To Core Index ; Setting ;
+----------------------------------+-------------------+---------+
; CLR                              ;                   ;         ;
;      - SIG:inst9|inst7           ; 1                 ; 6       ;
;      - SIG:inst9|CNT:inst2|inst3 ; 1                 ; 6       ;
;      - SIG:inst9|CNT:inst2|inst  ; 1                 ; 6       ;
;      - REG:MAR|inst              ; 1                 ; 6       ;
;      - REG:MAR|inst9             ; 1                 ; 6       ;
;      - REG:MAR|inst10            ; 1                 ; 6       ;
;      - REG:MAR|inst11            ; 1                 ; 6       ;
;      - REG:MAR|inst12            ; 1                 ; 6       ;
;      - REG:MAR|inst13            ; 1                 ; 6       ;
;      - REG:MAR|inst15            ; 1                 ; 6       ;
;      - REG:MAR|inst14            ; 1                 ; 6       ;
;      - REG:PC|inst               ; 1                 ; 6       ;
;      - REG:PC|inst9              ; 1                 ; 6       ;
;      - REG:PC|inst10             ; 1                 ; 6       ;
;      - REG:PC|inst11             ; 1                 ; 6       ;
;      - REG:PC|inst12             ; 1                 ; 6       ;
;      - REG:PC|inst13             ; 1                 ; 6       ;
;      - REG:PC|inst15             ; 1                 ; 6       ;
;      - REG:PC|inst14             ; 1                 ; 6       ;
; CLK                              ;                   ;         ;
+----------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                      ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLR                                                                                                                                                                       ; PIN_52             ; 19      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; CNOT:inst3|inst                                                                                                                                                           ; LCCOMB_X8_Y17_N22  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; CPIR:inst29|inst                                                                                                                                                          ; LCCOMB_X8_Y17_N18  ; 4       ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; CPMAR:inst18|inst9                                                                                                                                                        ; LCCOMB_X8_Y17_N4   ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; CPPC:inst40|inst11                                                                                                                                                        ; LCCOMB_X10_Y17_N14 ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; CPR0:inst12|inst                                                                                                                                                          ; LCCOMB_X11_Y17_N0  ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; CPR1:inst2|inst8                                                                                                                                                          ; LCCOMB_X11_Y17_N4  ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; LCCOMB_X18_Y15_N10 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; LCCOMB_X18_Y15_N6  ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; LCCOMB_X18_Y15_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                           ; LCCOMB_X18_Y15_N30 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~10                                                ; LCCOMB_X16_Y15_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                 ; LCCOMB_X14_Y15_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4       ; LCCOMB_X19_Y16_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 ; LCCOMB_X19_Y16_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 ; LCCOMB_X18_Y16_N2  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SIG:inst9|24DECODER:inst1|inst7                                                                                                                                           ; LCCOMB_X8_Y17_N28  ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SIG:inst9|CNT:inst2|inst                                                                                                                                                  ; FF_X8_Y17_N11      ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SIGNAL:inst30|inst                                                                                                                                                        ; FF_X8_Y17_N31      ; 1       ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; SIGNAL:inst30|inst1                                                                                                                                                       ; FF_X8_Y17_N9       ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SIGNAL:inst30|inst3                                                                                                                                                       ; FF_X10_Y16_N11     ; 4       ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; SIGNAL:inst30|inst6                                                                                                                                                       ; LCCOMB_X9_Y17_N30  ; 4       ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                              ; JTAG_X1_Y12_N0     ; 115     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                              ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                     ; FF_X19_Y14_N17     ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                          ; LCCOMB_X21_Y15_N26 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                            ; LCCOMB_X21_Y15_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                          ; LCCOMB_X19_Y14_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                             ; LCCOMB_X22_Y15_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                            ; LCCOMB_X22_Y15_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                               ; FF_X18_Y15_N21     ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                             ; LCCOMB_X22_Y15_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                               ; FF_X18_Y15_N3      ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                               ; LCCOMB_X19_Y17_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15                                                                                        ; LCCOMB_X19_Y17_N22 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16                                                                                        ; LCCOMB_X19_Y17_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                       ; LCCOMB_X19_Y17_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                  ; LCCOMB_X18_Y17_N16 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                  ; LCCOMB_X18_Y17_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                          ; FF_X18_Y14_N31     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                         ; FF_X19_Y14_N7      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                          ; FF_X19_Y14_N19     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                          ; FF_X19_Y14_N1      ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                   ; LCCOMB_X18_Y14_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                         ; FF_X21_Y14_N9      ; 18      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                              ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CPIR:inst29|inst             ; LCCOMB_X8_Y17_N18  ; 4       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; CPMAR:inst18|inst9           ; LCCOMB_X8_Y17_N4   ; 8       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; CPPC:inst40|inst11           ; LCCOMB_X10_Y17_N14 ; 8       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; CPR0:inst12|inst             ; LCCOMB_X11_Y17_N0  ; 8       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; CPR1:inst2|inst8             ; LCCOMB_X11_Y17_N4  ; 8       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; SIGNAL:inst30|inst           ; FF_X8_Y17_N31      ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; SIGNAL:inst30|inst3          ; FF_X10_Y16_N11     ; 4       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; SIGNAL:inst30|inst6          ; LCCOMB_X9_Y17_N30  ; 4       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP ; JTAG_X1_Y12_N0     ; 115     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                          ; 30      ;
; SEL:inst20|inst22                                                                                                                                                         ; 25      ;
; REG2:IR|inst13                                                                                                                                                            ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                              ; 23      ;
; SEL:inst20|inst23                                                                                                                                                         ; 23      ;
; SEL:inst20|inst25                                                                                                                                                         ; 23      ;
; REG2:IR|inst10                                                                                                                                                            ; 23      ;
; SEL:inst21|inst25                                                                                                                                                         ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                          ; 21      ;
; SIG:inst9|inst7                                                                                                                                                           ; 21      ;
; SEL:inst21|inst23                                                                                                                                                         ; 20      ;
; REG2:IR|inst12                                                                                                                                                            ; 20      ;
; CLR~input                                                                                                                                                                 ; 19      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                         ; 18      ;
; SEL:inst21|inst22                                                                                                                                                         ; 18      ;
; REG2:IR|inst11                                                                                                                                                            ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                     ; 17      ;
; SIG:inst9|24DECODER:inst1|inst7                                                                                                                                           ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                          ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                               ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                 ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                         ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                              ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                          ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                               ; 11      ;
; inst10                                                                                                                                                                    ; 11      ;
; SIG:inst9|CNT:inst2|inst                                                                                                                                                  ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                           ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                           ; 10      ;
; SEL:inst21|inst21                                                                                                                                                         ; 10      ;
; SEL:inst20|inst21                                                                                                                                                         ; 10      ;
; SIG:inst9|CNT:inst2|inst3                                                                                                                                                 ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                           ; 9       ;
; S2:inst17|inst7~2                                                                                                                                                         ; 9       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                           ; 9       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                 ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                           ; 8       ;
; S1:inst34|inst5~1                                                                                                                                                         ; 8       ;
; S0:inst51|inst28~2                                                                                                                                                        ; 8       ;
; S3:inst23|inst7~1                                                                                                                                                         ; 8       ;
; M:inst36|inst5~2                                                                                                                                                          ; 8       ;
; PB:inst8|inst10~1                                                                                                                                                         ; 8       ;
; RB:inst11|inst8                                                                                                                                                           ; 8       ;
; RDNOT:inst4|inst8                                                                                                                                                         ; 8       ;
; RA:inst14|inst9                                                                                                                                                           ; 8       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~10                                                ; 8       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                 ; 8       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                            ; 7       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; 7       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; 7       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                     ; 6       ;
; SEL:inst22|inst18~19                                                                                                                                                      ; 6       ;
; SIGNAL:inst30|inst2                                                                                                                                                       ; 6       ;
; SEL:inst22|inst20~1                                                                                                                                                       ; 6       ;
; SEL:inst22|inst24~3                                                                                                                                                       ; 6       ;
; SEL:inst22|inst19~0                                                                                                                                                       ; 6       ;
; RDNOT:inst4|inst~2                                                                                                                                                        ; 6       ;
; SIG:inst9|24DECODER:inst1|inst7~1                                                                                                                                         ; 6       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal       ; 6       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                 ; 5       ;
; SEL:inst22|inst25~5                                                                                                                                                       ; 5       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 ; 5       ;
; SEL:inst22|inst21~0                                                                                                                                                       ; 5       ;
; SEL:inst22|inst22~2                                                                                                                                                       ; 5       ;
; SEL:inst22|inst23~2                                                                                                                                                       ; 5       ;
; MUL:inst7|74284:inst1|25                                                                                                                                                  ; 5       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 ; 5       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; 5       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; 5       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                     ; 4       ;
; MUL:inst7|74284:inst1|72~0                                                                                                                                                ; 4       ;
; MUL:inst7|74285:inst|59~0                                                                                                                                                 ; 4       ;
; SIG:inst9|24DECODER:inst1|inst7~0                                                                                                                                         ; 4       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; 4       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4       ; 4       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; 4       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; 4       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; 4       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; 4       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                          ; 3       ;
; SIGNAL:inst30|inst1                                                                                                                                                       ; 3       ;
; MUL:inst7|74284:inst1|30~0                                                                                                                                                ; 3       ;
; MUL:inst7|74284:inst1|41~0                                                                                                                                                ; 3       ;
; MUL:inst7|74285:inst|59~1                                                                                                                                                 ; 3       ;
; ALU:inst5|74181:inst23|78~3                                                                                                                                               ; 3       ;
; ALU:inst5|74181:inst23|45~0                                                                                                                                               ; 3       ;
; ALU:inst5|74181:inst23|52~0                                                                                                                                               ; 3       ;
; ALU:inst5|74181:inst23|48~0                                                                                                                                               ; 3       ;
; ALU:inst5|74181:inst23|78~1                                                                                                                                               ; 3       ;
; ALU:inst5|74181:inst|46~1                                                                                                                                                 ; 3       ;
; ALU:inst5|74181:inst|43~1                                                                                                                                                 ; 3       ;
; ALU:inst5|74181:inst23|43~0                                                                                                                                               ; 3       ;
; inst10~1                                                                                                                                                                  ; 3       ;
; MUL:inst7|74284:inst1|166~0                                                                                                                                               ; 3       ;
; DECODER:inst|inst10~0                                                                                                                                                     ; 3       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                   ; 3       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1          ; 3       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; 3       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; 3       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; 3       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; 3       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                          ; 2       ;
; CPR0:inst12|inst~0                                                                                                                                                        ; 2       ;
; CPR1:inst2|inst8~0                                                                                                                                                        ; 2       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; 2       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; 2       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; 2       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; 2       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; 2       ;
; ALU:inst5|74181:inst|51~0                                                                                                                                                 ; 2       ;
; SEL:inst21|inst24                                                                                                                                                         ; 2       ;
; MUL:inst7|74284:inst1|75~0                                                                                                                                                ; 2       ;
; MUL:inst7|74284:inst1|25~0                                                                                                                                                ; 2       ;
; MUL:inst7|74284:inst1|61~2                                                                                                                                                ; 2       ;
; SEL:inst22|inst24~1                                                                                                                                                       ; 2       ;
; ALU:inst5|74181:inst|45~1                                                                                                                                                 ; 2       ;
; ALU:inst5|74181:inst|48~1                                                                                                                                                 ; 2       ;
; ALU:inst5|74181:inst|45~0                                                                                                                                                 ; 2       ;
; SEL:inst21|inst18                                                                                                                                                         ; 2       ;
; ALU:inst5|74181:inst|75~1                                                                                                                                                 ; 2       ;
; ALU:inst5|74181:inst23|51~0                                                                                                                                               ; 2       ;
; ALU:inst5|74181:inst23|44~0                                                                                                                                               ; 2       ;
; ALU:inst5|74181:inst23|47~0                                                                                                                                               ; 2       ;
; ALU:inst5|74181:inst23|78~0                                                                                                                                               ; 2       ;
; ALU:inst5|74181:inst|43~0                                                                                                                                                 ; 2       ;
; SEL:inst21|inst20                                                                                                                                                         ; 2       ;
; ALU:inst5|74181:inst|44~1                                                                                                                                                 ; 2       ;
; ALU:inst5|74181:inst|47~1                                                                                                                                                 ; 2       ;
; ALU:inst5|74181:inst|44~0                                                                                                                                                 ; 2       ;
; SEL:inst21|inst19                                                                                                                                                         ; 2       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; 2       ;
; S0:inst51|inst19~0                                                                                                                                                        ; 2       ;
; S0:inst51|inst28~0                                                                                                                                                        ; 2       ;
; S3:inst23|inst7~0                                                                                                                                                         ; 2       ;
; CN:inst19|inst24                                                                                                                                                          ; 2       ;
; inst10~0                                                                                                                                                                  ; 2       ;
; RDNOT:inst4|inst6~0                                                                                                                                                       ; 2       ;
; RA:inst14|inst1~3                                                                                                                                                         ; 2       ;
; RDNOT:inst4|inst~0                                                                                                                                                        ; 2       ;
; RA:inst14|inst1~0                                                                                                                                                         ; 2       ;
; SIGNAL:inst30|inst                                                                                                                                                        ; 2       ;
; CNOT:inst3|inst                                                                                                                                                           ; 2       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; 2       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; 2       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; 2       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; 2       ;
; ~QIC_CREATED_GND~I                                                                                                                                                        ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                 ; 1       ;
; altera_reserved_tck~input                                                                                                                                                 ; 1       ;
; altera_reserved_tms~input                                                                                                                                                 ; 1       ;
; CLK~input                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~14                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~17                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~15                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                          ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                  ; 1       ;
; SIG:inst9|CNT:inst2|inst~0                                                                                                                                                ; 1       ;
; SIG:inst9|CNT:inst2|inst3~0                                                                                                                                               ; 1       ;
; SIG:inst9|inst7~0                                                                                                                                                         ; 1       ;
; M:inst36|inst5~5                                                                                                                                                          ; 1       ;
; M:inst36|inst5~4                                                                                                                                                          ; 1       ;
; MUL:inst7|74284:inst1|109~1                                                                                                                                               ; 1       ;
; MUL:inst7|74284:inst1|109~0                                                                                                                                               ; 1       ;
; MUL:inst7|74284:inst1|43                                                                                                                                                  ; 1       ;
; MUL:inst7|74284:inst1|34~2                                                                                                                                                ; 1       ;
; SEL:inst22|inst18~18                                                                                                                                                      ; 1       ;
; M:inst36|inst5~3                                                                                                                                                          ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8                                                    ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7                                                    ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6                                                    ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5                                                    ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4                                                    ; 1       ;
; CPMAR:inst18|inst8~0                                                                                                                                                      ; 1       ;
; CPMAR:inst18|inst6~1                                                                                                                                                      ; 1       ;
; CPMAR:inst18|inst6~0                                                                                                                                                      ; 1       ;
; CPR1:inst2|inst8~1                                                                                                                                                        ; 1       ;
; CPPC:inst40|inst11~0                                                                                                                                                      ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13         ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12         ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11         ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3                                                    ; 1       ;
; ALU:inst5|74181:inst23|77~0                                                                                                                                               ; 1       ;
; ALU:inst5|74181:inst23|74~0                                                                                                                                               ; 1       ;
; MUL:inst7|74285:inst|66~1                                                                                                                                                 ; 1       ;
; MUL:inst7|74285:inst|66~0                                                                                                                                                 ; 1       ;
; SEL:inst22|inst22~1                                                                                                                                                       ; 1       ;
; MUL:inst7|74285:inst|20                                                                                                                                                   ; 1       ;
; MUL:inst7|74285:inst|24~0                                                                                                                                                 ; 1       ;
; SEL:inst22|inst22~0                                                                                                                                                       ; 1       ;
; ALU:inst5|74181:inst23|82~0                                                                                                                                               ; 1       ;
; SEL:inst22|inst23~1                                                                                                                                                       ; 1       ;
; MUL:inst7|74285:inst|14                                                                                                                                                   ; 1       ;
; SIGNAL:inst30|inst5~0                                                                                                                                                     ; 1       ;
; MUL:inst7|74284:inst1|45~2                                                                                                                                                ; 1       ;
; MUL:inst7|74284:inst1|45~1                                                                                                                                                ; 1       ;
; MUL:inst7|74284:inst1|45~0                                                                                                                                                ; 1       ;
; MUL:inst7|74284:inst1|15~1                                                                                                                                                ; 1       ;
; MUL:inst7|74284:inst1|15~0                                                                                                                                                ; 1       ;
; SEL:inst22|inst20~0                                                                                                                                                       ; 1       ;
; ALU:inst5|74181:inst|80~0                                                                                                                                                 ; 1       ;
; MUL:inst7|74284:inst1|183~4                                                                                                                                               ; 1       ;
; MUL:inst7|74284:inst1|183~3                                                                                                                                               ; 1       ;
; MUL:inst7|74284:inst1|183~2                                                                                                                                               ; 1       ;
; MUL:inst7|74284:inst1|183~1                                                                                                                                               ; 1       ;
; SEL:inst22|inst24~2                                                                                                                                                       ; 1       ;
; ALU:inst5|74181:inst|51~1                                                                                                                                                 ; 1       ;
; ALU:inst5|74181:inst|52~0                                                                                                                                                 ; 1       ;
; REG2:R0|inst10                                                                                                                                                            ; 1       ;
; REG:PC|inst                                                                                                                                                               ; 1       ;
; REG2:R1|inst10                                                                                                                                                            ; 1       ;
; ALU:inst5|74181:inst|74~0                                                                                                                                                 ; 1       ;
; ALU:inst5|74181:inst|81~0                                                                                                                                                 ; 1       ;
; ALU:inst5|74181:inst|79                                                                                                                                                   ; 1       ;
; MUL:inst7|74284:inst1|109                                                                                                                                                 ; 1       ;
; MUL:inst7|74284:inst1|55~0                                                                                                                                                ; 1       ;
; MUL:inst7|74284:inst1|87~1                                                                                                                                                ; 1       ;
; MUL:inst7|74284:inst1|87~0                                                                                                                                                ; 1       ;
; MUL:inst7|74284:inst1|107~0                                                                                                                                               ; 1       ;
; MUL:inst7|74284:inst1|92                                                                                                                                                  ; 1       ;
; MUL:inst7|74284:inst1|98                                                                                                                                                  ; 1       ;
; MUL:inst7|74284:inst1|99~1                                                                                                                                                ; 1       ;
; MUL:inst7|74284:inst1|99~0                                                                                                                                                ; 1       ;
; MUL:inst7|74284:inst1|61~1                                                                                                                                                ; 1       ;
; MUL:inst7|74284:inst1|61~0                                                                                                                                                ; 1       ;
; SEL:inst22|inst18~17                                                                                                                                                      ; 1       ;
; SEL:inst22|inst18~16                                                                                                                                                      ; 1       ;
; SEL:inst22|inst18~15                                                                                                                                                      ; 1       ;
; MUL:inst7|74284:inst1|183~0                                                                                                                                               ; 1       ;
; SEL:inst22|inst18~14                                                                                                                                                      ; 1       ;
; SEL:inst22|inst18~13                                                                                                                                                      ; 1       ;
; SEL:inst22|inst18~12                                                                                                                                                      ; 1       ;
; SEL:inst22|inst18~11                                                                                                                                                      ; 1       ;
; SEL:inst22|inst18~10                                                                                                                                                      ; 1       ;
; SEL:inst22|inst18~9                                                                                                                                                       ; 1       ;
; SEL:inst22|inst18~8                                                                                                                                                       ; 1       ;
; SEL:inst22|inst18~7                                                                                                                                                       ; 1       ;
; SEL:inst22|inst18~6                                                                                                                                                       ; 1       ;
; REG2:R0|inst11                                                                                                                                                            ; 1       ;
; REG:PC|inst9                                                                                                                                                              ; 1       ;
; REG2:R1|inst11                                                                                                                                                            ; 1       ;
; ALU:inst5|74181:inst|75~0                                                                                                                                                 ; 1       ;
; ALU:inst5|74181:inst23|78~2                                                                                                                                               ; 1       ;
; REG:PC|inst12                                                                                                                                                             ; 1       ;
; REG2:R1|inst14                                                                                                                                                            ; 1       ;
; REG2:R0|inst14                                                                                                                                                            ; 1       ;
; REG:PC|inst13                                                                                                                                                             ; 1       ;
; REG2:R1|inst15                                                                                                                                                            ; 1       ;
; REG2:R0|inst15                                                                                                                                                            ; 1       ;
; REG:PC|inst14                                                                                                                                                             ; 1       ;
; REG2:R1|inst16                                                                                                                                                            ; 1       ;
; REG2:R0|inst16                                                                                                                                                            ; 1       ;
; ALU:inst5|74181:inst23|46~1                                                                                                                                               ; 1       ;
; REG2:R0|inst13                                                                                                                                                            ; 1       ;
; REG:PC|inst11                                                                                                                                                             ; 1       ;
; REG2:R1|inst13                                                                                                                                                            ; 1       ;
; REG2:R0|inst12                                                                                                                                                            ; 1       ;
; REG:PC|inst10                                                                                                                                                             ; 1       ;
; REG2:R1|inst12                                                                                                                                                            ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10         ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9          ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8          ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2                                      ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1                                      ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0                                      ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2                                                    ; 1       ;
; REG:MAR|inst                                                                                                                                                              ; 1       ;
; REG:MAR|inst9                                                                                                                                                             ; 1       ;
; REG:MAR|inst10                                                                                                                                                            ; 1       ;
; REG:MAR|inst11                                                                                                                                                            ; 1       ;
; REG:MAR|inst12                                                                                                                                                            ; 1       ;
; REG:MAR|inst13                                                                                                                                                            ; 1       ;
; REG:MAR|inst14                                                                                                                                                            ; 1       ;
; REG:MAR|inst15                                                                                                                                                            ; 1       ;
; ALU:inst5|74181:inst23|80                                                                                                                                                 ; 1       ;
; S1:inst34|inst5~0                                                                                                                                                         ; 1       ;
; S1:inst34|inst23~0                                                                                                                                                        ; 1       ;
; S1:inst34|inst1~0                                                                                                                                                         ; 1       ;
; S1:inst34|inst21~0                                                                                                                                                        ; 1       ;
; S0:inst51|inst28~1                                                                                                                                                        ; 1       ;
; S0:inst51|inst25~0                                                                                                                                                        ; 1       ;
; S0:inst51|inst1~0                                                                                                                                                         ; 1       ;
; ALU:inst5|74181:inst23|46~0                                                                                                                                               ; 1       ;
; S2:inst17|inst7~1                                                                                                                                                         ; 1       ;
; S2:inst17|inst8~0                                                                                                                                                         ; 1       ;
; S2:inst17|inst7~0                                                                                                                                                         ; 1       ;
; S2:inst17|inst5~0                                                                                                                                                         ; 1       ;
; S3:inst23|inst1~1                                                                                                                                                         ; 1       ;
; S3:inst23|inst1~0                                                                                                                                                         ; 1       ;
; PB:inst8|inst10~0                                                                                                                                                         ; 1       ;
; REG2:R1|inst17                                                                                                                                                            ; 1       ;
; RB:inst11|inst1~0                                                                                                                                                         ; 1       ;
; REG:PC|inst15                                                                                                                                                             ; 1       ;
; RDNOT:inst4|inst~1                                                                                                                                                        ; 1       ;
; REG2:R0|inst17                                                                                                                                                            ; 1       ;
; RA:inst14|inst1~2                                                                                                                                                         ; 1       ;
; RA:inst14|inst1~1                                                                                                                                                         ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7          ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6          ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5          ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                   ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~1                                                   ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                      ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0                                                    ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3          ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2          ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0          ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                       ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                                 ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                                 ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~23                                                ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~22                                                ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~21                                                ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~20                                                ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~19                                                ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~18                                                ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~17                                                ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9  ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8  ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7  ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~16                                                ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~15                                                ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~14                                                ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~13                                                ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~12                                                ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~11                                                ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~9                                                 ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~8                                                 ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_b[1]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_b[2]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_b[3]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_b[4]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_b[5]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_b[6]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_b[7]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_a[1]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_a[2]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_a[3]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_a[4]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_a[5]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_a[6]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_a[7]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_b[0]                                                              ; 1       ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|q_a[0]                                                              ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                                             ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF     ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------+----------------------+-----------------+-----------------+
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; RAM.mif ; M9K_X15_Y15_N0 ; Don't care           ; Old data        ; Old data        ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |LAB4|RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ALTSYNCRAM                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00011000) (30) (24) (18)    ;(00000101) (5) (5) (05)   ;(00101001) (51) (41) (29)   ;(00000011) (3) (3) (03)   ;(00110001) (61) (49) (31)   ;(01000111) (107) (71) (47)   ;(11110000) (360) (240) (F0)   ;(00011000) (30) (24) (18)   ;
;8;(00000101) (5) (5) (05)    ;(00101001) (51) (41) (29)   ;(00000011) (3) (3) (03)   ;(01010001) (121) (81) (51)   ;(01000111) (107) (71) (47)   ;(11110001) (361) (241) (F1)   ;(00011000) (30) (24) (18)   ;(00000101) (5) (5) (05)   ;
;16;(00101001) (51) (41) (29)    ;(00000011) (3) (3) (03)   ;(01100001) (141) (97) (61)   ;(01000111) (107) (71) (47)   ;(11110010) (362) (242) (F2)   ;(00011000) (30) (24) (18)   ;(00000101) (5) (5) (05)   ;(00101001) (51) (41) (29)   ;
;24;(00000011) (3) (3) (03)    ;(01110001) (161) (113) (71)   ;(01000111) (107) (71) (47)   ;(11110011) (363) (243) (F3)   ;(00011000) (30) (24) (18)   ;(00000101) (5) (5) (05)   ;(00101001) (51) (41) (29)   ;(00000011) (3) (3) (03)   ;
;32;(10000001) (201) (129) (81)    ;(01000111) (107) (71) (47)   ;(11110100) (364) (244) (F4)   ;(00011000) (30) (24) (18)   ;(00000101) (5) (5) (05)   ;(00101001) (51) (41) (29)   ;(00000011) (3) (3) (03)   ;(10010001) (221) (145) (91)   ;
;40;(01000111) (107) (71) (47)    ;(11110101) (365) (245) (F5)   ;(00011000) (30) (24) (18)   ;(00000101) (5) (5) (05)   ;(00101001) (51) (41) (29)   ;(00000011) (3) (3) (03)   ;(10100001) (241) (161) (A1)   ;(01000111) (107) (71) (47)   ;
;48;(11110110) (366) (246) (F6)    ;(00011000) (30) (24) (18)   ;(00000101) (5) (5) (05)   ;(00101001) (51) (41) (29)   ;(00000011) (3) (3) (03)   ;(10110001) (261) (177) (B1)   ;(01000111) (107) (71) (47)   ;(11110111) (367) (247) (F7)   ;
;56;(00011000) (30) (24) (18)    ;(00000101) (5) (5) (05)   ;(00101001) (51) (41) (29)   ;(00000011) (3) (3) (03)   ;(11010001) (321) (209) (D1)   ;(01000111) (107) (71) (47)   ;(11111000) (370) (248) (F8)   ;(11000000) (300) (192) (C0)   ;
;64;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;72;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;80;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;88;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;96;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;104;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;112;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;120;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;128;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;136;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;144;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;152;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;160;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;168;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;176;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;184;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;192;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;200;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;208;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;216;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;224;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;232;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;240;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;248;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 446 / 32,401 ( 1 % )   ;
; C16 interconnects           ; 2 / 1,326 ( < 1 % )    ;
; C4 interconnects            ; 157 / 21,816 ( < 1 % ) ;
; Direct links                ; 104 / 32,401 ( < 1 % ) ;
; Global clocks               ; 9 / 10 ( 90 % )        ;
; Local interconnects         ; 223 / 10,320 ( 2 % )   ;
; R24 interconnects           ; 6 / 1,289 ( < 1 % )    ;
; R4 interconnects            ; 235 / 28,186 ( < 1 % ) ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.13) ; Number of LABs  (Total = 32) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 0                            ;
; 9                                           ; 1                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 2                            ;
; 14                                          ; 2                            ;
; 15                                          ; 3                            ;
; 16                                          ; 15                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.72) ; Number of LABs  (Total = 32) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 14                           ;
; 1 Clock                            ; 24                           ;
; 1 Clock enable                     ; 7                            ;
; 1 Sync. clear                      ; 1                            ;
; 1 Sync. load                       ; 3                            ;
; 2 Async. clears                    ; 2                            ;
; 2 Clock enables                    ; 1                            ;
; 2 Clocks                           ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 16.47) ; Number of LABs  (Total = 32) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 1                            ;
; 2                                            ; 1                            ;
; 3                                            ; 2                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 2                            ;
; 17                                           ; 5                            ;
; 18                                           ; 1                            ;
; 19                                           ; 5                            ;
; 20                                           ; 1                            ;
; 21                                           ; 4                            ;
; 22                                           ; 2                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.56) ; Number of LABs  (Total = 32) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 3                            ;
; 2                                               ; 4                            ;
; 3                                               ; 1                            ;
; 4                                               ; 2                            ;
; 5                                               ; 3                            ;
; 6                                               ; 0                            ;
; 7                                               ; 1                            ;
; 8                                               ; 6                            ;
; 9                                               ; 6                            ;
; 10                                              ; 1                            ;
; 11                                              ; 0                            ;
; 12                                              ; 1                            ;
; 13                                              ; 2                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.44) ; Number of LABs  (Total = 32) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 2                            ;
; 4                                            ; 1                            ;
; 5                                            ; 2                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 2                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 2                            ;
; 12                                           ; 3                            ;
; 13                                           ; 3                            ;
; 14                                           ; 1                            ;
; 15                                           ; 1                            ;
; 16                                           ; 2                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 2            ; 0            ; 2            ; 0            ; 0            ; 6         ; 2            ; 0            ; 6         ; 6         ; 0            ; 0            ; 0            ; 0            ; 2            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 6         ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 6            ; 4            ; 6            ; 6            ; 0         ; 4            ; 6            ; 0         ; 0         ; 6            ; 6            ; 6            ; 6            ; 4            ; 6            ; 6            ; 4            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 0         ; 6            ; 6            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLR                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 3.0               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                         ; Destination Register                                                                                                                  ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a7~portb_datain_reg0  ; 0.209             ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a6~portb_datain_reg0  ; 0.209             ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a5~portb_datain_reg0  ; 0.209             ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.209             ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a3~portb_datain_reg0  ; 0.209             ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a2~portb_datain_reg0  ; 0.209             ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a1~portb_datain_reg0  ; 0.209             ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a0~portb_datain_reg0  ; 0.209             ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a7~portb_address_reg0 ; 0.188             ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a7~portb_address_reg0 ; 0.188             ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a7~portb_address_reg0 ; 0.188             ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a7~portb_address_reg0 ; 0.188             ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a7~portb_address_reg0 ; 0.188             ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a7~portb_address_reg0 ; 0.186             ;
; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; RAM:inst15|altsyncram:altsyncram_component|altsyncram_fqj1:auto_generated|altsyncram_d3a2:altsyncram1|ram_block3a7~portb_address_reg0 ; 0.186             ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 15 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (119006): Selected device EP4CE6E22C8 for design "LAB4"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LAB4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: SIGNAL:inst30|inst was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: REG2:IR|inst10 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SIG:inst9|CNT:inst2|inst was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SIGNAL:inst30|inst1 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPMAR:inst18|inst9 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPPC:inst40|inst11 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPR0:inst12|inst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPR1:inst2|inst8 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node SIGNAL:inst30|inst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node SIGNAL:inst30|inst1
        Info (176357): Destination node SIGNAL:inst30|inst5~0
Info (176353): Automatically promoted node CPIR:inst29|inst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node SIGNAL:inst30|inst6 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node SIGNAL:inst30|inst3 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CESHI[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CESHI[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CESHI[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CESHI[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CESHI[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CESHI[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CESHI[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CESHI[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "T1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "T2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "T3" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.02 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/QuartusLab/LAB4/output_files/LAB4.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 5828 megabytes
    Info: Processing ended: Mon Dec 16 14:12:47 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:02


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/QuartusLab/LAB4/output_files/LAB4.fit.smsg.


