# Verilog XNOR Gate Simulation

This project implements an XNOR logic gate in Verilog, including a testbench, simulation waveform, and log output using ModelSim.

---

## ğŸ“ Files

- `xnor_gate.v` â€” Verilog module for XNOR gate  
- `xnor_gate_tb.v` â€” Testbench for simulation  
- `monitor_log.txt` â€” Simulation output log  
- `wave_XNOR_tb.png` â€” Waveform screenshot from ModelSim


wave_XNOR_tb.png â€” Waveform screenshot from ModelSim
---

## âœ… Test Cases

| a | b | y (a ~^ b) |
|---|---|------------|
| 0 | 0 | 1          |
| 0 | 1 | 0          |
| 1 | 0 | 0          |
| 1 | 1 | 1          |

---

## ğŸ“· Waveform

> Screenshot of the waveform generated from ModelSim

![Waveform](wave_XNOR_tb.png)

---

## ğŸ–¥ï¸ Simulation Commands (ModelSim)

```tcl
vlib work
vlog src/xnor_gate.v tb/xnor_gate_tb.v
vsim work.xnor_gate_tb
add wave *
run -all

ğŸ” Notes
Ensure the paths to xnor_gate.v and xnor_gate_tb.v are correct relative to your working directory.
Make sure $dumpfile and $dumpvars are properly set in your testbench to generate the .vcd file.

---

### âœ… Commit message å»ºè­°ï¼š

Add Verilog XNOR gate, testbench, log and waveform

