{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574521528975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574521528976 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "task7_modified_sec1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"task7_modified_sec1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574521529002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574521529071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574521529071 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574521529227 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574521530029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574521530029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574521530029 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574521530029 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574521530033 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574521530033 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 1120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574521530033 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574521530033 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574521530033 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574521530033 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574521530037 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "96 " "TimeQuest Timing Analyzer is analyzing 96 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1574521530650 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "task7_modified_sec1.sdc " "Synopsys Design Constraints File file not found: 'task7_modified_sec1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574521530651 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574521530651 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[5\]~38\|combout " "Node \"shift0\|reg2\[5\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530655 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~104\|dataa " "Node \"shift0\|reg2~104\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530655 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~104\|combout " "Node \"shift0\|reg2~104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530655 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[5\]~38\|datad " "Node \"shift0\|reg2\[5\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530655 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530655 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[5\]~38\|combout " "Node \"shift0\|reg3\[5\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~104\|dataa " "Node \"shift0\|reg3~104\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~104\|combout " "Node \"shift0\|reg3~104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[5\]~38\|datad " "Node \"shift0\|reg3\[5\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530656 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~103\|combout " "Node \"shift0\|reg1~103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[10\]~26\|datad " "Node \"shift0\|reg1\[10\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[10\]~26\|combout " "Node \"shift0\|reg1\[10\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~103\|dataa " "Node \"shift0\|reg1~103\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530656 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[5\]~38\|combout " "Node \"shift0\|reg1\[5\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~104\|dataa " "Node \"shift0\|reg1~104\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~104\|combout " "Node \"shift0\|reg1~104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[5\]~38\|datad " "Node \"shift0\|reg1\[5\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530656 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~103\|combout " "Node \"shift0\|reg2~103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[10\]~26\|datad " "Node \"shift0\|reg2\[10\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[10\]~26\|combout " "Node \"shift0\|reg2\[10\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~103\|dataa " "Node \"shift0\|reg2~103\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530656 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[4\]~34\|combout " "Node \"shift0\|reg3\[4\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~105\|dataa " "Node \"shift0\|reg3~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~105\|combout " "Node \"shift0\|reg3~105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[4\]~34\|datad " "Node \"shift0\|reg3\[4\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530656 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~103\|combout " "Node \"shift0\|reg3~103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[10\]~26\|datad " "Node \"shift0\|reg3\[10\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[10\]~26\|combout " "Node \"shift0\|reg3\[10\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~103\|dataa " "Node \"shift0\|reg3~103\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530656 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530656 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[4\]~34\|combout " "Node \"shift0\|reg2\[4\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~105\|dataa " "Node \"shift0\|reg2~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~105\|combout " "Node \"shift0\|reg2~105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[4\]~34\|datad " "Node \"shift0\|reg2\[4\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530657 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~102\|combout " "Node \"shift0\|reg1~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[11\]~30\|datad " "Node \"shift0\|reg1\[11\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[11\]~30\|combout " "Node \"shift0\|reg1\[11\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~102\|dataa " "Node \"shift0\|reg1~102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530657 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[4\]~34\|combout " "Node \"shift0\|reg1\[4\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~105\|dataa " "Node \"shift0\|reg1~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~105\|combout " "Node \"shift0\|reg1~105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[4\]~34\|datad " "Node \"shift0\|reg1\[4\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530657 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~102\|combout " "Node \"shift0\|reg3~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[11\]~30\|datad " "Node \"shift0\|reg3\[11\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[11\]~30\|combout " "Node \"shift0\|reg3\[11\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~102\|dataa " "Node \"shift0\|reg3~102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530657 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~102\|combout " "Node \"shift0\|reg2~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[11\]~30\|datad " "Node \"shift0\|reg2\[11\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[11\]~30\|combout " "Node \"shift0\|reg2\[11\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~102\|dataa " "Node \"shift0\|reg2~102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530657 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[7\]~46\|combout " "Node \"shift0\|reg2\[7\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~106\|dataa " "Node \"shift0\|reg2~106\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~106\|combout " "Node \"shift0\|reg2~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[7\]~46\|datad " "Node \"shift0\|reg2\[7\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530657 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530657 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[7\]~46\|combout " "Node \"shift0\|reg3\[7\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~106\|dataa " "Node \"shift0\|reg3~106\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~106\|combout " "Node \"shift0\|reg3~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[7\]~46\|datad " "Node \"shift0\|reg3\[7\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530658 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~101\|combout " "Node \"shift0\|reg1~101\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[8\]~18\|datad " "Node \"shift0\|reg1\[8\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[8\]~18\|combout " "Node \"shift0\|reg1\[8\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~101\|dataa " "Node \"shift0\|reg1~101\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530658 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[7\]~46\|combout " "Node \"shift0\|reg1\[7\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~106\|dataa " "Node \"shift0\|reg1~106\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~106\|combout " "Node \"shift0\|reg1~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[7\]~46\|datad " "Node \"shift0\|reg1\[7\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530658 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~101\|combout " "Node \"shift0\|reg2~101\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[8\]~18\|datad " "Node \"shift0\|reg2\[8\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[8\]~18\|combout " "Node \"shift0\|reg2\[8\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~101\|dataa " "Node \"shift0\|reg2~101\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530658 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[6\]~42\|combout " "Node \"shift0\|reg3\[6\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~107\|dataa " "Node \"shift0\|reg3~107\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~107\|combout " "Node \"shift0\|reg3~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[6\]~42\|datad " "Node \"shift0\|reg3\[6\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530658 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~101\|combout " "Node \"shift0\|reg3~101\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[8\]~18\|datad " "Node \"shift0\|reg3\[8\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[8\]~18\|combout " "Node \"shift0\|reg3\[8\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~101\|dataa " "Node \"shift0\|reg3~101\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530658 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530658 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[6\]~42\|combout " "Node \"shift0\|reg2\[6\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~107\|dataa " "Node \"shift0\|reg2~107\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~107\|combout " "Node \"shift0\|reg2~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[6\]~42\|datad " "Node \"shift0\|reg2\[6\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530659 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~100\|combout " "Node \"shift0\|reg1~100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[9\]~22\|datad " "Node \"shift0\|reg1\[9\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[9\]~22\|combout " "Node \"shift0\|reg1\[9\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~100\|dataa " "Node \"shift0\|reg1~100\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530659 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[6\]~42\|combout " "Node \"shift0\|reg1\[6\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~107\|dataa " "Node \"shift0\|reg1~107\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~107\|combout " "Node \"shift0\|reg1~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[6\]~42\|datad " "Node \"shift0\|reg1\[6\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530659 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~100\|combout " "Node \"shift0\|reg3~100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[9\]~22\|datad " "Node \"shift0\|reg3\[9\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[9\]~22\|combout " "Node \"shift0\|reg3\[9\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~100\|dataa " "Node \"shift0\|reg3~100\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530659 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~100\|combout " "Node \"shift0\|reg2~100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[9\]~22\|datad " "Node \"shift0\|reg2\[9\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[9\]~22\|combout " "Node \"shift0\|reg2\[9\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~100\|dataa " "Node \"shift0\|reg2~100\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530659 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[1\]~54\|combout " "Node \"shift0\|reg2\[1\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~108\|dataa " "Node \"shift0\|reg2~108\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~108\|combout " "Node \"shift0\|reg2~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[1\]~54\|datad " "Node \"shift0\|reg2\[1\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530659 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530659 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[1\]~54\|combout " "Node \"shift0\|reg3\[1\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~108\|dataa " "Node \"shift0\|reg3~108\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~108\|combout " "Node \"shift0\|reg3~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[1\]~54\|datad " "Node \"shift0\|reg3\[1\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530660 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~99\|combout " "Node \"shift0\|reg1~99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[14\]~10\|datad " "Node \"shift0\|reg1\[14\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[14\]~10\|combout " "Node \"shift0\|reg1\[14\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~99\|dataa " "Node \"shift0\|reg1~99\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530660 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[1\]~54\|combout " "Node \"shift0\|reg1\[1\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~108\|dataa " "Node \"shift0\|reg1~108\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~108\|combout " "Node \"shift0\|reg1~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[1\]~54\|datad " "Node \"shift0\|reg1\[1\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530660 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~99\|combout " "Node \"shift0\|reg2~99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[14\]~10\|datad " "Node \"shift0\|reg2\[14\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[14\]~10\|combout " "Node \"shift0\|reg2\[14\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~99\|dataa " "Node \"shift0\|reg2~99\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530660 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[0\]~50\|combout " "Node \"shift0\|reg3\[0\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~109\|dataa " "Node \"shift0\|reg3~109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~109\|combout " "Node \"shift0\|reg3~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[0\]~50\|datad " "Node \"shift0\|reg3\[0\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530660 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~99\|combout " "Node \"shift0\|reg3~99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[14\]~10\|datad " "Node \"shift0\|reg3\[14\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[14\]~10\|combout " "Node \"shift0\|reg3\[14\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~99\|dataa " "Node \"shift0\|reg3~99\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530660 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530660 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[0\]~50\|combout " "Node \"shift0\|reg2\[0\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~109\|dataa " "Node \"shift0\|reg2~109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~109\|combout " "Node \"shift0\|reg2~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[0\]~50\|datad " "Node \"shift0\|reg2\[0\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530661 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~98\|combout " "Node \"shift0\|reg1~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[15\]~14\|datad " "Node \"shift0\|reg1\[15\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[15\]~14\|combout " "Node \"shift0\|reg1\[15\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~98\|dataa " "Node \"shift0\|reg1~98\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530661 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[0\]~50\|combout " "Node \"shift0\|reg1\[0\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~109\|dataa " "Node \"shift0\|reg1~109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~109\|combout " "Node \"shift0\|reg1~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[0\]~50\|datad " "Node \"shift0\|reg1\[0\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530661 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~98\|combout " "Node \"shift0\|reg3~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[15\]~14\|datad " "Node \"shift0\|reg3\[15\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[15\]~14\|combout " "Node \"shift0\|reg3\[15\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~98\|dataa " "Node \"shift0\|reg3~98\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530661 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[2\]~58\|combout " "Node \"shift0\|reg3\[2\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~110\|dataa " "Node \"shift0\|reg3~110\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~110\|combout " "Node \"shift0\|reg3~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[2\]~58\|datad " "Node \"shift0\|reg3\[2\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530661 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~98\|combout " "Node \"shift0\|reg2~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[15\]~14\|datad " "Node \"shift0\|reg2\[15\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[15\]~14\|combout " "Node \"shift0\|reg2\[15\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~98\|dataa " "Node \"shift0\|reg2~98\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530661 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530661 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[2\]~58\|combout " "Node \"shift0\|reg2\[2\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~110\|dataa " "Node \"shift0\|reg2~110\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~110\|combout " "Node \"shift0\|reg2~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[2\]~58\|datad " "Node \"shift0\|reg2\[2\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530662 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~97\|combout " "Node \"shift0\|reg1~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[12\]~2\|datad " "Node \"shift0\|reg1\[12\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[12\]~2\|combout " "Node \"shift0\|reg1\[12\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~97\|dataa " "Node \"shift0\|reg1~97\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530662 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[2\]~58\|combout " "Node \"shift0\|reg1\[2\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~110\|dataa " "Node \"shift0\|reg1~110\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~110\|combout " "Node \"shift0\|reg1~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[2\]~58\|datad " "Node \"shift0\|reg1\[2\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530662 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~97\|combout " "Node \"shift0\|reg2~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[12\]~2\|datad " "Node \"shift0\|reg2\[12\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[12\]~2\|combout " "Node \"shift0\|reg2\[12\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~97\|dataa " "Node \"shift0\|reg2~97\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530662 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~97\|combout " "Node \"shift0\|reg3~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[12\]~2\|datad " "Node \"shift0\|reg3\[12\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[12\]~2\|combout " "Node \"shift0\|reg3\[12\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~97\|dataa " "Node \"shift0\|reg3~97\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530662 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[3\]~62\|combout " "Node \"shift0\|reg2\[3\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~111\|dataa " "Node \"shift0\|reg2~111\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~111\|combout " "Node \"shift0\|reg2~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[3\]~62\|datad " "Node \"shift0\|reg2\[3\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530662 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530662 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[3\]~62\|combout " "Node \"shift0\|reg3\[3\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~111\|dataa " "Node \"shift0\|reg3~111\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~111\|combout " "Node \"shift0\|reg3~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[3\]~62\|datad " "Node \"shift0\|reg3\[3\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530663 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~96\|combout " "Node \"shift0\|reg1~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[13\]~6\|datad " "Node \"shift0\|reg1\[13\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[13\]~6\|combout " "Node \"shift0\|reg1\[13\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~96\|dataa " "Node \"shift0\|reg1~96\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530663 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[3\]~62\|combout " "Node \"shift0\|reg1\[3\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~111\|dataa " "Node \"shift0\|reg1~111\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1~111\|combout " "Node \"shift0\|reg1~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg1\[3\]~62\|datad " "Node \"shift0\|reg1\[3\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530663 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~96\|combout " "Node \"shift0\|reg3~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[13\]~6\|datad " "Node \"shift0\|reg3\[13\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3\[13\]~6\|combout " "Node \"shift0\|reg3\[13\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg3~96\|dataa " "Node \"shift0\|reg3~96\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 23 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530663 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~96\|combout " "Node \"shift0\|reg2~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[13\]~6\|datad " "Node \"shift0\|reg2\[13\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2\[13\]~6\|combout " "Node \"shift0\|reg2\[13\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""} { "Warning" "WSTA_SCC_NODE" "shift0\|reg2~96\|dataa " "Node \"shift0\|reg2~96\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574521530663 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 22 -1 0 } } { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574521530663 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574521530668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1574521530669 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574521530670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574521530727 ""}  } { { "task7_modified_sec1.vhd" "" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574521530727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:clock_10ms\|clk_ms  " "Automatically promoted node clock_gen:clock_10ms\|clk_ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574521530727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xd:xd_clear\|y " "Destination node xd:xd_clear\|y" {  } { { "xd.vhd" "" { Text "D:/VHDL/task7_modified_sec1/xd.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574521530727 ""}  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task7_modified_sec1/clock_gen.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574521530727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xd:xd_save\|y  " "Automatically promoted node xd:xd_save\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574521530728 ""}  } { { "xd.vhd" "" { Text "D:/VHDL/task7_modified_sec1/xd.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574521530728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inverter:inverter0\|temp  " "Automatically promoted node inverter:inverter0\|temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574521530728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_or_inverterout " "Destination node rst_or_inverterout" {  } { { "task7_modified_sec1.vhd" "" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 126 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift:shift0\|reg2_out0\[1\]~0 " "Destination node shift:shift0\|reg2_out0\[1\]~0" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift:shift0\|reg3_out0\[3\]~0 " "Destination node shift:shift0\|reg3_out0\[3\]~0" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_state:sel_state0\|Selector3~0 " "Destination node sel_state:sel_state0\|Selector3~0" {  } { { "sel_state.vhd" "" { Text "D:/VHDL/task7_modified_sec1/sel_state.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_state:sel_state3\|process_0~0 " "Destination node sel_state:sel_state3\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_state:sel_state0\|Selector2~0 " "Destination node sel_state:sel_state0\|Selector2~0" {  } { { "sel_state.vhd" "" { Text "D:/VHDL/task7_modified_sec1/sel_state.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift:shift0\|reg3_out0\[1\]~1 " "Destination node shift:shift0\|reg3_out0\[1\]~1" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_state:sel_state0\|pr_state.state1 " "Destination node sel_state:sel_state0\|pr_state.state1" {  } { { "sel_state.vhd" "" { Text "D:/VHDL/task7_modified_sec1/sel_state.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_state:sel_state0\|Selector1~0 " "Destination node sel_state:sel_state0\|Selector1~0" {  } { { "sel_state.vhd" "" { Text "D:/VHDL/task7_modified_sec1/sel_state.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shift:shift0\|reg1_out0\[1\]~0 " "Destination node shift:shift0\|reg1_out0\[1\]~0" {  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1574521530728 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574521530728 ""}  } { { "inverter.vhd" "" { Text "D:/VHDL/task7_modified_sec1/inverter.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574521530728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "shift:shift0\|reg3_out0\[3\]~0  " "Automatically promoted node shift:shift0\|reg3_out0\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574521530729 ""}  } { { "shift.vhd" "" { Text "D:/VHDL/task7_modified_sec1/shift.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574521530729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:clock_10ms\|clk_10ms  " "Automatically promoted node clock_gen:clock_10ms\|clk_10ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574521530729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_delay:switch_delay0\|output~0 " "Destination node switch_delay:switch_delay0\|output~0" {  } { { "switch_delay.vhd" "" { Text "D:/VHDL/task7_modified_sec1/switch_delay.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stop_and_clk " "Destination node stop_and_clk" {  } { { "task7_modified_sec1.vhd" "" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 129 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530729 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574521530729 ""}  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task7_modified_sec1/clock_gen.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574521530729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:clock_10ms\|sig_us  " "Automatically promoted node clock_gen:clock_10ms\|sig_us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574521530729 ""}  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task7_modified_sec1/clock_gen.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574521530729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:clock_10ms\|sig_ms  " "Automatically promoted node clock_gen:clock_10ms\|sig_ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574521530729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_gen:clock_10ms\|clk_ms " "Destination node clock_gen:clock_10ms\|clk_ms" {  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task7_modified_sec1/clock_gen.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530729 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574521530729 ""}  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task7_modified_sec1/clock_gen.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574521530729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt:cnt2\|Equal0  " "Automatically promoted node cnt:cnt2\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574521530729 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574521530729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "beef_ctrl~0  " "Automatically promoted node beef_ctrl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574521530729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_delay:switch_delay0\|output~0 " "Destination node switch_delay:switch_delay0\|output~0" {  } { { "switch_delay.vhd" "" { Text "D:/VHDL/task7_modified_sec1/switch_delay.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574521530729 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574521530729 ""}  } { { "task7_modified_sec1.vhd" "" { Text "D:/VHDL/task7_modified_sec1/task7_modified_sec1.vhd" 180 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574521530729 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574521530978 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574521530978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574521530979 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574521530980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574521530981 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574521530982 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574521530982 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574521530983 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574521531053 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574521531053 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574521531053 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574521531080 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1574521531087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574521531588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574521531762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574521531776 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574521533650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574521533650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574521533952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+02 ns 1.3% " "4e+02 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1574521534964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/VHDL/task7_modified_sec1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574521535227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574521535227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574521538017 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574521538017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574521538022 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.58 " "Total time spent on timing analysis during the Fitter is 1.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574521538158 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574521538168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574521538358 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574521538358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574521538618 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574521539161 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/task7_modified_sec1/output_files/task7_modified_sec1.fit.smsg " "Generated suppressed messages file D:/VHDL/task7_modified_sec1/output_files/task7_modified_sec1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574521539475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 244 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 244 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5548 " "Peak virtual memory: 5548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574521539955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 23:05:39 2019 " "Processing ended: Sat Nov 23 23:05:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574521539955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574521539955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574521539955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574521539955 ""}
