// Seed: 4014187707
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input supply1 id_2,
    output supply1 id_3,
    output wire id_4,
    output uwire id_5,
    output uwire id_6,
    output tri id_7,
    output wire id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wor id_11,
    input tri0 id_12,
    input uwire id_13
    , id_29,
    input wand id_14,
    output tri1 id_15,
    output supply0 id_16,
    input tri id_17,
    input tri0 id_18,
    input tri1 id_19,
    input tri0 id_20,
    output tri0 id_21,
    input supply1 id_22,
    input supply0 id_23,
    input supply1 id_24,
    output tri0 id_25,
    input wire id_26,
    input wire id_27
);
  assign id_16 = 1'h0 ? 1 : 1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_19 = 0;
endmodule
