\doxysection{SCn\+SCB\+\_\+\+Type Struct Reference}
\label{struct_s_cn_s_c_b___type}\index{SCnSCB\_Type@{SCnSCB\_Type}}


Structure type to access the System Control and ID Register not in the SCB.  




{\ttfamily \#include $<$core\+\_\+armv8mml.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ RESERVED0} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ICTR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ACTLR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CPPWR}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [1U]
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the System Control and ID Register not in the SCB. 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv8mml.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm1.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm3.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm33.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm4.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm7.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+sc000.\+h}\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
