{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 12:12:02 2019 " "Info: Processing started: Wed Oct 23 12:12:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off instr -c instr " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off instr -c instr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr-instr_op " "Info: Found design unit 1: instr-instr_op" {  } { { "instr.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验1/instr/instr.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instr " "Info: Found entity 1: instr" {  } { { "instr.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验1/instr/instr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "instr " "Info: Elaborating entity \"instr\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "instr.vhd(7) " "Warning (10445): VHDL Subtype or Type Declaration warning at instr.vhd(7): subtype or type has null range" {  } { { "instr.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验1/instr/instr.vhd" 7 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SLICE_DIRECTION_DIFFERS_FROM_ITS_INDEX_TYPE_RANGE" "instr.vhd(16) " "Error (10485): VHDL error at instr.vhd(16): range direction of object slice must be same as range direction of object" {  } { { "instr.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验1/instr/instr.vhd" 16 0 0 } }  } 0 10485 "VHDL error at %1!s!: range direction of object slice must be same as range direction of object" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Error: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 23 12:12:02 2019 " "Error: Processing ended: Wed Oct 23 12:12:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
