strict digraph "" {
	node [label="\N"];
	"742:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f223710f210>",
		fillcolor=springgreen,
		label="742:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"747:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f223710f290>",
		fillcolor=turquoise,
		label="747:BL
id_wb_fsm_cs <= id_wb_fsm_ns;
branch_set_q <= branch_set_n;
instr_multicycle_done_q <= instr_multicycle_done_n;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f223710f2d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f223710f4d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f223710f690>]",
		style=filled,
		typ=Block];
	"742:IF" -> "747:BL"	 [cond="['rst_ni']",
		label="!((!rst_ni))",
		lineno=742];
	"742:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f223710f890>",
		fillcolor=turquoise,
		label="742:BL
id_wb_fsm_cs <= IDLE;
branch_set_q <= 1'b0;
instr_multicycle_done_q <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f223710f8d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f223710fa50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f223710fbd0>]",
		style=filled,
		typ=Block];
	"742:IF" -> "742:BL"	 [cond="['rst_ni']",
		label="(!rst_ni)",
		lineno=742];
	"741:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f223710fdd0>",
		fillcolor=turquoise,
		label="741:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"741:BL" -> "742:IF"	 [cond="[]",
		lineno=None];
	"Leaf_741:AL"	 [def_var="['branch_set_q', 'instr_multicycle_done_q', 'id_wb_fsm_cs']",
		label="Leaf_741:AL"];
	"747:BL" -> "Leaf_741:AL"	 [cond="[]",
		lineno=None];
	"742:BL" -> "Leaf_741:AL"	 [cond="[]",
		lineno=None];
	"741:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f223710fe90>",
		clk_sens=True,
		fillcolor=gold,
		label="741:AL",
		sens="['clk_i', 'rst_ni']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['id_wb_fsm_ns', 'IDLE', 'rst_ni', 'instr_multicycle_done_n', 'branch_set_n']"];
	"741:AL" -> "741:BL"	 [cond="[]",
		lineno=None];
}
