$date
	Thu Oct 12 08:26:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 8 $ in [7:0] $end
$scope module myExpr $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 8 % in [7:0] $end
$var wire 1 ! out $end
$var reg 2 & my_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
bx $
1#
0"
0!
$end
#1
1"
#2
0"
b110001 $
b110001 %
0#
#3
1!
b1 &
1"
#4
0"
b101011 $
b101011 %
#5
0!
b10 &
1"
#6
0"
b110010 $
b110010 %
#7
1!
b1 &
1"
#8
0"
b101011 $
b101011 %
#9
0!
b10 &
1"
#10
0"
b110011 $
b110011 %
#11
1!
b1 &
1"
#12
0"
b101011 $
b101011 %
#13
0!
b10 &
1"
#14
0"
b110100 $
b110100 %
#15
1!
b1 &
1"
#16
0!
b0 &
0"
1#
#17
1"
#18
0"
0#
#19
1!
b1 &
1"
#20
0"
b110001 $
b110001 %
#21
0!
b11 &
1"
#22
0"
b101011 $
b101011 %
#23
1"
#24
0"
#25
1"
#26
0"
b110010 $
b110010 %
#27
1"
#28
0"
#29
1"
#30
0"
#31
1"
#32
0"
