
7seg_display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b50  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a8  08002ce8  08002ce8  00012ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003090  08003090  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003090  08003090  00013090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003098  08003098  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003098  08003098  00013098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800309c  0800309c  0001309c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080030a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000000c  080030ac  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  080030ac  000200cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bca6  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001eb7  00000000  00000000  0002bce2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009e0  00000000  00000000  0002dba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000908  00000000  00000000  0002e580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016839  00000000  00000000  0002ee88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c9e8  00000000  00000000  000456c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000882c4  00000000  00000000  000520a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000da36d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026f8  00000000  00000000  000da3c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000000c 	.word	0x2000000c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08002cd0 	.word	0x08002cd0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000010 	.word	0x20000010
 80001d4:	08002cd0 	.word	0x08002cd0

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b974 	b.w	80004d8 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468e      	mov	lr, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14d      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000216:	428a      	cmp	r2, r1
 8000218:	4694      	mov	ip, r2
 800021a:	d969      	bls.n	80002f0 <__udivmoddi4+0xe8>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b152      	cbz	r2, 8000238 <__udivmoddi4+0x30>
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	f1c2 0120 	rsb	r1, r2, #32
 800022a:	fa20 f101 	lsr.w	r1, r0, r1
 800022e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000232:	ea41 0e03 	orr.w	lr, r1, r3
 8000236:	4094      	lsls	r4, r2
 8000238:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800023c:	0c21      	lsrs	r1, r4, #16
 800023e:	fbbe f6f8 	udiv	r6, lr, r8
 8000242:	fa1f f78c 	uxth.w	r7, ip
 8000246:	fb08 e316 	mls	r3, r8, r6, lr
 800024a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024e:	fb06 f107 	mul.w	r1, r6, r7
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f106 30ff 	add.w	r0, r6, #4294967295
 800025e:	f080 811f 	bcs.w	80004a0 <__udivmoddi4+0x298>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 811c 	bls.w	80004a0 <__udivmoddi4+0x298>
 8000268:	3e02      	subs	r6, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a5b      	subs	r3, r3, r1
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb3 f0f8 	udiv	r0, r3, r8
 8000274:	fb08 3310 	mls	r3, r8, r0, r3
 8000278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027c:	fb00 f707 	mul.w	r7, r0, r7
 8000280:	42a7      	cmp	r7, r4
 8000282:	d90a      	bls.n	800029a <__udivmoddi4+0x92>
 8000284:	eb1c 0404 	adds.w	r4, ip, r4
 8000288:	f100 33ff 	add.w	r3, r0, #4294967295
 800028c:	f080 810a 	bcs.w	80004a4 <__udivmoddi4+0x29c>
 8000290:	42a7      	cmp	r7, r4
 8000292:	f240 8107 	bls.w	80004a4 <__udivmoddi4+0x29c>
 8000296:	4464      	add	r4, ip
 8000298:	3802      	subs	r0, #2
 800029a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800029e:	1be4      	subs	r4, r4, r7
 80002a0:	2600      	movs	r6, #0
 80002a2:	b11d      	cbz	r5, 80002ac <__udivmoddi4+0xa4>
 80002a4:	40d4      	lsrs	r4, r2
 80002a6:	2300      	movs	r3, #0
 80002a8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ac:	4631      	mov	r1, r6
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0xc2>
 80002b6:	2d00      	cmp	r5, #0
 80002b8:	f000 80ef 	beq.w	800049a <__udivmoddi4+0x292>
 80002bc:	2600      	movs	r6, #0
 80002be:	e9c5 0100 	strd	r0, r1, [r5]
 80002c2:	4630      	mov	r0, r6
 80002c4:	4631      	mov	r1, r6
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	fab3 f683 	clz	r6, r3
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	d14a      	bne.n	8000368 <__udivmoddi4+0x160>
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xd4>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80f9 	bhi.w	80004ce <__udivmoddi4+0x2c6>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb61 0303 	sbc.w	r3, r1, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	469e      	mov	lr, r3
 80002e6:	2d00      	cmp	r5, #0
 80002e8:	d0e0      	beq.n	80002ac <__udivmoddi4+0xa4>
 80002ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80002ee:	e7dd      	b.n	80002ac <__udivmoddi4+0xa4>
 80002f0:	b902      	cbnz	r2, 80002f4 <__udivmoddi4+0xec>
 80002f2:	deff      	udf	#255	; 0xff
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f040 8092 	bne.w	8000422 <__udivmoddi4+0x21a>
 80002fe:	eba1 010c 	sub.w	r1, r1, ip
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2601      	movs	r6, #1
 800030c:	0c20      	lsrs	r0, r4, #16
 800030e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000312:	fb07 1113 	mls	r1, r7, r3, r1
 8000316:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800031a:	fb0e f003 	mul.w	r0, lr, r3
 800031e:	4288      	cmp	r0, r1
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x12c>
 8000322:	eb1c 0101 	adds.w	r1, ip, r1
 8000326:	f103 38ff 	add.w	r8, r3, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x12a>
 800032c:	4288      	cmp	r0, r1
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2c0>
 8000332:	4643      	mov	r3, r8
 8000334:	1a09      	subs	r1, r1, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb1 f0f7 	udiv	r0, r1, r7
 800033c:	fb07 1110 	mls	r1, r7, r0, r1
 8000340:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x156>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 31ff 	add.w	r1, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x154>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2ca>
 800035c:	4608      	mov	r0, r1
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000366:	e79c      	b.n	80002a2 <__udivmoddi4+0x9a>
 8000368:	f1c6 0720 	rsb	r7, r6, #32
 800036c:	40b3      	lsls	r3, r6
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa20 f407 	lsr.w	r4, r0, r7
 800037a:	fa01 f306 	lsl.w	r3, r1, r6
 800037e:	431c      	orrs	r4, r3
 8000380:	40f9      	lsrs	r1, r7
 8000382:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000386:	fa00 f306 	lsl.w	r3, r0, r6
 800038a:	fbb1 f8f9 	udiv	r8, r1, r9
 800038e:	0c20      	lsrs	r0, r4, #16
 8000390:	fa1f fe8c 	uxth.w	lr, ip
 8000394:	fb09 1118 	mls	r1, r9, r8, r1
 8000398:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800039c:	fb08 f00e 	mul.w	r0, r8, lr
 80003a0:	4288      	cmp	r0, r1
 80003a2:	fa02 f206 	lsl.w	r2, r2, r6
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b8>
 80003a8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2bc>
 80003b4:	4288      	cmp	r0, r1
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2bc>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4461      	add	r1, ip
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c8:	fb09 1110 	mls	r1, r9, r0, r1
 80003cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003d4:	458e      	cmp	lr, r1
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1e2>
 80003d8:	eb1c 0101 	adds.w	r1, ip, r1
 80003dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2b4>
 80003e2:	458e      	cmp	lr, r1
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2b4>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4461      	add	r1, ip
 80003ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003ee:	fba0 9402 	umull	r9, r4, r0, r2
 80003f2:	eba1 010e 	sub.w	r1, r1, lr
 80003f6:	42a1      	cmp	r1, r4
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46a6      	mov	lr, r4
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x2a4>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x2a0>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x212>
 8000402:	ebb3 0208 	subs.w	r2, r3, r8
 8000406:	eb61 010e 	sbc.w	r1, r1, lr
 800040a:	fa01 f707 	lsl.w	r7, r1, r7
 800040e:	fa22 f306 	lsr.w	r3, r2, r6
 8000412:	40f1      	lsrs	r1, r6
 8000414:	431f      	orrs	r7, r3
 8000416:	e9c5 7100 	strd	r7, r1, [r5]
 800041a:	2600      	movs	r6, #0
 800041c:	4631      	mov	r1, r6
 800041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000422:	f1c2 0320 	rsb	r3, r2, #32
 8000426:	40d8      	lsrs	r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa21 f303 	lsr.w	r3, r1, r3
 8000430:	4091      	lsls	r1, r2
 8000432:	4301      	orrs	r1, r0
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000440:	fb07 3610 	mls	r6, r7, r0, r3
 8000444:	0c0b      	lsrs	r3, r1, #16
 8000446:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800044a:	fb00 f60e 	mul.w	r6, r0, lr
 800044e:	429e      	cmp	r6, r3
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x260>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b8>
 8000460:	429e      	cmp	r6, r3
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b8>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1b9b      	subs	r3, r3, r6
 800046a:	b289      	uxth	r1, r1
 800046c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000470:	fb07 3316 	mls	r3, r7, r6, r3
 8000474:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000478:	fb06 f30e 	mul.w	r3, r6, lr
 800047c:	428b      	cmp	r3, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x28a>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f106 38ff 	add.w	r8, r6, #4294967295
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 800048a:	428b      	cmp	r3, r1
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800048e:	3e02      	subs	r6, #2
 8000490:	4461      	add	r1, ip
 8000492:	1ac9      	subs	r1, r1, r3
 8000494:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0x104>
 800049a:	462e      	mov	r6, r5
 800049c:	4628      	mov	r0, r5
 800049e:	e705      	b.n	80002ac <__udivmoddi4+0xa4>
 80004a0:	4606      	mov	r6, r0
 80004a2:	e6e3      	b.n	800026c <__udivmoddi4+0x64>
 80004a4:	4618      	mov	r0, r3
 80004a6:	e6f8      	b.n	800029a <__udivmoddi4+0x92>
 80004a8:	454b      	cmp	r3, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f8>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004b4:	3801      	subs	r0, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f8>
 80004b8:	4646      	mov	r6, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x28a>
 80004bc:	4620      	mov	r0, r4
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1e2>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x260>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b8>
 80004c8:	3b02      	subs	r3, #2
 80004ca:	4461      	add	r1, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x12c>
 80004ce:	4630      	mov	r0, r6
 80004d0:	e709      	b.n	80002e6 <__udivmoddi4+0xde>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x156>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <GFX_WriteLine>:
	}
}
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, ColorType color)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b08c      	sub	sp, #48	; 0x30
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	60f8      	str	r0, [r7, #12]
 80004e4:	60b9      	str	r1, [r7, #8]
 80004e6:	607a      	str	r2, [r7, #4]
 80004e8:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 80004ea:	683a      	ldr	r2, [r7, #0]
 80004ec:	68bb      	ldr	r3, [r7, #8]
 80004ee:	1ad3      	subs	r3, r2, r3
 80004f0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80004f4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80004f8:	6879      	ldr	r1, [r7, #4]
 80004fa:	68fb      	ldr	r3, [r7, #12]
 80004fc:	1acb      	subs	r3, r1, r3
 80004fe:	2b00      	cmp	r3, #0
 8000500:	bfb8      	it	lt
 8000502:	425b      	neglt	r3, r3
 8000504:	429a      	cmp	r2, r3
 8000506:	bfcc      	ite	gt
 8000508:	2301      	movgt	r3, #1
 800050a:	2300      	movle	r3, #0
 800050c:	b2db      	uxtb	r3, r3
 800050e:	857b      	strh	r3, [r7, #42]	; 0x2a

	    if (steep) {
 8000510:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8000514:	2b00      	cmp	r3, #0
 8000516:	d00b      	beq.n	8000530 <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	627b      	str	r3, [r7, #36]	; 0x24
 800051c:	68bb      	ldr	r3, [r7, #8]
 800051e:	60fb      	str	r3, [r7, #12]
 8000520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000522:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	623b      	str	r3, [r7, #32]
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	607b      	str	r3, [r7, #4]
 800052c:	6a3b      	ldr	r3, [r7, #32]
 800052e:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 8000530:	68fa      	ldr	r2, [r7, #12]
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	429a      	cmp	r2, r3
 8000536:	dd0b      	ble.n	8000550 <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	61fb      	str	r3, [r7, #28]
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	60fb      	str	r3, [r7, #12]
 8000540:	69fb      	ldr	r3, [r7, #28]
 8000542:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8000544:	68bb      	ldr	r3, [r7, #8]
 8000546:	61bb      	str	r3, [r7, #24]
 8000548:	683b      	ldr	r3, [r7, #0]
 800054a:	60bb      	str	r3, [r7, #8]
 800054c:	69bb      	ldr	r3, [r7, #24]
 800054e:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	b29a      	uxth	r2, r3
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	b29b      	uxth	r3, r3
 8000558:	1ad3      	subs	r3, r2, r3
 800055a:	b29b      	uxth	r3, r3
 800055c:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 800055e:	683a      	ldr	r2, [r7, #0]
 8000560:	68bb      	ldr	r3, [r7, #8]
 8000562:	1ad3      	subs	r3, r2, r3
 8000564:	2b00      	cmp	r3, #0
 8000566:	bfb8      	it	lt
 8000568:	425b      	neglt	r3, r3
 800056a:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 800056c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000570:	0fda      	lsrs	r2, r3, #31
 8000572:	4413      	add	r3, r2
 8000574:	105b      	asrs	r3, r3, #1
 8000576:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 8000578:	68ba      	ldr	r2, [r7, #8]
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	429a      	cmp	r2, r3
 800057e:	da02      	bge.n	8000586 <GFX_WriteLine+0xaa>
	        ystep = 1;
 8000580:	2301      	movs	r3, #1
 8000582:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8000584:	e02e      	b.n	80005e4 <GFX_WriteLine+0x108>
	    } else {
	        ystep = -1;
 8000586:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800058a:	85bb      	strh	r3, [r7, #44]	; 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 800058c:	e02a      	b.n	80005e4 <GFX_WriteLine+0x108>
	        if (steep) {
 800058e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8000592:	2b00      	cmp	r3, #0
 8000594:	d008      	beq.n	80005a8 <GFX_WriteLine+0xcc>
	        	GFX_DrawPixel(y_start, x_start, color);
 8000596:	68bb      	ldr	r3, [r7, #8]
 8000598:	b21b      	sxth	r3, r3
 800059a:	68fa      	ldr	r2, [r7, #12]
 800059c:	b211      	sxth	r1, r2
 800059e:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80005a0:	4618      	mov	r0, r3
 80005a2:	f000 fc6a 	bl	8000e7a <ILI9341_WritePixel>
 80005a6:	e007      	b.n	80005b8 <GFX_WriteLine+0xdc>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	b21b      	sxth	r3, r3
 80005ac:	68ba      	ldr	r2, [r7, #8]
 80005ae:	b211      	sxth	r1, r2
 80005b0:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80005b2:	4618      	mov	r0, r3
 80005b4:	f000 fc61 	bl	8000e7a <ILI9341_WritePixel>
	        }
	        err -= dy;
 80005b8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80005ba:	8abb      	ldrh	r3, [r7, #20]
 80005bc:	1ad3      	subs	r3, r2, r3
 80005be:	b29b      	uxth	r3, r3
 80005c0:	85fb      	strh	r3, [r7, #46]	; 0x2e
	        if (err < 0) {
 80005c2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	da09      	bge.n	80005de <GFX_WriteLine+0x102>
	            y_start += ystep;
 80005ca:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80005ce:	68ba      	ldr	r2, [r7, #8]
 80005d0:	4413      	add	r3, r2
 80005d2:	60bb      	str	r3, [r7, #8]
	            err += dx;
 80005d4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80005d6:	8afb      	ldrh	r3, [r7, #22]
 80005d8:	4413      	add	r3, r2
 80005da:	b29b      	uxth	r3, r3
 80005dc:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    for (; x_start<=x_end; x_start++) {
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	3301      	adds	r3, #1
 80005e2:	60fb      	str	r3, [r7, #12]
 80005e4:	68fa      	ldr	r2, [r7, #12]
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	ddd0      	ble.n	800058e <GFX_WriteLine+0xb2>
	        }
	    }
}
 80005ec:	bf00      	nop
 80005ee:	bf00      	nop
 80005f0:	3730      	adds	r7, #48	; 0x30
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}

080005f6 <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, ColorType color)
{
 80005f6:	b580      	push	{r7, lr}
 80005f8:	b086      	sub	sp, #24
 80005fa:	af02      	add	r7, sp, #8
 80005fc:	60f8      	str	r0, [r7, #12]
 80005fe:	60b9      	str	r1, [r7, #8]
 8000600:	607a      	str	r2, [r7, #4]
 8000602:	807b      	strh	r3, [r7, #2]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 8000604:	68ba      	ldr	r2, [r7, #8]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4413      	add	r3, r2
 800060a:	1e5a      	subs	r2, r3, #1
 800060c:	887b      	ldrh	r3, [r7, #2]
 800060e:	9300      	str	r3, [sp, #0]
 8000610:	4613      	mov	r3, r2
 8000612:	68fa      	ldr	r2, [r7, #12]
 8000614:	68b9      	ldr	r1, [r7, #8]
 8000616:	68f8      	ldr	r0, [r7, #12]
 8000618:	f7ff ff60 	bl	80004dc <GFX_WriteLine>
}
 800061c:	bf00      	nop
 800061e:	3710      	adds	r7, #16
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}

08000624 <GFX_DrawFillRectangle>:

}
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, ColorType color)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b086      	sub	sp, #24
 8000628:	af00      	add	r7, sp, #0
 800062a:	60f8      	str	r0, [r7, #12]
 800062c:	60b9      	str	r1, [r7, #8]
 800062e:	4611      	mov	r1, r2
 8000630:	461a      	mov	r2, r3
 8000632:	460b      	mov	r3, r1
 8000634:	80fb      	strh	r3, [r7, #6]
 8000636:	4613      	mov	r3, r2
 8000638:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	617b      	str	r3, [r7, #20]
 800063e:	e008      	b.n	8000652 <GFX_DrawFillRectangle+0x2e>
    	GFX_DrawFastVLine(i, y, h, color);
 8000640:	88ba      	ldrh	r2, [r7, #4]
 8000642:	8c3b      	ldrh	r3, [r7, #32]
 8000644:	68b9      	ldr	r1, [r7, #8]
 8000646:	6978      	ldr	r0, [r7, #20]
 8000648:	f7ff ffd5 	bl	80005f6 <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 800064c:	697b      	ldr	r3, [r7, #20]
 800064e:	3301      	adds	r3, #1
 8000650:	617b      	str	r3, [r7, #20]
 8000652:	88fa      	ldrh	r2, [r7, #6]
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	4413      	add	r3, r2
 8000658:	697a      	ldr	r2, [r7, #20]
 800065a:	429a      	cmp	r2, r3
 800065c:	dbf0      	blt.n	8000640 <GFX_DrawFillRectangle+0x1c>
    }

}
 800065e:	bf00      	nop
 8000660:	bf00      	nop
 8000662:	3718      	adds	r7, #24
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <DisplayInit>:

// Display Init
void DisplayInit(T7Display* Display, uint8_t N_Digits, DisplayType_t N_Segments, uint16_t X_position, uint16_t Y_position,
		 uint16_t B_Ground_Color, uint16_t Seg_ON_Color, uint16_t Seg_OFF_Color)

{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
 8000670:	4608      	mov	r0, r1
 8000672:	4611      	mov	r1, r2
 8000674:	461a      	mov	r2, r3
 8000676:	4603      	mov	r3, r0
 8000678:	70fb      	strb	r3, [r7, #3]
 800067a:	460b      	mov	r3, r1
 800067c:	70bb      	strb	r3, [r7, #2]
 800067e:	4613      	mov	r3, r2
 8000680:	803b      	strh	r3, [r7, #0]
  if (N_Digits > 8)
 8000682:	78fb      	ldrb	r3, [r7, #3]
 8000684:	2b08      	cmp	r3, #8
 8000686:	d901      	bls.n	800068c <DisplayInit+0x24>
    {
      N_Digits = 8;
 8000688:	2308      	movs	r3, #8
 800068a:	70fb      	strb	r3, [r7, #3]
    }
  if (N_Digits < 1)
 800068c:	78fb      	ldrb	r3, [r7, #3]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d101      	bne.n	8000696 <DisplayInit+0x2e>
    {
      N_Digits = 1;
 8000692:	2301      	movs	r3, #1
 8000694:	70fb      	strb	r3, [r7, #3]
    }
  Display->N_Digits = N_Digits; // Set initial size of display
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	78fa      	ldrb	r2, [r7, #3]
 800069a:	701a      	strb	r2, [r3, #0]
  Display->N_Segments = N_Segments;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	78ba      	ldrb	r2, [r7, #2]
 80006a0:	705a      	strb	r2, [r3, #1]
  Display->X_position = X_position;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	883a      	ldrh	r2, [r7, #0]
 80006a6:	805a      	strh	r2, [r3, #2]
  Display->Y_position = Y_position;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	8a3a      	ldrh	r2, [r7, #16]
 80006ac:	809a      	strh	r2, [r3, #4]
  Display->B_Ground_Color = B_Ground_Color; //
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	8aba      	ldrh	r2, [r7, #20]
 80006b2:	80da      	strh	r2, [r3, #6]
  Display->Seg_ON_Color = Seg_ON_Color; //
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	8b3a      	ldrh	r2, [r7, #24]
 80006b8:	811a      	strh	r2, [r3, #8]
  Display->Seg_OFF_Color = Seg_OFF_Color; //
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	8bba      	ldrh	r2, [r7, #28]
 80006be:	815a      	strh	r2, [r3, #10]
  //Display->SEG7_buf[N_Digits];	// =	{ 0, 0, 0, 0, 0, 0, 0, 0 }; //Buffer
  SEG7_make_display (Display);
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	f000 f966 	bl	8000992 <SEG7_make_display>
}
 80006c6:	bf00      	nop
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
	...

080006d0 <DisplaySetColor>:

void DisplaySetColor(T7Display* Display,  uint8_t Seg_ON_Color)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	460b      	mov	r3, r1
 80006da:	70fb      	strb	r3, [r7, #3]
  Display->Seg_ON_Color = Colors[Seg_ON_Color]; //
 80006dc:	78fb      	ldrb	r3, [r7, #3]
 80006de:	4a05      	ldr	r2, [pc, #20]	; (80006f4 <DisplaySetColor+0x24>)
 80006e0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	811a      	strh	r2, [r3, #8]
}
 80006e8:	bf00      	nop
 80006ea:	370c      	adds	r7, #12
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr
 80006f4:	08002cf4 	.word	0x08002cf4

080006f8 <DisplayGetColor>:

uint16_t DisplayGetColor(T7Display* Display)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  return Display->Seg_ON_Color;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	891b      	ldrh	r3, [r3, #8]
}
 8000704:	4618      	mov	r0, r3
 8000706:	370c      	adds	r7, #12
 8000708:	46bd      	mov	sp, r7
 800070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070e:	4770      	bx	lr

08000710 <SEG7_print_display>:
	  { 13, 25, 5, 18 },	//segment L
	  { 6, 27, 7, 16 }	//segment M
    };

void SEG7_print_display (T7Display* Display, uint8_t mesage)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
 8000718:	460b      	mov	r3, r1
 800071a:	70fb      	strb	r3, [r7, #3]
  uint8_t i;
  uint16_t segments;
  char CHR;
    for (i = 0; i < Display->N_Digits; i++)
 800071c:	2300      	movs	r3, #0
 800071e:	73fb      	strb	r3, [r7, #15]
 8000720:	e03d      	b.n	800079e <SEG7_print_display+0x8e>
      {
        CHR = ColorsNames[mesage][i];
 8000722:	78fa      	ldrb	r2, [r7, #3]
 8000724:	7bf9      	ldrb	r1, [r7, #15]
 8000726:	4823      	ldr	r0, [pc, #140]	; (80007b4 <SEG7_print_display+0xa4>)
 8000728:	4613      	mov	r3, r2
 800072a:	00db      	lsls	r3, r3, #3
 800072c:	4413      	add	r3, r2
 800072e:	4403      	add	r3, r0
 8000730:	440b      	add	r3, r1
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	72fb      	strb	r3, [r7, #11]
	if (CHR > 'Z')				//change to capitals
 8000736:	7afb      	ldrb	r3, [r7, #11]
 8000738:	2b5a      	cmp	r3, #90	; 0x5a
 800073a:	d902      	bls.n	8000742 <SEG7_print_display+0x32>
          {
            CHR -= 0x20;
 800073c:	7afb      	ldrb	r3, [r7, #11]
 800073e:	3b20      	subs	r3, #32
 8000740:	72fb      	strb	r3, [r7, #11]
          }
	if (CHR > '/' && CHR < ':')		//digits
 8000742:	7afb      	ldrb	r3, [r7, #11]
 8000744:	2b2f      	cmp	r3, #47	; 0x2f
 8000746:	d908      	bls.n	800075a <SEG7_print_display+0x4a>
 8000748:	7afb      	ldrb	r3, [r7, #11]
 800074a:	2b39      	cmp	r3, #57	; 0x39
 800074c:	d805      	bhi.n	800075a <SEG7_print_display+0x4a>
          {
            segments = HEX7SEG[CHR-'0'];
 800074e:	7afb      	ldrb	r3, [r7, #11]
 8000750:	3b30      	subs	r3, #48	; 0x30
 8000752:	4a19      	ldr	r2, [pc, #100]	; (80007b8 <SEG7_print_display+0xa8>)
 8000754:	5cd3      	ldrb	r3, [r2, r3]
 8000756:	81bb      	strh	r3, [r7, #12]
 8000758:	e018      	b.n	800078c <SEG7_print_display+0x7c>
          }
	else if (CHR > '@' && CHR < '[')	//letters
 800075a:	7afb      	ldrb	r3, [r7, #11]
 800075c:	2b40      	cmp	r3, #64	; 0x40
 800075e:	d913      	bls.n	8000788 <SEG7_print_display+0x78>
 8000760:	7afb      	ldrb	r3, [r7, #11]
 8000762:	2b5a      	cmp	r3, #90	; 0x5a
 8000764:	d810      	bhi.n	8000788 <SEG7_print_display+0x78>
	  {
	    if (Display->N_Segments == N_SEGMENTS14)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	785b      	ldrb	r3, [r3, #1]
 800076a:	2b01      	cmp	r3, #1
 800076c:	d106      	bne.n	800077c <SEG7_print_display+0x6c>
	      {
		segments = CHR14SEG[CHR-'A'];
 800076e:	7afb      	ldrb	r3, [r7, #11]
 8000770:	3b41      	subs	r3, #65	; 0x41
 8000772:	4a12      	ldr	r2, [pc, #72]	; (80007bc <SEG7_print_display+0xac>)
 8000774:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000778:	81bb      	strh	r3, [r7, #12]
	    if (Display->N_Segments == N_SEGMENTS14)
 800077a:	e007      	b.n	800078c <SEG7_print_display+0x7c>
	      }
	    else
	      {
		segments = CHR7SEG[CHR-'A'];
 800077c:	7afb      	ldrb	r3, [r7, #11]
 800077e:	3b41      	subs	r3, #65	; 0x41
 8000780:	4a0f      	ldr	r2, [pc, #60]	; (80007c0 <SEG7_print_display+0xb0>)
 8000782:	5cd3      	ldrb	r3, [r2, r3]
 8000784:	81bb      	strh	r3, [r7, #12]
	    if (Display->N_Segments == N_SEGMENTS14)
 8000786:	e001      	b.n	800078c <SEG7_print_display+0x7c>
	      }

	  }
	else segments = 0;
 8000788:	2300      	movs	r3, #0
 800078a:	81bb      	strh	r3, [r7, #12]
	SEG7_write_display(Display, i, segments);
 800078c:	89ba      	ldrh	r2, [r7, #12]
 800078e:	7bfb      	ldrb	r3, [r7, #15]
 8000790:	4619      	mov	r1, r3
 8000792:	6878      	ldr	r0, [r7, #4]
 8000794:	f000 f8c2 	bl	800091c <SEG7_write_display>
    for (i = 0; i < Display->N_Digits; i++)
 8000798:	7bfb      	ldrb	r3, [r7, #15]
 800079a:	3301      	adds	r3, #1
 800079c:	73fb      	strb	r3, [r7, #15]
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	7bfa      	ldrb	r2, [r7, #15]
 80007a4:	429a      	cmp	r2, r3
 80007a6:	d3bc      	bcc.n	8000722 <SEG7_print_display+0x12>
//	      }
//	  }
//	Display->SEG7_buf[i] = segments;
      }

}
 80007a8:	bf00      	nop
 80007aa:	bf00      	nop
 80007ac:	3710      	adds	r7, #16
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	08002d1c 	.word	0x08002d1c
 80007b8:	08002dc8 	.word	0x08002dc8
 80007bc:	08002df4 	.word	0x08002df4
 80007c0:	08002dd8 	.word	0x08002dd8

080007c4 <SEG7_print_ASCII>:

void SEG7_print_ASCII (T7Display* Display, uint8_t start, char* message)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b086      	sub	sp, #24
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	460b      	mov	r3, r1
 80007ce:	607a      	str	r2, [r7, #4]
 80007d0:	72fb      	strb	r3, [r7, #11]
  uint8_t i;	//pointer of digit on display
  uint8_t j;	//pointer of message character

  uint16_t segments;
  char CHR;
    for (i = start, j = 0; i <= Display->N_Digits; i++ , j++)
 80007d2:	7afb      	ldrb	r3, [r7, #11]
 80007d4:	75fb      	strb	r3, [r7, #23]
 80007d6:	2300      	movs	r3, #0
 80007d8:	75bb      	strb	r3, [r7, #22]
 80007da:	e05b      	b.n	8000894 <SEG7_print_ASCII+0xd0>
      {
        CHR = message[j];
 80007dc:	7dbb      	ldrb	r3, [r7, #22]
 80007de:	687a      	ldr	r2, [r7, #4]
 80007e0:	4413      	add	r3, r2
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	74fb      	strb	r3, [r7, #19]
        if ((CHR == '.') && (i > 0))
 80007e6:	7cfb      	ldrb	r3, [r7, #19]
 80007e8:	2b2e      	cmp	r3, #46	; 0x2e
 80007ea:	d11c      	bne.n	8000826 <SEG7_print_ASCII+0x62>
 80007ec:	7dfb      	ldrb	r3, [r7, #23]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d019      	beq.n	8000826 <SEG7_print_ASCII+0x62>
            {
	      Display->SEG7_buf[i- 1] |= SEGMENT_DOT;
 80007f2:	7dfb      	ldrb	r3, [r7, #23]
 80007f4:	3b01      	subs	r3, #1
 80007f6:	68fa      	ldr	r2, [r7, #12]
 80007f8:	3304      	adds	r3, #4
 80007fa:	005b      	lsls	r3, r3, #1
 80007fc:	4413      	add	r3, r2
 80007fe:	889a      	ldrh	r2, [r3, #4]
 8000800:	7dfb      	ldrb	r3, [r7, #23]
 8000802:	3b01      	subs	r3, #1
 8000804:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000808:	b291      	uxth	r1, r2
 800080a:	68fa      	ldr	r2, [r7, #12]
 800080c:	3304      	adds	r3, #4
 800080e:	005b      	lsls	r3, r3, #1
 8000810:	4413      	add	r3, r2
 8000812:	460a      	mov	r2, r1
 8000814:	809a      	strh	r2, [r3, #4]
	      j++;
 8000816:	7dbb      	ldrb	r3, [r7, #22]
 8000818:	3301      	adds	r3, #1
 800081a:	75bb      	strb	r3, [r7, #22]
	      CHR = message[j];
 800081c:	7dbb      	ldrb	r3, [r7, #22]
 800081e:	687a      	ldr	r2, [r7, #4]
 8000820:	4413      	add	r3, r2
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	74fb      	strb	r3, [r7, #19]
            }

	if (CHR > 'Z')				//change to capitals
 8000826:	7cfb      	ldrb	r3, [r7, #19]
 8000828:	2b5a      	cmp	r3, #90	; 0x5a
 800082a:	d902      	bls.n	8000832 <SEG7_print_ASCII+0x6e>
          {
            CHR -= 0x20;
 800082c:	7cfb      	ldrb	r3, [r7, #19]
 800082e:	3b20      	subs	r3, #32
 8000830:	74fb      	strb	r3, [r7, #19]
          }
        if (CHR > '/' && CHR < ':')		//digits
 8000832:	7cfb      	ldrb	r3, [r7, #19]
 8000834:	2b2f      	cmp	r3, #47	; 0x2f
 8000836:	d908      	bls.n	800084a <SEG7_print_ASCII+0x86>
 8000838:	7cfb      	ldrb	r3, [r7, #19]
 800083a:	2b39      	cmp	r3, #57	; 0x39
 800083c:	d805      	bhi.n	800084a <SEG7_print_ASCII+0x86>
          {
            segments = HEX7SEG[CHR-'0'];
 800083e:	7cfb      	ldrb	r3, [r7, #19]
 8000840:	3b30      	subs	r3, #48	; 0x30
 8000842:	4a19      	ldr	r2, [pc, #100]	; (80008a8 <SEG7_print_ASCII+0xe4>)
 8000844:	5cd3      	ldrb	r3, [r2, r3]
 8000846:	82bb      	strh	r3, [r7, #20]
 8000848:	e018      	b.n	800087c <SEG7_print_ASCII+0xb8>
          }
	else if (CHR > '@' && CHR < '[')	//letters
 800084a:	7cfb      	ldrb	r3, [r7, #19]
 800084c:	2b40      	cmp	r3, #64	; 0x40
 800084e:	d913      	bls.n	8000878 <SEG7_print_ASCII+0xb4>
 8000850:	7cfb      	ldrb	r3, [r7, #19]
 8000852:	2b5a      	cmp	r3, #90	; 0x5a
 8000854:	d810      	bhi.n	8000878 <SEG7_print_ASCII+0xb4>
	  {
	    if (Display->N_Segments == N_SEGMENTS14)
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	785b      	ldrb	r3, [r3, #1]
 800085a:	2b01      	cmp	r3, #1
 800085c:	d106      	bne.n	800086c <SEG7_print_ASCII+0xa8>
	      {
		segments = CHR14SEG[CHR - 'A'];
 800085e:	7cfb      	ldrb	r3, [r7, #19]
 8000860:	3b41      	subs	r3, #65	; 0x41
 8000862:	4a12      	ldr	r2, [pc, #72]	; (80008ac <SEG7_print_ASCII+0xe8>)
 8000864:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000868:	82bb      	strh	r3, [r7, #20]
	    if (Display->N_Segments == N_SEGMENTS14)
 800086a:	e007      	b.n	800087c <SEG7_print_ASCII+0xb8>
	      }
	    else
	      {
		segments = CHR7SEG[CHR - 'A'];
 800086c:	7cfb      	ldrb	r3, [r7, #19]
 800086e:	3b41      	subs	r3, #65	; 0x41
 8000870:	4a0f      	ldr	r2, [pc, #60]	; (80008b0 <SEG7_print_ASCII+0xec>)
 8000872:	5cd3      	ldrb	r3, [r2, r3]
 8000874:	82bb      	strh	r3, [r7, #20]
	    if (Display->N_Segments == N_SEGMENTS14)
 8000876:	e001      	b.n	800087c <SEG7_print_ASCII+0xb8>
	      }

	  }
	else segments = 0;
 8000878:	2300      	movs	r3, #0
 800087a:	82bb      	strh	r3, [r7, #20]
	SEG7_write_display(Display, i, segments);
 800087c:	8aba      	ldrh	r2, [r7, #20]
 800087e:	7dfb      	ldrb	r3, [r7, #23]
 8000880:	4619      	mov	r1, r3
 8000882:	68f8      	ldr	r0, [r7, #12]
 8000884:	f000 f84a 	bl	800091c <SEG7_write_display>
    for (i = start, j = 0; i <= Display->N_Digits; i++ , j++)
 8000888:	7dfb      	ldrb	r3, [r7, #23]
 800088a:	3301      	adds	r3, #1
 800088c:	75fb      	strb	r3, [r7, #23]
 800088e:	7dbb      	ldrb	r3, [r7, #22]
 8000890:	3301      	adds	r3, #1
 8000892:	75bb      	strb	r3, [r7, #22]
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	7dfa      	ldrb	r2, [r7, #23]
 800089a:	429a      	cmp	r2, r3
 800089c:	d99e      	bls.n	80007dc <SEG7_print_ASCII+0x18>
      }

}
 800089e:	bf00      	nop
 80008a0:	bf00      	nop
 80008a2:	3718      	adds	r7, #24
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	08002dc8 	.word	0x08002dc8
 80008ac:	08002df4 	.word	0x08002df4
 80008b0:	08002dd8 	.word	0x08002dd8

080008b4 <SEG7_HEX_display>:

void SEG7_HEX_display (T7Display* Display, uint16_t value)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	460b      	mov	r3, r1
 80008be:	807b      	strh	r3, [r7, #2]
  uint8_t i;
  uint8_t segments;
  uint8_t HEX;
  for (i = 0; i < Display->N_Digits; i++)
 80008c0:	2300      	movs	r3, #0
 80008c2:	73fb      	strb	r3, [r7, #15]
 80008c4:	e01c      	b.n	8000900 <SEG7_HEX_display+0x4c>
    {
      HEX = (value >> 4 * i) & 0x0f;
 80008c6:	887a      	ldrh	r2, [r7, #2]
 80008c8:	7bfb      	ldrb	r3, [r7, #15]
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	fa42 f303 	asr.w	r3, r2, r3
 80008d0:	b2db      	uxtb	r3, r3
 80008d2:	f003 030f 	and.w	r3, r3, #15
 80008d6:	73bb      	strb	r3, [r7, #14]
      segments = HEX7SEG[HEX];
 80008d8:	7bbb      	ldrb	r3, [r7, #14]
 80008da:	4a0f      	ldr	r2, [pc, #60]	; (8000918 <SEG7_HEX_display+0x64>)
 80008dc:	5cd3      	ldrb	r3, [r2, r3]
 80008de:	737b      	strb	r3, [r7, #13]
      SEG7_write_display(Display, (Display->N_Digits -1 - i), segments);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	781a      	ldrb	r2, [r3, #0]
 80008e4:	7bfb      	ldrb	r3, [r7, #15]
 80008e6:	1ad3      	subs	r3, r2, r3
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	3b01      	subs	r3, #1
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	7b7a      	ldrb	r2, [r7, #13]
 80008f0:	b292      	uxth	r2, r2
 80008f2:	4619      	mov	r1, r3
 80008f4:	6878      	ldr	r0, [r7, #4]
 80008f6:	f000 f811 	bl	800091c <SEG7_write_display>
  for (i = 0; i < Display->N_Digits; i++)
 80008fa:	7bfb      	ldrb	r3, [r7, #15]
 80008fc:	3301      	adds	r3, #1
 80008fe:	73fb      	strb	r3, [r7, #15]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	7bfa      	ldrb	r2, [r7, #15]
 8000906:	429a      	cmp	r2, r3
 8000908:	d3dd      	bcc.n	80008c6 <SEG7_HEX_display+0x12>
//      		segments |= 0x300;	//segments G1 and G2
//      	      }
//      	  }
//      Display->SEG7_buf[Display->N_Digits -1 - i] = segments;
    }
  SEG7_draw_display (Display);
 800090a:	6878      	ldr	r0, [r7, #4]
 800090c:	f000 f828 	bl	8000960 <SEG7_draw_display>
}
 8000910:	bf00      	nop
 8000912:	3710      	adds	r7, #16
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	08002dc8 	.word	0x08002dc8

0800091c <SEG7_write_display>:

void SEG7_write_display(T7Display* Display, uint8_t digit, uint16_t segments)
{
 800091c:	b480      	push	{r7}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
 8000924:	460b      	mov	r3, r1
 8000926:	70fb      	strb	r3, [r7, #3]
 8000928:	4613      	mov	r3, r2
 800092a:	803b      	strh	r3, [r7, #0]
  if (Display->N_Segments == N_SEGMENTS14)	//If display type 14-segments set G1 and G2 instead of G
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	785b      	ldrb	r3, [r3, #1]
 8000930:	2b01      	cmp	r3, #1
 8000932:	d108      	bne.n	8000946 <SEG7_write_display+0x2a>
  	  {
  	    if (segments & 0x40)	//segment G
 8000934:	883b      	ldrh	r3, [r7, #0]
 8000936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800093a:	2b00      	cmp	r3, #0
 800093c:	d003      	beq.n	8000946 <SEG7_write_display+0x2a>
  	      {
  		segments |= 0x300;	//segments G1 and G2
 800093e:	883b      	ldrh	r3, [r7, #0]
 8000940:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000944:	803b      	strh	r3, [r7, #0]
  	      }
  	  }
  Display->SEG7_buf[digit] = segments;	//DOT,G,F,E,D,C,B,A or M,L,K,J,I,H,G2,G1,DOT,G,F,E,D,C,B,A
 8000946:	78fb      	ldrb	r3, [r7, #3]
 8000948:	687a      	ldr	r2, [r7, #4]
 800094a:	3304      	adds	r3, #4
 800094c:	005b      	lsls	r3, r3, #1
 800094e:	4413      	add	r3, r2
 8000950:	883a      	ldrh	r2, [r7, #0]
 8000952:	809a      	strh	r2, [r3, #4]
}
 8000954:	bf00      	nop
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <SEG7_draw_display>:

void SEG7_draw_display (T7Display* Display)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  uint8_t digit;
  for (digit = 0; digit < Display->N_Digits; digit++)
 8000968:	2300      	movs	r3, #0
 800096a:	73fb      	strb	r3, [r7, #15]
 800096c:	e007      	b.n	800097e <SEG7_draw_display+0x1e>
    {
      SEG7_draw_digit(Display, digit);
 800096e:	7bfb      	ldrb	r3, [r7, #15]
 8000970:	4619      	mov	r1, r3
 8000972:	6878      	ldr	r0, [r7, #4]
 8000974:	f000 f874 	bl	8000a60 <SEG7_draw_digit>
  for (digit = 0; digit < Display->N_Digits; digit++)
 8000978:	7bfb      	ldrb	r3, [r7, #15]
 800097a:	3301      	adds	r3, #1
 800097c:	73fb      	strb	r3, [r7, #15]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	7bfa      	ldrb	r2, [r7, #15]
 8000984:	429a      	cmp	r2, r3
 8000986:	d3f2      	bcc.n	800096e <SEG7_draw_display+0xe>
    }
}
 8000988:	bf00      	nop
 800098a:	bf00      	nop
 800098c:	3710      	adds	r7, #16
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <SEG7_make_display>:

void SEG7_make_display (T7Display* Display)
{
 8000992:	b580      	push	{r7, lr}
 8000994:	b086      	sub	sp, #24
 8000996:	af02      	add	r7, sp, #8
 8000998:	6078      	str	r0, [r7, #4]
  GFX_DrawFillRectangle (Display->Y_position, Display->X_position, (SEG7_DIGIT_HIGH + 2 * SEG7_HIGH_SP),
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	889b      	ldrh	r3, [r3, #4]
 800099e:	4618      	mov	r0, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	885b      	ldrh	r3, [r3, #2]
 80009a4:	4619      	mov	r1, r3
			 (Display->N_Digits * SEG7_DIGIT_WIDTH), Display->B_Ground_Color);
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	781b      	ldrb	r3, [r3, #0]
  GFX_DrawFillRectangle (Display->Y_position, Display->X_position, (SEG7_DIGIT_HIGH + 2 * SEG7_HIGH_SP),
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	461a      	mov	r2, r3
 80009ae:	0092      	lsls	r2, r2, #2
 80009b0:	4413      	add	r3, r2
 80009b2:	00db      	lsls	r3, r3, #3
 80009b4:	b29a      	uxth	r2, r3
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	88db      	ldrh	r3, [r3, #6]
 80009ba:	9300      	str	r3, [sp, #0]
 80009bc:	4613      	mov	r3, r2
 80009be:	2246      	movs	r2, #70	; 0x46
 80009c0:	f7ff fe30 	bl	8000624 <GFX_DrawFillRectangle>
  uint8_t i, j;
  for (i = 0; i < Display->N_Digits; i++)
 80009c4:	2300      	movs	r3, #0
 80009c6:	73fb      	strb	r3, [r7, #15]
 80009c8:	e023      	b.n	8000a12 <SEG7_make_display+0x80>
    {
      for (j = 0; j < (8 * ((Display->N_Segments == N_SEGMENTS14)+1)); j++)		// All segments on all digits
 80009ca:	2300      	movs	r3, #0
 80009cc:	73bb      	strb	r3, [r7, #14]
 80009ce:	e013      	b.n	80009f8 <SEG7_make_display+0x66>
	{
	  if ((Display->N_Segments == N_SEGMENTS14) && j == 6)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	785b      	ldrb	r3, [r3, #1]
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d105      	bne.n	80009e4 <SEG7_make_display+0x52>
 80009d8:	7bbb      	ldrb	r3, [r7, #14]
 80009da:	2b06      	cmp	r3, #6
 80009dc:	d102      	bne.n	80009e4 <SEG7_make_display+0x52>
	    {
	      j++;
 80009de:	7bbb      	ldrb	r3, [r7, #14]
 80009e0:	3301      	adds	r3, #1
 80009e2:	73bb      	strb	r3, [r7, #14]
	    }
	  SEG7_draw_segment (Display, i, j, Display->Seg_OFF_Color);
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	895b      	ldrh	r3, [r3, #10]
 80009e8:	7bba      	ldrb	r2, [r7, #14]
 80009ea:	7bf9      	ldrb	r1, [r7, #15]
 80009ec:	6878      	ldr	r0, [r7, #4]
 80009ee:	f000 f87b 	bl	8000ae8 <SEG7_draw_segment>
      for (j = 0; j < (8 * ((Display->N_Segments == N_SEGMENTS14)+1)); j++)		// All segments on all digits
 80009f2:	7bbb      	ldrb	r3, [r7, #14]
 80009f4:	3301      	adds	r3, #1
 80009f6:	73bb      	strb	r3, [r7, #14]
 80009f8:	7bbb      	ldrb	r3, [r7, #14]
 80009fa:	687a      	ldr	r2, [r7, #4]
 80009fc:	7852      	ldrb	r2, [r2, #1]
 80009fe:	2a01      	cmp	r2, #1
 8000a00:	d101      	bne.n	8000a06 <SEG7_make_display+0x74>
 8000a02:	2210      	movs	r2, #16
 8000a04:	e000      	b.n	8000a08 <SEG7_make_display+0x76>
 8000a06:	2208      	movs	r2, #8
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	dce1      	bgt.n	80009d0 <SEG7_make_display+0x3e>
  for (i = 0; i < Display->N_Digits; i++)
 8000a0c:	7bfb      	ldrb	r3, [r7, #15]
 8000a0e:	3301      	adds	r3, #1
 8000a10:	73fb      	strb	r3, [r7, #15]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	7bfa      	ldrb	r2, [r7, #15]
 8000a18:	429a      	cmp	r2, r3
 8000a1a:	d3d6      	bcc.n	80009ca <SEG7_make_display+0x38>
	}
    }

}
 8000a1c:	bf00      	nop
 8000a1e:	bf00      	nop
 8000a20:	3710      	adds	r7, #16
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <SEG7_clr_display>:

void SEG7_clr_display(T7Display* Display)
{
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b084      	sub	sp, #16
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	6078      	str	r0, [r7, #4]
  uint8_t i;
  for (i = 0; i < Display->N_Digits; i++)
 8000a2e:	2300      	movs	r3, #0
 8000a30:	73fb      	strb	r3, [r7, #15]
 8000a32:	e009      	b.n	8000a48 <SEG7_clr_display+0x22>
    {
      Display->SEG7_buf[i] = 0;
 8000a34:	7bfb      	ldrb	r3, [r7, #15]
 8000a36:	687a      	ldr	r2, [r7, #4]
 8000a38:	3304      	adds	r3, #4
 8000a3a:	005b      	lsls	r3, r3, #1
 8000a3c:	4413      	add	r3, r2
 8000a3e:	2200      	movs	r2, #0
 8000a40:	809a      	strh	r2, [r3, #4]
  for (i = 0; i < Display->N_Digits; i++)
 8000a42:	7bfb      	ldrb	r3, [r7, #15]
 8000a44:	3301      	adds	r3, #1
 8000a46:	73fb      	strb	r3, [r7, #15]
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	7bfa      	ldrb	r2, [r7, #15]
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	d3f0      	bcc.n	8000a34 <SEG7_clr_display+0xe>
    }
  SEG7_draw_display(Display);
 8000a52:	6878      	ldr	r0, [r7, #4]
 8000a54:	f7ff ff84 	bl	8000960 <SEG7_draw_display>
}
 8000a58:	bf00      	nop
 8000a5a:	3710      	adds	r7, #16
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <SEG7_draw_digit>:

void SEG7_draw_digit (T7Display* Display, uint8_t digit)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b084      	sub	sp, #16
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
 8000a68:	460b      	mov	r3, r1
 8000a6a:	70fb      	strb	r3, [r7, #3]
  uint16_t digit_to_draw = Display->SEG7_buf[digit];
 8000a6c:	78fb      	ldrb	r3, [r7, #3]
 8000a6e:	687a      	ldr	r2, [r7, #4]
 8000a70:	3304      	adds	r3, #4
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	4413      	add	r3, r2
 8000a76:	889b      	ldrh	r3, [r3, #4]
 8000a78:	81bb      	strh	r3, [r7, #12]
//  uint8_t segment_to_draw;
  uint8_t i;
  for (i = 0; i < (8 * ((Display->N_Segments == N_SEGMENTS14) + 1 )); i++)
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	73fb      	strb	r3, [r7, #15]
 8000a7e:	e023      	b.n	8000ac8 <SEG7_draw_digit+0x68>
    {
      if ((Display->N_Segments == N_SEGMENTS14) && i == 6)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	785b      	ldrb	r3, [r3, #1]
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d105      	bne.n	8000a94 <SEG7_draw_digit+0x34>
 8000a88:	7bfb      	ldrb	r3, [r7, #15]
 8000a8a:	2b06      	cmp	r3, #6
 8000a8c:	d102      	bne.n	8000a94 <SEG7_draw_digit+0x34>
      	    {
      	      i++;	//don't draw segment G
 8000a8e:	7bfb      	ldrb	r3, [r7, #15]
 8000a90:	3301      	adds	r3, #1
 8000a92:	73fb      	strb	r3, [r7, #15]
      	    }

      if (digit_to_draw & 1 << i)
 8000a94:	89ba      	ldrh	r2, [r7, #12]
 8000a96:	7bfb      	ldrb	r3, [r7, #15]
 8000a98:	fa42 f303 	asr.w	r3, r2, r3
 8000a9c:	f003 0301 	and.w	r3, r3, #1
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d007      	beq.n	8000ab4 <SEG7_draw_digit+0x54>
	{
	  SEG7_draw_segment (Display, digit, i, Display->Seg_ON_Color);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	891b      	ldrh	r3, [r3, #8]
 8000aa8:	7bfa      	ldrb	r2, [r7, #15]
 8000aaa:	78f9      	ldrb	r1, [r7, #3]
 8000aac:	6878      	ldr	r0, [r7, #4]
 8000aae:	f000 f81b 	bl	8000ae8 <SEG7_draw_segment>
 8000ab2:	e006      	b.n	8000ac2 <SEG7_draw_digit+0x62>
	}
      else
	{
	  SEG7_draw_segment (Display, digit, i, Display->Seg_OFF_Color);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	895b      	ldrh	r3, [r3, #10]
 8000ab8:	7bfa      	ldrb	r2, [r7, #15]
 8000aba:	78f9      	ldrb	r1, [r7, #3]
 8000abc:	6878      	ldr	r0, [r7, #4]
 8000abe:	f000 f813 	bl	8000ae8 <SEG7_draw_segment>
  for (i = 0; i < (8 * ((Display->N_Segments == N_SEGMENTS14) + 1 )); i++)
 8000ac2:	7bfb      	ldrb	r3, [r7, #15]
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	73fb      	strb	r3, [r7, #15]
 8000ac8:	7bfb      	ldrb	r3, [r7, #15]
 8000aca:	687a      	ldr	r2, [r7, #4]
 8000acc:	7852      	ldrb	r2, [r2, #1]
 8000ace:	2a01      	cmp	r2, #1
 8000ad0:	d101      	bne.n	8000ad6 <SEG7_draw_digit+0x76>
 8000ad2:	2210      	movs	r2, #16
 8000ad4:	e000      	b.n	8000ad8 <SEG7_draw_digit+0x78>
 8000ad6:	2208      	movs	r2, #8
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	dcd1      	bgt.n	8000a80 <SEG7_draw_digit+0x20>
	}
    }
}
 8000adc:	bf00      	nop
 8000ade:	bf00      	nop
 8000ae0:	3710      	adds	r7, #16
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
	...

08000ae8 <SEG7_draw_segment>:

void SEG7_draw_segment (T7Display* Display, uint8_t digit, uint8_t segment, uint16_t Color)
{
 8000ae8:	b590      	push	{r4, r7, lr}
 8000aea:	b085      	sub	sp, #20
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	4608      	mov	r0, r1
 8000af2:	4611      	mov	r1, r2
 8000af4:	461a      	mov	r2, r3
 8000af6:	4603      	mov	r3, r0
 8000af8:	70fb      	strb	r3, [r7, #3]
 8000afa:	460b      	mov	r3, r1
 8000afc:	70bb      	strb	r3, [r7, #2]
 8000afe:	4613      	mov	r3, r2
 8000b00:	803b      	strh	r3, [r7, #0]
  if ((digit >= Display->N_Digits) || (segment >= (8 * ((Display->N_Segments == N_SEGMENTS14) + 1 ))))
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	78fa      	ldrb	r2, [r7, #3]
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	f080 80a6 	bcs.w	8000c5a <SEG7_draw_segment+0x172>
 8000b0e:	78bb      	ldrb	r3, [r7, #2]
 8000b10:	687a      	ldr	r2, [r7, #4]
 8000b12:	7852      	ldrb	r2, [r2, #1]
 8000b14:	2a01      	cmp	r2, #1
 8000b16:	d101      	bne.n	8000b1c <SEG7_draw_segment+0x34>
 8000b18:	2210      	movs	r2, #16
 8000b1a:	e000      	b.n	8000b1e <SEG7_draw_segment+0x36>
 8000b1c:	2208      	movs	r2, #8
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	f340 809b 	ble.w	8000c5a <SEG7_draw_segment+0x172>
    }
//  HAL_Delay(20);		// For tests only !!!!!!!!!!!!!!!!!!!!!!!
  uint16_t PixelHeight;
  uint8_t WidthLoops, CharBits, CharBitsLeft;

  uint8_t CharPointer = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	72bb      	strb	r3, [r7, #10]

  // 1st iteration - for each Row by Height
  for (PixelHeight = 0; PixelHeight < SEG7_param[segment][3]; PixelHeight++)
 8000b28:	2300      	movs	r3, #0
 8000b2a:	81fb      	strh	r3, [r7, #14]
 8000b2c:	e087      	b.n	8000c3e <SEG7_draw_segment+0x156>
    {
      // Check how many bits left to draw in current Row
      CharBitsLeft = SEG7_param[segment][2];
 8000b2e:	78ba      	ldrb	r2, [r7, #2]
 8000b30:	494c      	ldr	r1, [pc, #304]	; (8000c64 <SEG7_draw_segment+0x17c>)
 8000b32:	4613      	mov	r3, r2
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	4413      	add	r3, r2
 8000b38:	440b      	add	r3, r1
 8000b3a:	3302      	adds	r3, #2
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	72fb      	strb	r3, [r7, #11]

      // 2nd Iterator - For each byte in that Row
      for (WidthLoops = 0; WidthLoops <= (SEG7_param[segment][2] -1) / 8;
 8000b40:	2300      	movs	r3, #0
 8000b42:	737b      	strb	r3, [r7, #13]
 8000b44:	e068      	b.n	8000c18 <SEG7_draw_segment+0x130>
	  WidthLoops++)
	{
	  // Take one line
	  uint8_t line = SEG7_segments[segment][CharPointer];
 8000b46:	78ba      	ldrb	r2, [r7, #2]
 8000b48:	7ab9      	ldrb	r1, [r7, #10]
 8000b4a:	4847      	ldr	r0, [pc, #284]	; (8000c68 <SEG7_draw_segment+0x180>)
 8000b4c:	4613      	mov	r3, r2
 8000b4e:	009b      	lsls	r3, r3, #2
 8000b50:	4413      	add	r3, r2
 8000b52:	009a      	lsls	r2, r3, #2
 8000b54:	4413      	add	r3, r2
 8000b56:	4403      	add	r3, r0
 8000b58:	440b      	add	r3, r1
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	727b      	strb	r3, [r7, #9]
	  // Define how many bit to draw - full byte or less
	  if (CharBitsLeft >= 8)
 8000b5e:	7afb      	ldrb	r3, [r7, #11]
 8000b60:	2b07      	cmp	r3, #7
 8000b62:	d905      	bls.n	8000b70 <SEG7_draw_segment+0x88>
	    {
	      CharBits = 8; // Full byte
 8000b64:	2308      	movs	r3, #8
 8000b66:	733b      	strb	r3, [r7, #12]
	      CharBitsLeft -= 8; // Decrease bits left counter
 8000b68:	7afb      	ldrb	r3, [r7, #11]
 8000b6a:	3b08      	subs	r3, #8
 8000b6c:	72fb      	strb	r3, [r7, #11]
 8000b6e:	e001      	b.n	8000b74 <SEG7_draw_segment+0x8c>
	    }
	  else
	    {
	      // If less than byte - only few bits
	      CharBits = CharBitsLeft;
 8000b70:	7afb      	ldrb	r3, [r7, #11]
 8000b72:	733b      	strb	r3, [r7, #12]
	    }

	  // 3rd Iterator - for each bit in current byte in current row ;)
	  for (uint8_t i = 0; i < CharBits; i++, line <<= 1)
 8000b74:	2300      	movs	r3, #0
 8000b76:	723b      	strb	r3, [r7, #8]
 8000b78:	e044      	b.n	8000c04 <SEG7_draw_segment+0x11c>
	    {
	      // Check bit first from left
	      if (line & 0x80)
 8000b7a:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	da3a      	bge.n	8000bf8 <SEG7_draw_segment+0x110>
		{
		  // If pixel exists - draw it
		  GFX_DrawPixel(
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	8899      	ldrh	r1, [r3, #4]
 8000b86:	78ba      	ldrb	r2, [r7, #2]
 8000b88:	4836      	ldr	r0, [pc, #216]	; (8000c64 <SEG7_draw_segment+0x17c>)
 8000b8a:	4613      	mov	r3, r2
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	4413      	add	r3, r2
 8000b90:	4403      	add	r3, r0
 8000b92:	3301      	adds	r3, #1
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	b29b      	uxth	r3, r3
 8000b98:	440b      	add	r3, r1
 8000b9a:	b29a      	uxth	r2, r3
 8000b9c:	89fb      	ldrh	r3, [r7, #14]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	b29b      	uxth	r3, r3
 8000ba2:	330a      	adds	r3, #10
 8000ba4:	b29b      	uxth	r3, r3
 8000ba6:	b218      	sxth	r0, r3
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	885a      	ldrh	r2, [r3, #2]
 8000bac:	78fb      	ldrb	r3, [r7, #3]
 8000bae:	b29b      	uxth	r3, r3
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	0089      	lsls	r1, r1, #2
 8000bb4:	440b      	add	r3, r1
 8000bb6:	00db      	lsls	r3, r3, #3
 8000bb8:	b29b      	uxth	r3, r3
 8000bba:	4413      	add	r3, r2
 8000bbc:	b299      	uxth	r1, r3
 8000bbe:	78ba      	ldrb	r2, [r7, #2]
 8000bc0:	4c28      	ldr	r4, [pc, #160]	; (8000c64 <SEG7_draw_segment+0x17c>)
 8000bc2:	4613      	mov	r3, r2
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	4413      	add	r3, r2
 8000bc8:	4423      	add	r3, r4
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	440b      	add	r3, r1
 8000bd0:	b29a      	uxth	r2, r3
 8000bd2:	7b7b      	ldrb	r3, [r7, #13]
 8000bd4:	b29b      	uxth	r3, r3
 8000bd6:	00db      	lsls	r3, r3, #3
 8000bd8:	b29b      	uxth	r3, r3
 8000bda:	4413      	add	r3, r2
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	7a3b      	ldrb	r3, [r7, #8]
 8000be0:	b29b      	uxth	r3, r3
 8000be2:	4413      	add	r3, r2
 8000be4:	b29b      	uxth	r3, r3
 8000be6:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 8000bea:	3301      	adds	r3, #1
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	b21b      	sxth	r3, r3
 8000bf0:	883a      	ldrh	r2, [r7, #0]
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	f000 f941 	bl	8000e7a <ILI9341_WritePixel>
	  for (uint8_t i = 0; i < CharBits; i++, line <<= 1)
 8000bf8:	7a3b      	ldrb	r3, [r7, #8]
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	723b      	strb	r3, [r7, #8]
 8000bfe:	7a7b      	ldrb	r3, [r7, #9]
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	727b      	strb	r3, [r7, #9]
 8000c04:	7a3a      	ldrb	r2, [r7, #8]
 8000c06:	7b3b      	ldrb	r3, [r7, #12]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d3b6      	bcc.n	8000b7a <SEG7_draw_segment+0x92>
		      Color);
		}
	    }

	  // Take next byte in current char bitmap
	  CharPointer++;
 8000c0c:	7abb      	ldrb	r3, [r7, #10]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	72bb      	strb	r3, [r7, #10]
	  WidthLoops++)
 8000c12:	7b7b      	ldrb	r3, [r7, #13]
 8000c14:	3301      	adds	r3, #1
 8000c16:	737b      	strb	r3, [r7, #13]
      for (WidthLoops = 0; WidthLoops <= (SEG7_param[segment][2] -1) / 8;
 8000c18:	7b79      	ldrb	r1, [r7, #13]
 8000c1a:	78ba      	ldrb	r2, [r7, #2]
 8000c1c:	4811      	ldr	r0, [pc, #68]	; (8000c64 <SEG7_draw_segment+0x17c>)
 8000c1e:	4613      	mov	r3, r2
 8000c20:	009b      	lsls	r3, r3, #2
 8000c22:	4413      	add	r3, r2
 8000c24:	4403      	add	r3, r0
 8000c26:	3302      	adds	r3, #2
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	da00      	bge.n	8000c32 <SEG7_draw_segment+0x14a>
 8000c30:	3307      	adds	r3, #7
 8000c32:	10db      	asrs	r3, r3, #3
 8000c34:	4299      	cmp	r1, r3
 8000c36:	dd86      	ble.n	8000b46 <SEG7_draw_segment+0x5e>
  for (PixelHeight = 0; PixelHeight < SEG7_param[segment][3]; PixelHeight++)
 8000c38:	89fb      	ldrh	r3, [r7, #14]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	81fb      	strh	r3, [r7, #14]
 8000c3e:	78ba      	ldrb	r2, [r7, #2]
 8000c40:	4908      	ldr	r1, [pc, #32]	; (8000c64 <SEG7_draw_segment+0x17c>)
 8000c42:	4613      	mov	r3, r2
 8000c44:	009b      	lsls	r3, r3, #2
 8000c46:	4413      	add	r3, r2
 8000c48:	440b      	add	r3, r1
 8000c4a:	3303      	adds	r3, #3
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	b29b      	uxth	r3, r3
 8000c50:	89fa      	ldrh	r2, [r7, #14]
 8000c52:	429a      	cmp	r2, r3
 8000c54:	f4ff af6b 	bcc.w	8000b2e <SEG7_draw_segment+0x46>
 8000c58:	e000      	b.n	8000c5c <SEG7_draw_segment+0x174>
      return;
 8000c5a:	bf00      	nop
	}
    }
  // Return char width for String function
//  return CurrentFont->CharDescription[CharNumber].CharWidth;

}
 8000c5c:	3714      	adds	r7, #20
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd90      	pop	{r4, r7, pc}
 8000c62:	bf00      	nop
 8000c64:	08002fb8 	.word	0x08002fb8
 8000c68:	08002e28 	.word	0x08002e28

08000c6c <ILI9341_Delay>:

//
//  Basic function - write those for your MCU
//
static void ILI9341_Delay(uint32_t ms)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f000 fd75 	bl	8001764 <HAL_Delay>
}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
	...

08000c84 <ILI9341_SendToTFT>:

static void ILI9341_SendToTFT(uint8_t *Byte, uint32_t Length)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	6039      	str	r1, [r7, #0]
#if (ILI9341_OPTIMIZE_HAL_SP1 == 1)
	// That is taken from HAL Transmit function
    while (Length > 0U)
 8000c8e:	e014      	b.n	8000cba <ILI9341_SendToTFT+0x36>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE))
 8000c90:	4b13      	ldr	r3, [pc, #76]	; (8000ce0 <ILI9341_SendToTFT+0x5c>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	689b      	ldr	r3, [r3, #8]
 8000c98:	f003 0302 	and.w	r3, r3, #2
 8000c9c:	2b02      	cmp	r3, #2
 8000c9e:	d10c      	bne.n	8000cba <ILI9341_SendToTFT+0x36>
      {
    	//Fill Data Register in SPI
        *((__IO uint8_t *)&Tft_hspi->Instance->DR) = (*Byte);
 8000ca0:	4b0f      	ldr	r3, [pc, #60]	; (8000ce0 <ILI9341_SendToTFT+0x5c>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	330c      	adds	r3, #12
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	7812      	ldrb	r2, [r2, #0]
 8000cac:	701a      	strb	r2, [r3, #0]
        // Next byte
        Byte++;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	607b      	str	r3, [r7, #4]
        // Length decrement
        Length--;
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	3b01      	subs	r3, #1
 8000cb8:	603b      	str	r3, [r7, #0]
    while (Length > 0U)
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d1e7      	bne.n	8000c90 <ILI9341_SendToTFT+0xc>
      }
    }

    // Wait for Transfer end
	while(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_BSY) != RESET)
 8000cc0:	bf00      	nop
 8000cc2:	4b07      	ldr	r3, [pc, #28]	; (8000ce0 <ILI9341_SendToTFT+0x5c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	689b      	ldr	r3, [r3, #8]
 8000cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cce:	2b80      	cmp	r3, #128	; 0x80
 8000cd0:	d0f7      	beq.n	8000cc2 <ILI9341_SendToTFT+0x3e>

	}
#else
	HAL_SPI_Transmit(Tft_hspi, Byte, Length, ILI9341_SPI_TIMEOUT); 	// Send the command byte
#endif
}
 8000cd2:	bf00      	nop
 8000cd4:	bf00      	nop
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr
 8000ce0:	20000028 	.word	0x20000028

08000ce4 <ILI9341_SendCommand>:

static void ILI9341_SendCommand(uint8_t Command)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	71fb      	strb	r3, [r7, #7]
	// CS Low
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_LOW;
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2140      	movs	r1, #64	; 0x40
 8000cf2:	480b      	ldr	r0, [pc, #44]	; (8000d20 <ILI9341_SendCommand+0x3c>)
 8000cf4:	f000 ffc4 	bl	8001c80 <HAL_GPIO_WritePin>
#endif
	// DC to Command - DC to Low
	ILI9341_DC_LOW;
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	2180      	movs	r1, #128	; 0x80
 8000cfc:	4809      	ldr	r0, [pc, #36]	; (8000d24 <ILI9341_SendCommand+0x40>)
 8000cfe:	f000 ffbf 	bl	8001c80 <HAL_GPIO_WritePin>

	// Send to TFT 1 byte
	ILI9341_SendToTFT(&Command, 1);
 8000d02:	1dfb      	adds	r3, r7, #7
 8000d04:	2101      	movs	r1, #1
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff ffbc 	bl	8000c84 <ILI9341_SendToTFT>

	// CS High
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_HIGH;
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	2140      	movs	r1, #64	; 0x40
 8000d10:	4803      	ldr	r0, [pc, #12]	; (8000d20 <ILI9341_SendCommand+0x3c>)
 8000d12:	f000 ffb5 	bl	8001c80 <HAL_GPIO_WritePin>
#endif
}
 8000d16:	bf00      	nop
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	40020400 	.word	0x40020400
 8000d24:	40020800 	.word	0x40020800

08000d28 <ILI9341_SendCommandAndData>:

static void ILI9341_SendCommandAndData(uint8_t Command, uint8_t *Data, uint32_t Length)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b084      	sub	sp, #16
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	60b9      	str	r1, [r7, #8]
 8000d32:	607a      	str	r2, [r7, #4]
 8000d34:	73fb      	strb	r3, [r7, #15]
	// CS Low
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_LOW;
 8000d36:	2200      	movs	r2, #0
 8000d38:	2140      	movs	r1, #64	; 0x40
 8000d3a:	4810      	ldr	r0, [pc, #64]	; (8000d7c <ILI9341_SendCommandAndData+0x54>)
 8000d3c:	f000 ffa0 	bl	8001c80 <HAL_GPIO_WritePin>
#endif
	// DC to Command - DC to Low
	ILI9341_DC_LOW;
 8000d40:	2200      	movs	r2, #0
 8000d42:	2180      	movs	r1, #128	; 0x80
 8000d44:	480e      	ldr	r0, [pc, #56]	; (8000d80 <ILI9341_SendCommandAndData+0x58>)
 8000d46:	f000 ff9b 	bl	8001c80 <HAL_GPIO_WritePin>
	// Send to TFT 1 byte
	ILI9341_SendToTFT(&Command, 1);
 8000d4a:	f107 030f 	add.w	r3, r7, #15
 8000d4e:	2101      	movs	r1, #1
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff ff97 	bl	8000c84 <ILI9341_SendToTFT>

	// DC to Data - DC to High
	ILI9341_DC_HIGH;
 8000d56:	2201      	movs	r2, #1
 8000d58:	2180      	movs	r1, #128	; 0x80
 8000d5a:	4809      	ldr	r0, [pc, #36]	; (8000d80 <ILI9341_SendCommandAndData+0x58>)
 8000d5c:	f000 ff90 	bl	8001c80 <HAL_GPIO_WritePin>
	// Send to TFT Length byte
	ILI9341_SendToTFT(Data, Length);
 8000d60:	6879      	ldr	r1, [r7, #4]
 8000d62:	68b8      	ldr	r0, [r7, #8]
 8000d64:	f7ff ff8e 	bl	8000c84 <ILI9341_SendToTFT>

	// CS High
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_HIGH;
 8000d68:	2201      	movs	r2, #1
 8000d6a:	2140      	movs	r1, #64	; 0x40
 8000d6c:	4803      	ldr	r0, [pc, #12]	; (8000d7c <ILI9341_SendCommandAndData+0x54>)
 8000d6e:	f000 ff87 	bl	8001c80 <HAL_GPIO_WritePin>
#endif
}
 8000d72:	bf00      	nop
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40020400 	.word	0x40020400
 8000d80:	40020800 	.word	0x40020800

08000d84 <ILI9341_SetRotation>:

//
// TFT Functions
//
void ILI9341_SetRotation(uint8_t Rotation)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	71fb      	strb	r3, [r7, #7]
	if(Rotation > 3)
 8000d8e:	79fb      	ldrb	r3, [r7, #7]
 8000d90:	2b03      	cmp	r3, #3
 8000d92:	d820      	bhi.n	8000dd6 <ILI9341_SetRotation+0x52>
		return;

	//
	// Set appropriate bits for Rotation
	//
	switch(Rotation)
 8000d94:	79fb      	ldrb	r3, [r7, #7]
 8000d96:	2b03      	cmp	r3, #3
 8000d98:	d816      	bhi.n	8000dc8 <ILI9341_SetRotation+0x44>
 8000d9a:	a201      	add	r2, pc, #4	; (adr r2, 8000da0 <ILI9341_SetRotation+0x1c>)
 8000d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000da0:	08000db1 	.word	0x08000db1
 8000da4:	08000db7 	.word	0x08000db7
 8000da8:	08000dbd 	.word	0x08000dbd
 8000dac:	08000dc3 	.word	0x08000dc3
	{
	case 0:
		Rotation = (MADCTL_MX | MADCTL_BGR);
 8000db0:	2348      	movs	r3, #72	; 0x48
 8000db2:	71fb      	strb	r3, [r7, #7]
		break;
 8000db4:	e008      	b.n	8000dc8 <ILI9341_SetRotation+0x44>
	case 1:
		Rotation = (MADCTL_MV | MADCTL_BGR);
 8000db6:	2328      	movs	r3, #40	; 0x28
 8000db8:	71fb      	strb	r3, [r7, #7]
		break;
 8000dba:	e005      	b.n	8000dc8 <ILI9341_SetRotation+0x44>
	case 2:
		Rotation = (MADCTL_MY | MADCTL_BGR);
 8000dbc:	2388      	movs	r3, #136	; 0x88
 8000dbe:	71fb      	strb	r3, [r7, #7]
		break;
 8000dc0:	e002      	b.n	8000dc8 <ILI9341_SetRotation+0x44>
	case 3:
		Rotation = (MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 8000dc2:	23e8      	movs	r3, #232	; 0xe8
 8000dc4:	71fb      	strb	r3, [r7, #7]
		break;
 8000dc6:	bf00      	nop
	}

	// Write indo MAD Control register our Rotation data
	ILI9341_SendCommandAndData(ILI9341_MADCTL, &Rotation, 1);
 8000dc8:	1dfb      	adds	r3, r7, #7
 8000dca:	2201      	movs	r2, #1
 8000dcc:	4619      	mov	r1, r3
 8000dce:	2036      	movs	r0, #54	; 0x36
 8000dd0:	f7ff ffaa 	bl	8000d28 <ILI9341_SendCommandAndData>
 8000dd4:	e000      	b.n	8000dd8 <ILI9341_SetRotation+0x54>
		return;
 8000dd6:	bf00      	nop
}
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop

08000de0 <ILI9341_SetAddrWindow>:

void ILI9341_SetAddrWindow(uint16_t x1, uint16_t y1, uint16_t w, uint16_t h)
{
 8000de0:	b590      	push	{r4, r7, lr}
 8000de2:	b085      	sub	sp, #20
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4604      	mov	r4, r0
 8000de8:	4608      	mov	r0, r1
 8000dea:	4611      	mov	r1, r2
 8000dec:	461a      	mov	r2, r3
 8000dee:	4623      	mov	r3, r4
 8000df0:	80fb      	strh	r3, [r7, #6]
 8000df2:	4603      	mov	r3, r0
 8000df4:	80bb      	strh	r3, [r7, #4]
 8000df6:	460b      	mov	r3, r1
 8000df8:	807b      	strh	r3, [r7, #2]
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	803b      	strh	r3, [r7, #0]
	uint8_t DataToTransfer[4];
	// Calculate end ranges
	uint16_t x2 = (x1 + w - 1), y2 = (y1 + h - 1);
 8000dfe:	88fa      	ldrh	r2, [r7, #6]
 8000e00:	887b      	ldrh	r3, [r7, #2]
 8000e02:	4413      	add	r3, r2
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	3b01      	subs	r3, #1
 8000e08:	81fb      	strh	r3, [r7, #14]
 8000e0a:	88ba      	ldrh	r2, [r7, #4]
 8000e0c:	883b      	ldrh	r3, [r7, #0]
 8000e0e:	4413      	add	r3, r2
 8000e10:	b29b      	uxth	r3, r3
 8000e12:	3b01      	subs	r3, #1
 8000e14:	81bb      	strh	r3, [r7, #12]

	// Fulfill X's buffer
	DataToTransfer[0] = x1 >> 8;
 8000e16:	88fb      	ldrh	r3, [r7, #6]
 8000e18:	0a1b      	lsrs	r3, r3, #8
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	723b      	strb	r3, [r7, #8]
	DataToTransfer[1] = x1 & 0xFF;
 8000e20:	88fb      	ldrh	r3, [r7, #6]
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	727b      	strb	r3, [r7, #9]
	DataToTransfer[2] = x2 >> 8;
 8000e26:	89fb      	ldrh	r3, [r7, #14]
 8000e28:	0a1b      	lsrs	r3, r3, #8
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	72bb      	strb	r3, [r7, #10]
	DataToTransfer[3] = x2 & 0xFF;
 8000e30:	89fb      	ldrh	r3, [r7, #14]
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	72fb      	strb	r3, [r7, #11]
	// Push X's buffer
	ILI9341_SendCommandAndData(ILI9341_CASET, DataToTransfer, 4);
 8000e36:	f107 0308 	add.w	r3, r7, #8
 8000e3a:	2204      	movs	r2, #4
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	202a      	movs	r0, #42	; 0x2a
 8000e40:	f7ff ff72 	bl	8000d28 <ILI9341_SendCommandAndData>

	// Fulfill Y's buffer
	DataToTransfer[0] = y1 >> 8;
 8000e44:	88bb      	ldrh	r3, [r7, #4]
 8000e46:	0a1b      	lsrs	r3, r3, #8
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	723b      	strb	r3, [r7, #8]
	DataToTransfer[1] = y1 & 0xFF;
 8000e4e:	88bb      	ldrh	r3, [r7, #4]
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	727b      	strb	r3, [r7, #9]
	DataToTransfer[2] = y2 >> 8;
 8000e54:	89bb      	ldrh	r3, [r7, #12]
 8000e56:	0a1b      	lsrs	r3, r3, #8
 8000e58:	b29b      	uxth	r3, r3
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	72bb      	strb	r3, [r7, #10]
	DataToTransfer[3] = y2 & 0xFF;
 8000e5e:	89bb      	ldrh	r3, [r7, #12]
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	72fb      	strb	r3, [r7, #11]
	// Push Y's buffer
	ILI9341_SendCommandAndData(ILI9341_PASET, DataToTransfer, 4);
 8000e64:	f107 0308 	add.w	r3, r7, #8
 8000e68:	2204      	movs	r2, #4
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	202b      	movs	r0, #43	; 0x2b
 8000e6e:	f7ff ff5b 	bl	8000d28 <ILI9341_SendCommandAndData>
}
 8000e72:	bf00      	nop
 8000e74:	3714      	adds	r7, #20
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd90      	pop	{r4, r7, pc}

08000e7a <ILI9341_WritePixel>:

void ILI9341_WritePixel(int16_t x, int16_t y, uint16_t color)
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b084      	sub	sp, #16
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	4603      	mov	r3, r0
 8000e82:	80fb      	strh	r3, [r7, #6]
 8000e84:	460b      	mov	r3, r1
 8000e86:	80bb      	strh	r3, [r7, #4]
 8000e88:	4613      	mov	r3, r2
 8000e8a:	807b      	strh	r3, [r7, #2]
	uint8_t DataToTransfer[2];

	if ((x >= 0) && (x < ILI9341_TFTWIDTH) && (y >= 0) && (y < ILI9341_TFTHEIGHT))
 8000e8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	db21      	blt.n	8000ed8 <ILI9341_WritePixel+0x5e>
 8000e94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e98:	2bef      	cmp	r3, #239	; 0xef
 8000e9a:	dc1d      	bgt.n	8000ed8 <ILI9341_WritePixel+0x5e>
 8000e9c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	db19      	blt.n	8000ed8 <ILI9341_WritePixel+0x5e>
 8000ea4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000ea8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000eac:	da14      	bge.n	8000ed8 <ILI9341_WritePixel+0x5e>
	{
		// Set Window for 1x1 pixel
		ILI9341_SetAddrWindow(x, y, 1, 1);
 8000eae:	88f8      	ldrh	r0, [r7, #6]
 8000eb0:	88b9      	ldrh	r1, [r7, #4]
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	f7ff ff93 	bl	8000de0 <ILI9341_SetAddrWindow>

		// Fulfill buffer with color
		DataToTransfer[0] = color >> 8;
 8000eba:	887b      	ldrh	r3, [r7, #2]
 8000ebc:	0a1b      	lsrs	r3, r3, #8
 8000ebe:	b29b      	uxth	r3, r3
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	733b      	strb	r3, [r7, #12]
		DataToTransfer[1] = color & 0xFF;
 8000ec4:	887b      	ldrh	r3, [r7, #2]
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	737b      	strb	r3, [r7, #13]
		// Push color bytes to RAM
		ILI9341_SendCommandAndData(ILI9341_RAMWR, DataToTransfer, 2);
 8000eca:	f107 030c 	add.w	r3, r7, #12
 8000ece:	2202      	movs	r2, #2
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	202c      	movs	r0, #44	; 0x2c
 8000ed4:	f7ff ff28 	bl	8000d28 <ILI9341_SendCommandAndData>
	}
}
 8000ed8:	bf00      	nop
 8000eda:	3710      	adds	r7, #16
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <ILI9341_ClearDisplay>:
		ILI9341_SendCommandAndData(ILI9341_RAMWR, (uint8_t *)img, (w*h*2));
	}
}

void ILI9341_ClearDisplay(uint16_t Color)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	80fb      	strh	r3, [r7, #6]
	// Set window for whole screen
	ILI9341_SetAddrWindow(0, 0, ILI9341_TFTWIDTH, ILI9341_TFTHEIGHT);
 8000eea:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000eee:	22f0      	movs	r2, #240	; 0xf0
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	f7ff ff74 	bl	8000de0 <ILI9341_SetAddrWindow>
	// Set RAM writing
	ILI9341_SendCommand(ILI9341_RAMWR);
 8000ef8:	202c      	movs	r0, #44	; 0x2c
 8000efa:	f7ff fef3 	bl	8000ce4 <ILI9341_SendCommand>

#if (ILI9341_OPTIMIZE_HAL_SP1 == 1)
	uint32_t Length = ILI9341_TFTWIDTH * ILI9341_TFTHEIGHT;
 8000efe:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8000f02:	60fb      	str	r3, [r7, #12]

#if (ILI9341_USE_CS == 1)
	ILI9341_CS_LOW;
 8000f04:	2200      	movs	r2, #0
 8000f06:	2140      	movs	r1, #64	; 0x40
 8000f08:	4820      	ldr	r0, [pc, #128]	; (8000f8c <ILI9341_ClearDisplay+0xac>)
 8000f0a:	f000 feb9 	bl	8001c80 <HAL_GPIO_WritePin>
#endif
	ILI9341_DC_HIGH;	// Data mode
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2180      	movs	r1, #128	; 0x80
 8000f12:	481f      	ldr	r0, [pc, #124]	; (8000f90 <ILI9341_ClearDisplay+0xb0>)
 8000f14:	f000 feb4 	bl	8001c80 <HAL_GPIO_WritePin>

    while (Length > 0U)
 8000f18:	e023      	b.n	8000f62 <ILI9341_ClearDisplay+0x82>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE))
 8000f1a:	4b1e      	ldr	r3, [pc, #120]	; (8000f94 <ILI9341_ClearDisplay+0xb4>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	689b      	ldr	r3, [r3, #8]
 8000f22:	f003 0302 	and.w	r3, r3, #2
 8000f26:	2b02      	cmp	r3, #2
 8000f28:	d11b      	bne.n	8000f62 <ILI9341_ClearDisplay+0x82>
      {
    	  // Write higher byte of color to DR
        *((__IO uint8_t *)&Tft_hspi->Instance->DR) = (Color >> 8);
 8000f2a:	88fb      	ldrh	r3, [r7, #6]
 8000f2c:	0a1b      	lsrs	r3, r3, #8
 8000f2e:	b29a      	uxth	r2, r3
 8000f30:	4b18      	ldr	r3, [pc, #96]	; (8000f94 <ILI9341_ClearDisplay+0xb4>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	330c      	adds	r3, #12
 8000f38:	b2d2      	uxtb	r2, r2
 8000f3a:	701a      	strb	r2, [r3, #0]
        // Wait for transfer
        while(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE) != SET)
 8000f3c:	bf00      	nop
 8000f3e:	4b15      	ldr	r3, [pc, #84]	; (8000f94 <ILI9341_ClearDisplay+0xb4>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	f003 0302 	and.w	r3, r3, #2
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d1f7      	bne.n	8000f3e <ILI9341_ClearDisplay+0x5e>
        {}
        // Write lower byt of color to DR
        *((__IO uint8_t *)&Tft_hspi->Instance->DR) = (Color & 0xFF);
 8000f4e:	4b11      	ldr	r3, [pc, #68]	; (8000f94 <ILI9341_ClearDisplay+0xb4>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	330c      	adds	r3, #12
 8000f56:	88fa      	ldrh	r2, [r7, #6]
 8000f58:	b2d2      	uxtb	r2, r2
 8000f5a:	701a      	strb	r2, [r3, #0]
        // Decrease Lenght
        Length--;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	60fb      	str	r3, [r7, #12]
    while (Length > 0U)
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d1d8      	bne.n	8000f1a <ILI9341_ClearDisplay+0x3a>
      }
    }

    // Wait for the end of transfer
	while(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_BSY) != RESET)
 8000f68:	bf00      	nop
 8000f6a:	4b0a      	ldr	r3, [pc, #40]	; (8000f94 <ILI9341_ClearDisplay+0xb4>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	689b      	ldr	r3, [r3, #8]
 8000f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f76:	2b80      	cmp	r3, #128	; 0x80
 8000f78:	d0f7      	beq.n	8000f6a <ILI9341_ClearDisplay+0x8a>
	{

	}

#if (ILI9341_USE_CS == 1)
	ILI9341_CS_HIGH;
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	2140      	movs	r1, #64	; 0x40
 8000f7e:	4803      	ldr	r0, [pc, #12]	; (8000f8c <ILI9341_ClearDisplay+0xac>)
 8000f80:	f000 fe7e 	bl	8001c80 <HAL_GPIO_WritePin>
	{
		// Send Color bytes
		ILI9341_SendData16(Color);
	}
#endif
}
 8000f84:	bf00      	nop
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40020400 	.word	0x40020400
 8000f90:	40020800 	.word	0x40020800
 8000f94:	20000028 	.word	0x20000028

08000f98 <ILI9341_Init>:
  ILI9341_DISPON  , 0x80,                // Display on
  0x00                                   // End of list
};

void ILI9341_Init(SPI_HandleTypeDef *hspi)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
	Tft_hspi = hspi;
 8000fa0:	4a25      	ldr	r2, [pc, #148]	; (8001038 <ILI9341_Init+0xa0>)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6013      	str	r3, [r2, #0]

    uint8_t cmd, x, numArgs;
    const uint8_t *addr = initcmd;
 8000fa6:	4b25      	ldr	r3, [pc, #148]	; (800103c <ILI9341_Init+0xa4>)
 8000fa8:	60fb      	str	r3, [r7, #12]
#if (ILI9341_OPTIMIZE_HAL_SP1 == 1)
    __HAL_SPI_ENABLE(Tft_hspi);
 8000faa:	4b23      	ldr	r3, [pc, #140]	; (8001038 <ILI9341_Init+0xa0>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	4b21      	ldr	r3, [pc, #132]	; (8001038 <ILI9341_Init+0xa0>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000fbc:	601a      	str	r2, [r3, #0]
#endif

#if (ILI9341_USE_HW_RESET == 1)
	ILI9341_RST_LOW;
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fc4:	481e      	ldr	r0, [pc, #120]	; (8001040 <ILI9341_Init+0xa8>)
 8000fc6:	f000 fe5b 	bl	8001c80 <HAL_GPIO_WritePin>
	ILI9341_Delay(10);
 8000fca:	200a      	movs	r0, #10
 8000fcc:	f7ff fe4e 	bl	8000c6c <ILI9341_Delay>
	ILI9341_RST_HIGH;
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fd6:	481a      	ldr	r0, [pc, #104]	; (8001040 <ILI9341_Init+0xa8>)
 8000fd8:	f000 fe52 	bl	8001c80 <HAL_GPIO_WritePin>
	ILI9341_Delay(10);
 8000fdc:	200a      	movs	r0, #10
 8000fde:	f7ff fe45 	bl	8000c6c <ILI9341_Delay>
#else
	ILI9341_SendCommand(ILI9341_SWRESET); // Engage software reset
    ILI9341_Delay(150);
#endif

    while ((cmd = *(addr++)) > 0)
 8000fe2:	e019      	b.n	8001018 <ILI9341_Init+0x80>
    {
      x = *(addr++);
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	1c5a      	adds	r2, r3, #1
 8000fe8:	60fa      	str	r2, [r7, #12]
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	72bb      	strb	r3, [r7, #10]
      numArgs = x & 0x7F;
 8000fee:	7abb      	ldrb	r3, [r7, #10]
 8000ff0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ff4:	727b      	strb	r3, [r7, #9]
      // Push Init data
      ILI9341_SendCommandAndData(cmd, (uint8_t *)addr, numArgs);
 8000ff6:	7a7a      	ldrb	r2, [r7, #9]
 8000ff8:	7afb      	ldrb	r3, [r7, #11]
 8000ffa:	68f9      	ldr	r1, [r7, #12]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff fe93 	bl	8000d28 <ILI9341_SendCommandAndData>

      addr += numArgs;
 8001002:	7a7b      	ldrb	r3, [r7, #9]
 8001004:	68fa      	ldr	r2, [r7, #12]
 8001006:	4413      	add	r3, r2
 8001008:	60fb      	str	r3, [r7, #12]

      if (x & 0x80)
 800100a:	f997 300a 	ldrsb.w	r3, [r7, #10]
 800100e:	2b00      	cmp	r3, #0
 8001010:	da02      	bge.n	8001018 <ILI9341_Init+0x80>
      {
    	  ILI9341_Delay(150);
 8001012:	2096      	movs	r0, #150	; 0x96
 8001014:	f7ff fe2a 	bl	8000c6c <ILI9341_Delay>
    while ((cmd = *(addr++)) > 0)
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	1c5a      	adds	r2, r3, #1
 800101c:	60fa      	str	r2, [r7, #12]
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	72fb      	strb	r3, [r7, #11]
 8001022:	7afb      	ldrb	r3, [r7, #11]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d1dd      	bne.n	8000fe4 <ILI9341_Init+0x4c>
      }
    }

    // Set selected Rotation
    ILI9341_SetRotation(ILI9341_ROTATION);
 8001028:	2002      	movs	r0, #2
 800102a:	f7ff feab 	bl	8000d84 <ILI9341_SetRotation>
}
 800102e:	bf00      	nop
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000028 	.word	0x20000028
 800103c:	08003008 	.word	0x08003008
 8001040:	40020000 	.word	0x40020000

08001044 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b08a      	sub	sp, #40	; 0x28
 8001048:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
 8001058:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800105a:	2300      	movs	r3, #0
 800105c:	613b      	str	r3, [r7, #16]
 800105e:	4b41      	ldr	r3, [pc, #260]	; (8001164 <MX_GPIO_Init+0x120>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001062:	4a40      	ldr	r2, [pc, #256]	; (8001164 <MX_GPIO_Init+0x120>)
 8001064:	f043 0304 	orr.w	r3, r3, #4
 8001068:	6313      	str	r3, [r2, #48]	; 0x30
 800106a:	4b3e      	ldr	r3, [pc, #248]	; (8001164 <MX_GPIO_Init+0x120>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106e:	f003 0304 	and.w	r3, r3, #4
 8001072:	613b      	str	r3, [r7, #16]
 8001074:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	4b3a      	ldr	r3, [pc, #232]	; (8001164 <MX_GPIO_Init+0x120>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	4a39      	ldr	r2, [pc, #228]	; (8001164 <MX_GPIO_Init+0x120>)
 8001080:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001084:	6313      	str	r3, [r2, #48]	; 0x30
 8001086:	4b37      	ldr	r3, [pc, #220]	; (8001164 <MX_GPIO_Init+0x120>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	60bb      	str	r3, [r7, #8]
 8001096:	4b33      	ldr	r3, [pc, #204]	; (8001164 <MX_GPIO_Init+0x120>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109a:	4a32      	ldr	r2, [pc, #200]	; (8001164 <MX_GPIO_Init+0x120>)
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	6313      	str	r3, [r2, #48]	; 0x30
 80010a2:	4b30      	ldr	r3, [pc, #192]	; (8001164 <MX_GPIO_Init+0x120>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	60bb      	str	r3, [r7, #8]
 80010ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	607b      	str	r3, [r7, #4]
 80010b2:	4b2c      	ldr	r3, [pc, #176]	; (8001164 <MX_GPIO_Init+0x120>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b6:	4a2b      	ldr	r2, [pc, #172]	; (8001164 <MX_GPIO_Init+0x120>)
 80010b8:	f043 0302 	orr.w	r3, r3, #2
 80010bc:	6313      	str	r3, [r2, #48]	; 0x30
 80010be:	4b29      	ldr	r3, [pc, #164]	; (8001164 <MX_GPIO_Init+0x120>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_RESET);
 80010ca:	2200      	movs	r2, #0
 80010cc:	2180      	movs	r1, #128	; 0x80
 80010ce:	4826      	ldr	r0, [pc, #152]	; (8001168 <MX_GPIO_Init+0x124>)
 80010d0:	f000 fdd6 	bl	8001c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TFT_RST_GPIO_Port, TFT_RST_Pin, GPIO_PIN_RESET);
 80010d4:	2200      	movs	r2, #0
 80010d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010da:	4824      	ldr	r0, [pc, #144]	; (800116c <MX_GPIO_Init+0x128>)
 80010dc:	f000 fdd0 	bl	8001c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET);
 80010e0:	2200      	movs	r2, #0
 80010e2:	2140      	movs	r1, #64	; 0x40
 80010e4:	4822      	ldr	r0, [pc, #136]	; (8001170 <MX_GPIO_Init+0x12c>)
 80010e6:	f000 fdcb 	bl	8001c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010f0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80010f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010fa:	f107 0314 	add.w	r3, r7, #20
 80010fe:	4619      	mov	r1, r3
 8001100:	4819      	ldr	r0, [pc, #100]	; (8001168 <MX_GPIO_Init+0x124>)
 8001102:	f000 fc39 	bl	8001978 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TFT_DC_Pin;
 8001106:	2380      	movs	r3, #128	; 0x80
 8001108:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110a:	2301      	movs	r3, #1
 800110c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001112:	2300      	movs	r3, #0
 8001114:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TFT_DC_GPIO_Port, &GPIO_InitStruct);
 8001116:	f107 0314 	add.w	r3, r7, #20
 800111a:	4619      	mov	r1, r3
 800111c:	4812      	ldr	r0, [pc, #72]	; (8001168 <MX_GPIO_Init+0x124>)
 800111e:	f000 fc2b 	bl	8001978 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TFT_RST_Pin;
 8001122:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001126:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001128:	2301      	movs	r3, #1
 800112a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112c:	2300      	movs	r3, #0
 800112e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001130:	2300      	movs	r3, #0
 8001132:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TFT_RST_GPIO_Port, &GPIO_InitStruct);
 8001134:	f107 0314 	add.w	r3, r7, #20
 8001138:	4619      	mov	r1, r3
 800113a:	480c      	ldr	r0, [pc, #48]	; (800116c <MX_GPIO_Init+0x128>)
 800113c:	f000 fc1c 	bl	8001978 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TFT_CS_Pin;
 8001140:	2340      	movs	r3, #64	; 0x40
 8001142:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001144:	2301      	movs	r3, #1
 8001146:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001148:	2300      	movs	r3, #0
 800114a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114c:	2300      	movs	r3, #0
 800114e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TFT_CS_GPIO_Port, &GPIO_InitStruct);
 8001150:	f107 0314 	add.w	r3, r7, #20
 8001154:	4619      	mov	r1, r3
 8001156:	4806      	ldr	r0, [pc, #24]	; (8001170 <MX_GPIO_Init+0x12c>)
 8001158:	f000 fc0e 	bl	8001978 <HAL_GPIO_Init>

}
 800115c:	bf00      	nop
 800115e:	3728      	adds	r7, #40	; 0x28
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40023800 	.word	0x40023800
 8001168:	40020800 	.word	0x40020800
 800116c:	40020000 	.word	0x40020000
 8001170:	40020400 	.word	0x40020400

08001174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b096      	sub	sp, #88	; 0x58
 8001178:	af04      	add	r7, sp, #16
    /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800117a:	f000 fa81 	bl	8001680 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800117e:	f000 f887 	bl	8001290 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001182:	f7ff ff5f 	bl	8001044 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001186:	f000 f8f5 	bl	8001374 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800118a:	f000 f9dd 	bl	8001548 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  ILI9341_Init(&hspi1);
 800118e:	483e      	ldr	r0, [pc, #248]	; (8001288 <main+0x114>)
 8001190:	f7ff ff02 	bl	8000f98 <ILI9341_Init>

  ILI9341_ClearDisplay(ILI9341_MAGENTA);
 8001194:	f64f 001f 	movw	r0, #63519	; 0xf81f
 8001198:	f7ff fea2 	bl	8000ee0 <ILI9341_ClearDisplay>
  T7Display LED8;
  DisplayInit(&LED8, 8, N_SEGMENTS14, 0, 50, ILI9341_BLACK, ILI9341_GREEN, GRAPHITE);
 800119c:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80011a0:	f641 03e3 	movw	r3, #6371	; 0x18e3
 80011a4:	9303      	str	r3, [sp, #12]
 80011a6:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80011aa:	9302      	str	r3, [sp, #8]
 80011ac:	2300      	movs	r3, #0
 80011ae:	9301      	str	r3, [sp, #4]
 80011b0:	2332      	movs	r3, #50	; 0x32
 80011b2:	9300      	str	r3, [sp, #0]
 80011b4:	2300      	movs	r3, #0
 80011b6:	2201      	movs	r2, #1
 80011b8:	2108      	movs	r1, #8
 80011ba:	f7ff fa55 	bl	8000668 <DisplayInit>
  T7Display LED4;
  DisplayInit(&LED4, 4, N_SEGMENTS7, 80, 150, ILI9341_NAVY, ILI9341_YELLOW, GRAPHITE);
 80011be:	f107 000c 	add.w	r0, r7, #12
 80011c2:	f641 03e3 	movw	r3, #6371	; 0x18e3
 80011c6:	9303      	str	r3, [sp, #12]
 80011c8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80011cc:	9302      	str	r3, [sp, #8]
 80011ce:	230f      	movs	r3, #15
 80011d0:	9301      	str	r3, [sp, #4]
 80011d2:	2396      	movs	r3, #150	; 0x96
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	2350      	movs	r3, #80	; 0x50
 80011d8:	2200      	movs	r2, #0
 80011da:	2104      	movs	r1, #4
 80011dc:	f7ff fa44 	bl	8000668 <DisplayInit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      uint8_t i;
      char message[] =
 80011e0:	4a2a      	ldr	r2, [pc, #168]	; (800128c <main+0x118>)
 80011e2:	463b      	mov	r3, r7
 80011e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80011e6:	c303      	stmia	r3!, {r0, r1}
 80011e8:	801a      	strh	r2, [r3, #0]
	  {"Kurs STM."};
//	{ 0x75, 0x1c, 0x50, 0x6d, 0x00, 0x6d, 0x31, 0x37 };
      SEG7_print_ASCII(&LED8, 0, message);
 80011ea:	463a      	mov	r2, r7
 80011ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011f0:	2100      	movs	r1, #0
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff fae6 	bl	80007c4 <SEG7_print_ASCII>
//	{
//	  uint8_t segments = message[i];
//	  uint8_t digit = i;
//	  SEG7_write_display (&LED8, digit, segments);
//	}
      SEG7_draw_display (&LED8);
 80011f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff fbaf 	bl	8000960 <SEG7_draw_display>
      HAL_Delay (5000);
 8001202:	f241 3088 	movw	r0, #5000	; 0x1388
 8001206:	f000 faad 	bl	8001764 <HAL_Delay>

      for (i = 4; i < 19; i++)
 800120a:	2304      	movs	r3, #4
 800120c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001210:	e02a      	b.n	8001268 <main+0xf4>
	{
	  DisplaySetColor (&LED8, i);
 8001212:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001216:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800121a:	4611      	mov	r1, r2
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff fa57 	bl	80006d0 <DisplaySetColor>
	  SEG7_print_display (&LED8, i);
 8001222:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001226:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800122a:	4611      	mov	r1, r2
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff fa6f 	bl	8000710 <SEG7_print_display>
	  SEG7_draw_display (&LED8);
 8001232:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff fb92 	bl	8000960 <SEG7_draw_display>

	  SEG7_HEX_display (&LED4, DisplayGetColor (&LED8));
 800123c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff fa59 	bl	80006f8 <DisplayGetColor>
 8001246:	4603      	mov	r3, r0
 8001248:	461a      	mov	r2, r3
 800124a:	f107 030c 	add.w	r3, r7, #12
 800124e:	4611      	mov	r1, r2
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff fb2f 	bl	80008b4 <SEG7_HEX_display>
	  HAL_Delay (1000);
 8001256:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800125a:	f000 fa83 	bl	8001764 <HAL_Delay>
      for (i = 4; i < 19; i++)
 800125e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001262:	3301      	adds	r3, #1
 8001264:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001268:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800126c:	2b12      	cmp	r3, #18
 800126e:	d9d0      	bls.n	8001212 <main+0x9e>
	}
      DisplaySetColor (&LED8, 14);
 8001270:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001274:	210e      	movs	r1, #14
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff fa2a 	bl	80006d0 <DisplaySetColor>
      SEG7_clr_display(&LED4);
 800127c:	f107 030c 	add.w	r3, r7, #12
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fbd0 	bl	8000a26 <SEG7_clr_display>
  {
 8001286:	e7ab      	b.n	80011e0 <main+0x6c>
 8001288:	2000002c 	.word	0x2000002c
 800128c:	08002ce8 	.word	0x08002ce8

08001290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b094      	sub	sp, #80	; 0x50
 8001294:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001296:	f107 0320 	add.w	r3, r7, #32
 800129a:	2230      	movs	r2, #48	; 0x30
 800129c:	2100      	movs	r1, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f001 fd0e 	bl	8002cc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a4:	f107 030c 	add.w	r3, r7, #12
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b4:	2300      	movs	r3, #0
 80012b6:	60bb      	str	r3, [r7, #8]
 80012b8:	4b28      	ldr	r3, [pc, #160]	; (800135c <SystemClock_Config+0xcc>)
 80012ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012bc:	4a27      	ldr	r2, [pc, #156]	; (800135c <SystemClock_Config+0xcc>)
 80012be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012c2:	6413      	str	r3, [r2, #64]	; 0x40
 80012c4:	4b25      	ldr	r3, [pc, #148]	; (800135c <SystemClock_Config+0xcc>)
 80012c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012cc:	60bb      	str	r3, [r7, #8]
 80012ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012d0:	2300      	movs	r3, #0
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	4b22      	ldr	r3, [pc, #136]	; (8001360 <SystemClock_Config+0xd0>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a21      	ldr	r2, [pc, #132]	; (8001360 <SystemClock_Config+0xd0>)
 80012da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012de:	6013      	str	r3, [r2, #0]
 80012e0:	4b1f      	ldr	r3, [pc, #124]	; (8001360 <SystemClock_Config+0xd0>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012e8:	607b      	str	r3, [r7, #4]
 80012ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012ec:	2302      	movs	r3, #2
 80012ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012f0:	2301      	movs	r3, #1
 80012f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012f4:	2310      	movs	r3, #16
 80012f6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012f8:	2302      	movs	r3, #2
 80012fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012fc:	2300      	movs	r3, #0
 80012fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001300:	2310      	movs	r3, #16
 8001302:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001304:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001308:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800130a:	2304      	movs	r3, #4
 800130c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800130e:	2304      	movs	r3, #4
 8001310:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001312:	f107 0320 	add.w	r3, r7, #32
 8001316:	4618      	mov	r0, r3
 8001318:	f000 fccc 	bl	8001cb4 <HAL_RCC_OscConfig>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001322:	f000 f81f 	bl	8001364 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001326:	230f      	movs	r3, #15
 8001328:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800132a:	2302      	movs	r3, #2
 800132c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800132e:	2300      	movs	r3, #0
 8001330:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001332:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001336:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001338:	2300      	movs	r3, #0
 800133a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800133c:	f107 030c 	add.w	r3, r7, #12
 8001340:	2102      	movs	r1, #2
 8001342:	4618      	mov	r0, r3
 8001344:	f000 ff2e 	bl	80021a4 <HAL_RCC_ClockConfig>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800134e:	f000 f809 	bl	8001364 <Error_Handler>
  }
}
 8001352:	bf00      	nop
 8001354:	3750      	adds	r7, #80	; 0x50
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40023800 	.word	0x40023800
 8001360:	40007000 	.word	0x40007000

08001364 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
	...

08001374 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001378:	4b17      	ldr	r3, [pc, #92]	; (80013d8 <MX_SPI1_Init+0x64>)
 800137a:	4a18      	ldr	r2, [pc, #96]	; (80013dc <MX_SPI1_Init+0x68>)
 800137c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800137e:	4b16      	ldr	r3, [pc, #88]	; (80013d8 <MX_SPI1_Init+0x64>)
 8001380:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001384:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001386:	4b14      	ldr	r3, [pc, #80]	; (80013d8 <MX_SPI1_Init+0x64>)
 8001388:	2200      	movs	r2, #0
 800138a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800138c:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <MX_SPI1_Init+0x64>)
 800138e:	2200      	movs	r2, #0
 8001390:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001392:	4b11      	ldr	r3, [pc, #68]	; (80013d8 <MX_SPI1_Init+0x64>)
 8001394:	2200      	movs	r2, #0
 8001396:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001398:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <MX_SPI1_Init+0x64>)
 800139a:	2200      	movs	r2, #0
 800139c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800139e:	4b0e      	ldr	r3, [pc, #56]	; (80013d8 <MX_SPI1_Init+0x64>)
 80013a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013a4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013a6:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <MX_SPI1_Init+0x64>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013ac:	4b0a      	ldr	r3, [pc, #40]	; (80013d8 <MX_SPI1_Init+0x64>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013b2:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <MX_SPI1_Init+0x64>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013b8:	4b07      	ldr	r3, [pc, #28]	; (80013d8 <MX_SPI1_Init+0x64>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013be:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <MX_SPI1_Init+0x64>)
 80013c0:	220a      	movs	r2, #10
 80013c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013c4:	4804      	ldr	r0, [pc, #16]	; (80013d8 <MX_SPI1_Init+0x64>)
 80013c6:	f001 f90d 	bl	80025e4 <HAL_SPI_Init>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013d0:	f7ff ffc8 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	2000002c 	.word	0x2000002c
 80013dc:	40013000 	.word	0x40013000

080013e0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08a      	sub	sp, #40	; 0x28
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e8:	f107 0314 	add.w	r3, r7, #20
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a19      	ldr	r2, [pc, #100]	; (8001464 <HAL_SPI_MspInit+0x84>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d12b      	bne.n	800145a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	613b      	str	r3, [r7, #16]
 8001406:	4b18      	ldr	r3, [pc, #96]	; (8001468 <HAL_SPI_MspInit+0x88>)
 8001408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800140a:	4a17      	ldr	r2, [pc, #92]	; (8001468 <HAL_SPI_MspInit+0x88>)
 800140c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001410:	6453      	str	r3, [r2, #68]	; 0x44
 8001412:	4b15      	ldr	r3, [pc, #84]	; (8001468 <HAL_SPI_MspInit+0x88>)
 8001414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001416:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800141a:	613b      	str	r3, [r7, #16]
 800141c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	4b11      	ldr	r3, [pc, #68]	; (8001468 <HAL_SPI_MspInit+0x88>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	4a10      	ldr	r2, [pc, #64]	; (8001468 <HAL_SPI_MspInit+0x88>)
 8001428:	f043 0301 	orr.w	r3, r3, #1
 800142c:	6313      	str	r3, [r2, #48]	; 0x30
 800142e:	4b0e      	ldr	r3, [pc, #56]	; (8001468 <HAL_SPI_MspInit+0x88>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800143a:	23e0      	movs	r3, #224	; 0xe0
 800143c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143e:	2302      	movs	r3, #2
 8001440:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001442:	2300      	movs	r3, #0
 8001444:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001446:	2303      	movs	r3, #3
 8001448:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800144a:	2305      	movs	r3, #5
 800144c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800144e:	f107 0314 	add.w	r3, r7, #20
 8001452:	4619      	mov	r1, r3
 8001454:	4805      	ldr	r0, [pc, #20]	; (800146c <HAL_SPI_MspInit+0x8c>)
 8001456:	f000 fa8f 	bl	8001978 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800145a:	bf00      	nop
 800145c:	3728      	adds	r7, #40	; 0x28
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40013000 	.word	0x40013000
 8001468:	40023800 	.word	0x40023800
 800146c:	40020000 	.word	0x40020000

08001470 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	607b      	str	r3, [r7, #4]
 800147a:	4b10      	ldr	r3, [pc, #64]	; (80014bc <HAL_MspInit+0x4c>)
 800147c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147e:	4a0f      	ldr	r2, [pc, #60]	; (80014bc <HAL_MspInit+0x4c>)
 8001480:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001484:	6453      	str	r3, [r2, #68]	; 0x44
 8001486:	4b0d      	ldr	r3, [pc, #52]	; (80014bc <HAL_MspInit+0x4c>)
 8001488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800148a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001492:	2300      	movs	r3, #0
 8001494:	603b      	str	r3, [r7, #0]
 8001496:	4b09      	ldr	r3, [pc, #36]	; (80014bc <HAL_MspInit+0x4c>)
 8001498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149a:	4a08      	ldr	r2, [pc, #32]	; (80014bc <HAL_MspInit+0x4c>)
 800149c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014a0:	6413      	str	r3, [r2, #64]	; 0x40
 80014a2:	4b06      	ldr	r3, [pc, #24]	; (80014bc <HAL_MspInit+0x4c>)
 80014a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014aa:	603b      	str	r3, [r7, #0]
 80014ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80014ae:	2007      	movs	r0, #7
 80014b0:	f000 fa2e 	bl	8001910 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014b4:	bf00      	nop
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	40023800 	.word	0x40023800

080014c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr

080014ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ce:	b480      	push	{r7}
 80014d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014d2:	e7fe      	b.n	80014d2 <HardFault_Handler+0x4>

080014d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014d8:	e7fe      	b.n	80014d8 <MemManage_Handler+0x4>

080014da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014da:	b480      	push	{r7}
 80014dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014de:	e7fe      	b.n	80014de <BusFault_Handler+0x4>

080014e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e4:	e7fe      	b.n	80014e4 <UsageFault_Handler+0x4>

080014e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014e6:	b480      	push	{r7}
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ea:	bf00      	nop
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001502:	b480      	push	{r7}
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001514:	f000 f906 	bl	8001724 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001518:	bf00      	nop
 800151a:	bd80      	pop	{r7, pc}

0800151c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001520:	4b08      	ldr	r3, [pc, #32]	; (8001544 <SystemInit+0x28>)
 8001522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001526:	4a07      	ldr	r2, [pc, #28]	; (8001544 <SystemInit+0x28>)
 8001528:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800152c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001530:	4b04      	ldr	r3, [pc, #16]	; (8001544 <SystemInit+0x28>)
 8001532:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001536:	609a      	str	r2, [r3, #8]
#endif
}
 8001538:	bf00      	nop
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	e000ed00 	.word	0xe000ed00

08001548 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800154c:	4b11      	ldr	r3, [pc, #68]	; (8001594 <MX_USART2_UART_Init+0x4c>)
 800154e:	4a12      	ldr	r2, [pc, #72]	; (8001598 <MX_USART2_UART_Init+0x50>)
 8001550:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001552:	4b10      	ldr	r3, [pc, #64]	; (8001594 <MX_USART2_UART_Init+0x4c>)
 8001554:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001558:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800155a:	4b0e      	ldr	r3, [pc, #56]	; (8001594 <MX_USART2_UART_Init+0x4c>)
 800155c:	2200      	movs	r2, #0
 800155e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001560:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <MX_USART2_UART_Init+0x4c>)
 8001562:	2200      	movs	r2, #0
 8001564:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001566:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <MX_USART2_UART_Init+0x4c>)
 8001568:	2200      	movs	r2, #0
 800156a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800156c:	4b09      	ldr	r3, [pc, #36]	; (8001594 <MX_USART2_UART_Init+0x4c>)
 800156e:	220c      	movs	r2, #12
 8001570:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001572:	4b08      	ldr	r3, [pc, #32]	; (8001594 <MX_USART2_UART_Init+0x4c>)
 8001574:	2200      	movs	r2, #0
 8001576:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001578:	4b06      	ldr	r3, [pc, #24]	; (8001594 <MX_USART2_UART_Init+0x4c>)
 800157a:	2200      	movs	r2, #0
 800157c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800157e:	4805      	ldr	r0, [pc, #20]	; (8001594 <MX_USART2_UART_Init+0x4c>)
 8001580:	f001 f8b9 	bl	80026f6 <HAL_UART_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800158a:	f7ff feeb 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000084 	.word	0x20000084
 8001598:	40004400 	.word	0x40004400

0800159c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08a      	sub	sp, #40	; 0x28
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	605a      	str	r2, [r3, #4]
 80015ae:	609a      	str	r2, [r3, #8]
 80015b0:	60da      	str	r2, [r3, #12]
 80015b2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a19      	ldr	r2, [pc, #100]	; (8001620 <HAL_UART_MspInit+0x84>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d12b      	bne.n	8001616 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	613b      	str	r3, [r7, #16]
 80015c2:	4b18      	ldr	r3, [pc, #96]	; (8001624 <HAL_UART_MspInit+0x88>)
 80015c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c6:	4a17      	ldr	r2, [pc, #92]	; (8001624 <HAL_UART_MspInit+0x88>)
 80015c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015cc:	6413      	str	r3, [r2, #64]	; 0x40
 80015ce:	4b15      	ldr	r3, [pc, #84]	; (8001624 <HAL_UART_MspInit+0x88>)
 80015d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015d6:	613b      	str	r3, [r7, #16]
 80015d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	4b11      	ldr	r3, [pc, #68]	; (8001624 <HAL_UART_MspInit+0x88>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	4a10      	ldr	r2, [pc, #64]	; (8001624 <HAL_UART_MspInit+0x88>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ea:	4b0e      	ldr	r3, [pc, #56]	; (8001624 <HAL_UART_MspInit+0x88>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	f003 0301 	and.w	r3, r3, #1
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015f6:	230c      	movs	r3, #12
 80015f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015fa:	2302      	movs	r3, #2
 80015fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	2300      	movs	r3, #0
 8001600:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001602:	2303      	movs	r3, #3
 8001604:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001606:	2307      	movs	r3, #7
 8001608:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160a:	f107 0314 	add.w	r3, r7, #20
 800160e:	4619      	mov	r1, r3
 8001610:	4805      	ldr	r0, [pc, #20]	; (8001628 <HAL_UART_MspInit+0x8c>)
 8001612:	f000 f9b1 	bl	8001978 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001616:	bf00      	nop
 8001618:	3728      	adds	r7, #40	; 0x28
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40004400 	.word	0x40004400
 8001624:	40023800 	.word	0x40023800
 8001628:	40020000 	.word	0x40020000

0800162c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800162c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001664 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001630:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001632:	e003      	b.n	800163c <LoopCopyDataInit>

08001634 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001634:	4b0c      	ldr	r3, [pc, #48]	; (8001668 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001636:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001638:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800163a:	3104      	adds	r1, #4

0800163c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800163c:	480b      	ldr	r0, [pc, #44]	; (800166c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800163e:	4b0c      	ldr	r3, [pc, #48]	; (8001670 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001640:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001642:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001644:	d3f6      	bcc.n	8001634 <CopyDataInit>
  ldr  r2, =_sbss
 8001646:	4a0b      	ldr	r2, [pc, #44]	; (8001674 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001648:	e002      	b.n	8001650 <LoopFillZerobss>

0800164a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800164a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800164c:	f842 3b04 	str.w	r3, [r2], #4

08001650 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001650:	4b09      	ldr	r3, [pc, #36]	; (8001678 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001652:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001654:	d3f9      	bcc.n	800164a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001656:	f7ff ff61 	bl	800151c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800165a:	f001 fb0d 	bl	8002c78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800165e:	f7ff fd89 	bl	8001174 <main>
  bx  lr    
 8001662:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001664:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001668:	080030a0 	.word	0x080030a0
  ldr  r0, =_sdata
 800166c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001670:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8001674:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8001678:	200000cc 	.word	0x200000cc

0800167c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800167c:	e7fe      	b.n	800167c <ADC_IRQHandler>
	...

08001680 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001684:	4b0e      	ldr	r3, [pc, #56]	; (80016c0 <HAL_Init+0x40>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a0d      	ldr	r2, [pc, #52]	; (80016c0 <HAL_Init+0x40>)
 800168a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800168e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001690:	4b0b      	ldr	r3, [pc, #44]	; (80016c0 <HAL_Init+0x40>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a0a      	ldr	r2, [pc, #40]	; (80016c0 <HAL_Init+0x40>)
 8001696:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800169a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800169c:	4b08      	ldr	r3, [pc, #32]	; (80016c0 <HAL_Init+0x40>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a07      	ldr	r2, [pc, #28]	; (80016c0 <HAL_Init+0x40>)
 80016a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016a8:	2003      	movs	r0, #3
 80016aa:	f000 f931 	bl	8001910 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016ae:	2000      	movs	r0, #0
 80016b0:	f000 f808 	bl	80016c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016b4:	f7ff fedc 	bl	8001470 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40023c00 	.word	0x40023c00

080016c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016cc:	4b12      	ldr	r3, [pc, #72]	; (8001718 <HAL_InitTick+0x54>)
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	4b12      	ldr	r3, [pc, #72]	; (800171c <HAL_InitTick+0x58>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	4619      	mov	r1, r3
 80016d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016da:	fbb3 f3f1 	udiv	r3, r3, r1
 80016de:	fbb2 f3f3 	udiv	r3, r2, r3
 80016e2:	4618      	mov	r0, r3
 80016e4:	f000 f93b 	bl	800195e <HAL_SYSTICK_Config>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e00e      	b.n	8001710 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2b0f      	cmp	r3, #15
 80016f6:	d80a      	bhi.n	800170e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016f8:	2200      	movs	r2, #0
 80016fa:	6879      	ldr	r1, [r7, #4]
 80016fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001700:	f000 f911 	bl	8001926 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001704:	4a06      	ldr	r2, [pc, #24]	; (8001720 <HAL_InitTick+0x5c>)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800170a:	2300      	movs	r3, #0
 800170c:	e000      	b.n	8001710 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
}
 8001710:	4618      	mov	r0, r3
 8001712:	3708      	adds	r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	20000000 	.word	0x20000000
 800171c:	20000008 	.word	0x20000008
 8001720:	20000004 	.word	0x20000004

08001724 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001728:	4b06      	ldr	r3, [pc, #24]	; (8001744 <HAL_IncTick+0x20>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	461a      	mov	r2, r3
 800172e:	4b06      	ldr	r3, [pc, #24]	; (8001748 <HAL_IncTick+0x24>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4413      	add	r3, r2
 8001734:	4a04      	ldr	r2, [pc, #16]	; (8001748 <HAL_IncTick+0x24>)
 8001736:	6013      	str	r3, [r2, #0]
}
 8001738:	bf00      	nop
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	20000008 	.word	0x20000008
 8001748:	200000c8 	.word	0x200000c8

0800174c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  return uwTick;
 8001750:	4b03      	ldr	r3, [pc, #12]	; (8001760 <HAL_GetTick+0x14>)
 8001752:	681b      	ldr	r3, [r3, #0]
}
 8001754:	4618      	mov	r0, r3
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	200000c8 	.word	0x200000c8

08001764 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800176c:	f7ff ffee 	bl	800174c <HAL_GetTick>
 8001770:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800177c:	d005      	beq.n	800178a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800177e:	4b0a      	ldr	r3, [pc, #40]	; (80017a8 <HAL_Delay+0x44>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	461a      	mov	r2, r3
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	4413      	add	r3, r2
 8001788:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800178a:	bf00      	nop
 800178c:	f7ff ffde 	bl	800174c <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	68fa      	ldr	r2, [r7, #12]
 8001798:	429a      	cmp	r2, r3
 800179a:	d8f7      	bhi.n	800178c <HAL_Delay+0x28>
  {
  }
}
 800179c:	bf00      	nop
 800179e:	bf00      	nop
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20000008 	.word	0x20000008

080017ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017bc:	4b0c      	ldr	r3, [pc, #48]	; (80017f0 <__NVIC_SetPriorityGrouping+0x44>)
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017c2:	68ba      	ldr	r2, [r7, #8]
 80017c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017c8:	4013      	ands	r3, r2
 80017ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017de:	4a04      	ldr	r2, [pc, #16]	; (80017f0 <__NVIC_SetPriorityGrouping+0x44>)
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	60d3      	str	r3, [r2, #12]
}
 80017e4:	bf00      	nop
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr
 80017f0:	e000ed00 	.word	0xe000ed00

080017f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017f8:	4b04      	ldr	r3, [pc, #16]	; (800180c <__NVIC_GetPriorityGrouping+0x18>)
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	0a1b      	lsrs	r3, r3, #8
 80017fe:	f003 0307 	and.w	r3, r3, #7
}
 8001802:	4618      	mov	r0, r3
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr
 800180c:	e000ed00 	.word	0xe000ed00

08001810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	6039      	str	r1, [r7, #0]
 800181a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800181c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001820:	2b00      	cmp	r3, #0
 8001822:	db0a      	blt.n	800183a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	b2da      	uxtb	r2, r3
 8001828:	490c      	ldr	r1, [pc, #48]	; (800185c <__NVIC_SetPriority+0x4c>)
 800182a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182e:	0112      	lsls	r2, r2, #4
 8001830:	b2d2      	uxtb	r2, r2
 8001832:	440b      	add	r3, r1
 8001834:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001838:	e00a      	b.n	8001850 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	b2da      	uxtb	r2, r3
 800183e:	4908      	ldr	r1, [pc, #32]	; (8001860 <__NVIC_SetPriority+0x50>)
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	f003 030f 	and.w	r3, r3, #15
 8001846:	3b04      	subs	r3, #4
 8001848:	0112      	lsls	r2, r2, #4
 800184a:	b2d2      	uxtb	r2, r2
 800184c:	440b      	add	r3, r1
 800184e:	761a      	strb	r2, [r3, #24]
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr
 800185c:	e000e100 	.word	0xe000e100
 8001860:	e000ed00 	.word	0xe000ed00

08001864 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001864:	b480      	push	{r7}
 8001866:	b089      	sub	sp, #36	; 0x24
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f003 0307 	and.w	r3, r3, #7
 8001876:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	f1c3 0307 	rsb	r3, r3, #7
 800187e:	2b04      	cmp	r3, #4
 8001880:	bf28      	it	cs
 8001882:	2304      	movcs	r3, #4
 8001884:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	3304      	adds	r3, #4
 800188a:	2b06      	cmp	r3, #6
 800188c:	d902      	bls.n	8001894 <NVIC_EncodePriority+0x30>
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	3b03      	subs	r3, #3
 8001892:	e000      	b.n	8001896 <NVIC_EncodePriority+0x32>
 8001894:	2300      	movs	r3, #0
 8001896:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001898:	f04f 32ff 	mov.w	r2, #4294967295
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	fa02 f303 	lsl.w	r3, r2, r3
 80018a2:	43da      	mvns	r2, r3
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	401a      	ands	r2, r3
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018ac:	f04f 31ff 	mov.w	r1, #4294967295
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	fa01 f303 	lsl.w	r3, r1, r3
 80018b6:	43d9      	mvns	r1, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018bc:	4313      	orrs	r3, r2
         );
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3724      	adds	r7, #36	; 0x24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
	...

080018cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3b01      	subs	r3, #1
 80018d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018dc:	d301      	bcc.n	80018e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018de:	2301      	movs	r3, #1
 80018e0:	e00f      	b.n	8001902 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018e2:	4a0a      	ldr	r2, [pc, #40]	; (800190c <SysTick_Config+0x40>)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	3b01      	subs	r3, #1
 80018e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ea:	210f      	movs	r1, #15
 80018ec:	f04f 30ff 	mov.w	r0, #4294967295
 80018f0:	f7ff ff8e 	bl	8001810 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018f4:	4b05      	ldr	r3, [pc, #20]	; (800190c <SysTick_Config+0x40>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018fa:	4b04      	ldr	r3, [pc, #16]	; (800190c <SysTick_Config+0x40>)
 80018fc:	2207      	movs	r2, #7
 80018fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	e000e010 	.word	0xe000e010

08001910 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f7ff ff47 	bl	80017ac <__NVIC_SetPriorityGrouping>
}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001926:	b580      	push	{r7, lr}
 8001928:	b086      	sub	sp, #24
 800192a:	af00      	add	r7, sp, #0
 800192c:	4603      	mov	r3, r0
 800192e:	60b9      	str	r1, [r7, #8]
 8001930:	607a      	str	r2, [r7, #4]
 8001932:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001938:	f7ff ff5c 	bl	80017f4 <__NVIC_GetPriorityGrouping>
 800193c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	68b9      	ldr	r1, [r7, #8]
 8001942:	6978      	ldr	r0, [r7, #20]
 8001944:	f7ff ff8e 	bl	8001864 <NVIC_EncodePriority>
 8001948:	4602      	mov	r2, r0
 800194a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800194e:	4611      	mov	r1, r2
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff ff5d 	bl	8001810 <__NVIC_SetPriority>
}
 8001956:	bf00      	nop
 8001958:	3718      	adds	r7, #24
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b082      	sub	sp, #8
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f7ff ffb0 	bl	80018cc <SysTick_Config>
 800196c:	4603      	mov	r3, r0
}
 800196e:	4618      	mov	r0, r3
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
	...

08001978 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001978:	b480      	push	{r7}
 800197a:	b089      	sub	sp, #36	; 0x24
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001982:	2300      	movs	r3, #0
 8001984:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001986:	2300      	movs	r3, #0
 8001988:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800198a:	2300      	movs	r3, #0
 800198c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800198e:	2300      	movs	r3, #0
 8001990:	61fb      	str	r3, [r7, #28]
 8001992:	e159      	b.n	8001c48 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001994:	2201      	movs	r2, #1
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	fa02 f303 	lsl.w	r3, r2, r3
 800199c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	697a      	ldr	r2, [r7, #20]
 80019a4:	4013      	ands	r3, r2
 80019a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019a8:	693a      	ldr	r2, [r7, #16]
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	f040 8148 	bne.w	8001c42 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f003 0303 	and.w	r3, r3, #3
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d005      	beq.n	80019ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d130      	bne.n	8001a2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	2203      	movs	r2, #3
 80019d6:	fa02 f303 	lsl.w	r3, r2, r3
 80019da:	43db      	mvns	r3, r3
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	4013      	ands	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	68da      	ldr	r2, [r3, #12]
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	69ba      	ldr	r2, [r7, #24]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	69ba      	ldr	r2, [r7, #24]
 80019f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a00:	2201      	movs	r2, #1
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	69ba      	ldr	r2, [r7, #24]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	091b      	lsrs	r3, r3, #4
 8001a16:	f003 0201 	and.w	r2, r3, #1
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	69ba      	ldr	r2, [r7, #24]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f003 0303 	and.w	r3, r3, #3
 8001a34:	2b03      	cmp	r3, #3
 8001a36:	d017      	beq.n	8001a68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	2203      	movs	r2, #3
 8001a44:	fa02 f303 	lsl.w	r3, r2, r3
 8001a48:	43db      	mvns	r3, r3
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	689a      	ldr	r2, [r3, #8]
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f003 0303 	and.w	r3, r3, #3
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d123      	bne.n	8001abc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	08da      	lsrs	r2, r3, #3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3208      	adds	r2, #8
 8001a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	f003 0307 	and.w	r3, r3, #7
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	220f      	movs	r2, #15
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	43db      	mvns	r3, r3
 8001a92:	69ba      	ldr	r2, [r7, #24]
 8001a94:	4013      	ands	r3, r2
 8001a96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	691a      	ldr	r2, [r3, #16]
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	f003 0307 	and.w	r3, r3, #7
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	08da      	lsrs	r2, r3, #3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	3208      	adds	r2, #8
 8001ab6:	69b9      	ldr	r1, [r7, #24]
 8001ab8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	2203      	movs	r2, #3
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	43db      	mvns	r3, r3
 8001ace:	69ba      	ldr	r2, [r7, #24]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f003 0203 	and.w	r2, r3, #3
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f000 80a2 	beq.w	8001c42 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	60fb      	str	r3, [r7, #12]
 8001b02:	4b57      	ldr	r3, [pc, #348]	; (8001c60 <HAL_GPIO_Init+0x2e8>)
 8001b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b06:	4a56      	ldr	r2, [pc, #344]	; (8001c60 <HAL_GPIO_Init+0x2e8>)
 8001b08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b0e:	4b54      	ldr	r3, [pc, #336]	; (8001c60 <HAL_GPIO_Init+0x2e8>)
 8001b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b1a:	4a52      	ldr	r2, [pc, #328]	; (8001c64 <HAL_GPIO_Init+0x2ec>)
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	089b      	lsrs	r3, r3, #2
 8001b20:	3302      	adds	r3, #2
 8001b22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	f003 0303 	and.w	r3, r3, #3
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	220f      	movs	r2, #15
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	43db      	mvns	r3, r3
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4a49      	ldr	r2, [pc, #292]	; (8001c68 <HAL_GPIO_Init+0x2f0>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d019      	beq.n	8001b7a <HAL_GPIO_Init+0x202>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a48      	ldr	r2, [pc, #288]	; (8001c6c <HAL_GPIO_Init+0x2f4>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d013      	beq.n	8001b76 <HAL_GPIO_Init+0x1fe>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a47      	ldr	r2, [pc, #284]	; (8001c70 <HAL_GPIO_Init+0x2f8>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d00d      	beq.n	8001b72 <HAL_GPIO_Init+0x1fa>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4a46      	ldr	r2, [pc, #280]	; (8001c74 <HAL_GPIO_Init+0x2fc>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d007      	beq.n	8001b6e <HAL_GPIO_Init+0x1f6>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4a45      	ldr	r2, [pc, #276]	; (8001c78 <HAL_GPIO_Init+0x300>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d101      	bne.n	8001b6a <HAL_GPIO_Init+0x1f2>
 8001b66:	2304      	movs	r3, #4
 8001b68:	e008      	b.n	8001b7c <HAL_GPIO_Init+0x204>
 8001b6a:	2307      	movs	r3, #7
 8001b6c:	e006      	b.n	8001b7c <HAL_GPIO_Init+0x204>
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e004      	b.n	8001b7c <HAL_GPIO_Init+0x204>
 8001b72:	2302      	movs	r3, #2
 8001b74:	e002      	b.n	8001b7c <HAL_GPIO_Init+0x204>
 8001b76:	2301      	movs	r3, #1
 8001b78:	e000      	b.n	8001b7c <HAL_GPIO_Init+0x204>
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	69fa      	ldr	r2, [r7, #28]
 8001b7e:	f002 0203 	and.w	r2, r2, #3
 8001b82:	0092      	lsls	r2, r2, #2
 8001b84:	4093      	lsls	r3, r2
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b8c:	4935      	ldr	r1, [pc, #212]	; (8001c64 <HAL_GPIO_Init+0x2ec>)
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	089b      	lsrs	r3, r3, #2
 8001b92:	3302      	adds	r3, #2
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b9a:	4b38      	ldr	r3, [pc, #224]	; (8001c7c <HAL_GPIO_Init+0x304>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	43db      	mvns	r3, r3
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d003      	beq.n	8001bbe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001bb6:	69ba      	ldr	r2, [r7, #24]
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001bbe:	4a2f      	ldr	r2, [pc, #188]	; (8001c7c <HAL_GPIO_Init+0x304>)
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bc4:	4b2d      	ldr	r3, [pc, #180]	; (8001c7c <HAL_GPIO_Init+0x304>)
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d003      	beq.n	8001be8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001be0:	69ba      	ldr	r2, [r7, #24]
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001be8:	4a24      	ldr	r2, [pc, #144]	; (8001c7c <HAL_GPIO_Init+0x304>)
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bee:	4b23      	ldr	r3, [pc, #140]	; (8001c7c <HAL_GPIO_Init+0x304>)
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d003      	beq.n	8001c12 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001c0a:	69ba      	ldr	r2, [r7, #24]
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c12:	4a1a      	ldr	r2, [pc, #104]	; (8001c7c <HAL_GPIO_Init+0x304>)
 8001c14:	69bb      	ldr	r3, [r7, #24]
 8001c16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c18:	4b18      	ldr	r3, [pc, #96]	; (8001c7c <HAL_GPIO_Init+0x304>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	43db      	mvns	r3, r3
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	4013      	ands	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d003      	beq.n	8001c3c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c3c:	4a0f      	ldr	r2, [pc, #60]	; (8001c7c <HAL_GPIO_Init+0x304>)
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	3301      	adds	r3, #1
 8001c46:	61fb      	str	r3, [r7, #28]
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	2b0f      	cmp	r3, #15
 8001c4c:	f67f aea2 	bls.w	8001994 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c50:	bf00      	nop
 8001c52:	bf00      	nop
 8001c54:	3724      	adds	r7, #36	; 0x24
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	40023800 	.word	0x40023800
 8001c64:	40013800 	.word	0x40013800
 8001c68:	40020000 	.word	0x40020000
 8001c6c:	40020400 	.word	0x40020400
 8001c70:	40020800 	.word	0x40020800
 8001c74:	40020c00 	.word	0x40020c00
 8001c78:	40021000 	.word	0x40021000
 8001c7c:	40013c00 	.word	0x40013c00

08001c80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	460b      	mov	r3, r1
 8001c8a:	807b      	strh	r3, [r7, #2]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c90:	787b      	ldrb	r3, [r7, #1]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d003      	beq.n	8001c9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c96:	887a      	ldrh	r2, [r7, #2]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c9c:	e003      	b.n	8001ca6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c9e:	887b      	ldrh	r3, [r7, #2]
 8001ca0:	041a      	lsls	r2, r3, #16
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	619a      	str	r2, [r3, #24]
}
 8001ca6:	bf00      	nop
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
	...

08001cb4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d101      	bne.n	8001cc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e267      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d075      	beq.n	8001dbe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001cd2:	4b88      	ldr	r3, [pc, #544]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	f003 030c 	and.w	r3, r3, #12
 8001cda:	2b04      	cmp	r3, #4
 8001cdc:	d00c      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cde:	4b85      	ldr	r3, [pc, #532]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ce6:	2b08      	cmp	r3, #8
 8001ce8:	d112      	bne.n	8001d10 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cea:	4b82      	ldr	r3, [pc, #520]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cf2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001cf6:	d10b      	bne.n	8001d10 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf8:	4b7e      	ldr	r3, [pc, #504]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d05b      	beq.n	8001dbc <HAL_RCC_OscConfig+0x108>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d157      	bne.n	8001dbc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e242      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d18:	d106      	bne.n	8001d28 <HAL_RCC_OscConfig+0x74>
 8001d1a:	4b76      	ldr	r3, [pc, #472]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a75      	ldr	r2, [pc, #468]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001d20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d24:	6013      	str	r3, [r2, #0]
 8001d26:	e01d      	b.n	8001d64 <HAL_RCC_OscConfig+0xb0>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d30:	d10c      	bne.n	8001d4c <HAL_RCC_OscConfig+0x98>
 8001d32:	4b70      	ldr	r3, [pc, #448]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a6f      	ldr	r2, [pc, #444]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001d38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d3c:	6013      	str	r3, [r2, #0]
 8001d3e:	4b6d      	ldr	r3, [pc, #436]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a6c      	ldr	r2, [pc, #432]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001d44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d48:	6013      	str	r3, [r2, #0]
 8001d4a:	e00b      	b.n	8001d64 <HAL_RCC_OscConfig+0xb0>
 8001d4c:	4b69      	ldr	r3, [pc, #420]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a68      	ldr	r2, [pc, #416]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001d52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d56:	6013      	str	r3, [r2, #0]
 8001d58:	4b66      	ldr	r3, [pc, #408]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a65      	ldr	r2, [pc, #404]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001d5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d013      	beq.n	8001d94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d6c:	f7ff fcee 	bl	800174c <HAL_GetTick>
 8001d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d72:	e008      	b.n	8001d86 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d74:	f7ff fcea 	bl	800174c <HAL_GetTick>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	2b64      	cmp	r3, #100	; 0x64
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e207      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d86:	4b5b      	ldr	r3, [pc, #364]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d0f0      	beq.n	8001d74 <HAL_RCC_OscConfig+0xc0>
 8001d92:	e014      	b.n	8001dbe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d94:	f7ff fcda 	bl	800174c <HAL_GetTick>
 8001d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d9c:	f7ff fcd6 	bl	800174c <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b64      	cmp	r3, #100	; 0x64
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e1f3      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dae:	4b51      	ldr	r3, [pc, #324]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1f0      	bne.n	8001d9c <HAL_RCC_OscConfig+0xe8>
 8001dba:	e000      	b.n	8001dbe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d063      	beq.n	8001e92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001dca:	4b4a      	ldr	r3, [pc, #296]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f003 030c 	and.w	r3, r3, #12
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d00b      	beq.n	8001dee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dd6:	4b47      	ldr	r3, [pc, #284]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001dde:	2b08      	cmp	r3, #8
 8001de0:	d11c      	bne.n	8001e1c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001de2:	4b44      	ldr	r3, [pc, #272]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d116      	bne.n	8001e1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dee:	4b41      	ldr	r3, [pc, #260]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0302 	and.w	r3, r3, #2
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d005      	beq.n	8001e06 <HAL_RCC_OscConfig+0x152>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d001      	beq.n	8001e06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e1c7      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e06:	4b3b      	ldr	r3, [pc, #236]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	691b      	ldr	r3, [r3, #16]
 8001e12:	00db      	lsls	r3, r3, #3
 8001e14:	4937      	ldr	r1, [pc, #220]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001e16:	4313      	orrs	r3, r2
 8001e18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e1a:	e03a      	b.n	8001e92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d020      	beq.n	8001e66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e24:	4b34      	ldr	r3, [pc, #208]	; (8001ef8 <HAL_RCC_OscConfig+0x244>)
 8001e26:	2201      	movs	r2, #1
 8001e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e2a:	f7ff fc8f 	bl	800174c <HAL_GetTick>
 8001e2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e30:	e008      	b.n	8001e44 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e32:	f7ff fc8b 	bl	800174c <HAL_GetTick>
 8001e36:	4602      	mov	r2, r0
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d901      	bls.n	8001e44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e40:	2303      	movs	r3, #3
 8001e42:	e1a8      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e44:	4b2b      	ldr	r3, [pc, #172]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 0302 	and.w	r3, r3, #2
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d0f0      	beq.n	8001e32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e50:	4b28      	ldr	r3, [pc, #160]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	691b      	ldr	r3, [r3, #16]
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	4925      	ldr	r1, [pc, #148]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001e60:	4313      	orrs	r3, r2
 8001e62:	600b      	str	r3, [r1, #0]
 8001e64:	e015      	b.n	8001e92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e66:	4b24      	ldr	r3, [pc, #144]	; (8001ef8 <HAL_RCC_OscConfig+0x244>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e6c:	f7ff fc6e 	bl	800174c <HAL_GetTick>
 8001e70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e72:	e008      	b.n	8001e86 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e74:	f7ff fc6a 	bl	800174c <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d901      	bls.n	8001e86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e82:	2303      	movs	r3, #3
 8001e84:	e187      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e86:	4b1b      	ldr	r3, [pc, #108]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d1f0      	bne.n	8001e74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0308 	and.w	r3, r3, #8
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d036      	beq.n	8001f0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d016      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ea6:	4b15      	ldr	r3, [pc, #84]	; (8001efc <HAL_RCC_OscConfig+0x248>)
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eac:	f7ff fc4e 	bl	800174c <HAL_GetTick>
 8001eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eb2:	e008      	b.n	8001ec6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001eb4:	f7ff fc4a 	bl	800174c <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e167      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ec6:	4b0b      	ldr	r3, [pc, #44]	; (8001ef4 <HAL_RCC_OscConfig+0x240>)
 8001ec8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001eca:	f003 0302 	and.w	r3, r3, #2
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d0f0      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x200>
 8001ed2:	e01b      	b.n	8001f0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ed4:	4b09      	ldr	r3, [pc, #36]	; (8001efc <HAL_RCC_OscConfig+0x248>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eda:	f7ff fc37 	bl	800174c <HAL_GetTick>
 8001ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ee0:	e00e      	b.n	8001f00 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ee2:	f7ff fc33 	bl	800174c <HAL_GetTick>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d907      	bls.n	8001f00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	e150      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
 8001ef4:	40023800 	.word	0x40023800
 8001ef8:	42470000 	.word	0x42470000
 8001efc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f00:	4b88      	ldr	r3, [pc, #544]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001f02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f04:	f003 0302 	and.w	r3, r3, #2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d1ea      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0304 	and.w	r3, r3, #4
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	f000 8097 	beq.w	8002048 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f1e:	4b81      	ldr	r3, [pc, #516]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d10f      	bne.n	8001f4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	60bb      	str	r3, [r7, #8]
 8001f2e:	4b7d      	ldr	r3, [pc, #500]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f32:	4a7c      	ldr	r2, [pc, #496]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001f34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f38:	6413      	str	r3, [r2, #64]	; 0x40
 8001f3a:	4b7a      	ldr	r3, [pc, #488]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f42:	60bb      	str	r3, [r7, #8]
 8001f44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f46:	2301      	movs	r3, #1
 8001f48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f4a:	4b77      	ldr	r3, [pc, #476]	; (8002128 <HAL_RCC_OscConfig+0x474>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d118      	bne.n	8001f88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f56:	4b74      	ldr	r3, [pc, #464]	; (8002128 <HAL_RCC_OscConfig+0x474>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a73      	ldr	r2, [pc, #460]	; (8002128 <HAL_RCC_OscConfig+0x474>)
 8001f5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f62:	f7ff fbf3 	bl	800174c <HAL_GetTick>
 8001f66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f68:	e008      	b.n	8001f7c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f6a:	f7ff fbef 	bl	800174c <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d901      	bls.n	8001f7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e10c      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f7c:	4b6a      	ldr	r3, [pc, #424]	; (8002128 <HAL_RCC_OscConfig+0x474>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d0f0      	beq.n	8001f6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d106      	bne.n	8001f9e <HAL_RCC_OscConfig+0x2ea>
 8001f90:	4b64      	ldr	r3, [pc, #400]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001f92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f94:	4a63      	ldr	r2, [pc, #396]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001f96:	f043 0301 	orr.w	r3, r3, #1
 8001f9a:	6713      	str	r3, [r2, #112]	; 0x70
 8001f9c:	e01c      	b.n	8001fd8 <HAL_RCC_OscConfig+0x324>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	2b05      	cmp	r3, #5
 8001fa4:	d10c      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x30c>
 8001fa6:	4b5f      	ldr	r3, [pc, #380]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001faa:	4a5e      	ldr	r2, [pc, #376]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001fac:	f043 0304 	orr.w	r3, r3, #4
 8001fb0:	6713      	str	r3, [r2, #112]	; 0x70
 8001fb2:	4b5c      	ldr	r3, [pc, #368]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fb6:	4a5b      	ldr	r2, [pc, #364]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001fb8:	f043 0301 	orr.w	r3, r3, #1
 8001fbc:	6713      	str	r3, [r2, #112]	; 0x70
 8001fbe:	e00b      	b.n	8001fd8 <HAL_RCC_OscConfig+0x324>
 8001fc0:	4b58      	ldr	r3, [pc, #352]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001fc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fc4:	4a57      	ldr	r2, [pc, #348]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001fc6:	f023 0301 	bic.w	r3, r3, #1
 8001fca:	6713      	str	r3, [r2, #112]	; 0x70
 8001fcc:	4b55      	ldr	r3, [pc, #340]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fd0:	4a54      	ldr	r2, [pc, #336]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8001fd2:	f023 0304 	bic.w	r3, r3, #4
 8001fd6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d015      	beq.n	800200c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fe0:	f7ff fbb4 	bl	800174c <HAL_GetTick>
 8001fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fe6:	e00a      	b.n	8001ffe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fe8:	f7ff fbb0 	bl	800174c <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e0cb      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ffe:	4b49      	ldr	r3, [pc, #292]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8002000:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0ee      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x334>
 800200a:	e014      	b.n	8002036 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800200c:	f7ff fb9e 	bl	800174c <HAL_GetTick>
 8002010:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002012:	e00a      	b.n	800202a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002014:	f7ff fb9a 	bl	800174c <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002022:	4293      	cmp	r3, r2
 8002024:	d901      	bls.n	800202a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e0b5      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800202a:	4b3e      	ldr	r3, [pc, #248]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 800202c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800202e:	f003 0302 	and.w	r3, r3, #2
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1ee      	bne.n	8002014 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002036:	7dfb      	ldrb	r3, [r7, #23]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d105      	bne.n	8002048 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800203c:	4b39      	ldr	r3, [pc, #228]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 800203e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002040:	4a38      	ldr	r2, [pc, #224]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8002042:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002046:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	2b00      	cmp	r3, #0
 800204e:	f000 80a1 	beq.w	8002194 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002052:	4b34      	ldr	r3, [pc, #208]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f003 030c 	and.w	r3, r3, #12
 800205a:	2b08      	cmp	r3, #8
 800205c:	d05c      	beq.n	8002118 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	2b02      	cmp	r3, #2
 8002064:	d141      	bne.n	80020ea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002066:	4b31      	ldr	r3, [pc, #196]	; (800212c <HAL_RCC_OscConfig+0x478>)
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800206c:	f7ff fb6e 	bl	800174c <HAL_GetTick>
 8002070:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002072:	e008      	b.n	8002086 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002074:	f7ff fb6a 	bl	800174c <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b02      	cmp	r3, #2
 8002080:	d901      	bls.n	8002086 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e087      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002086:	4b27      	ldr	r3, [pc, #156]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d1f0      	bne.n	8002074 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	69da      	ldr	r2, [r3, #28]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a1b      	ldr	r3, [r3, #32]
 800209a:	431a      	orrs	r2, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a0:	019b      	lsls	r3, r3, #6
 80020a2:	431a      	orrs	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a8:	085b      	lsrs	r3, r3, #1
 80020aa:	3b01      	subs	r3, #1
 80020ac:	041b      	lsls	r3, r3, #16
 80020ae:	431a      	orrs	r2, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b4:	061b      	lsls	r3, r3, #24
 80020b6:	491b      	ldr	r1, [pc, #108]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020bc:	4b1b      	ldr	r3, [pc, #108]	; (800212c <HAL_RCC_OscConfig+0x478>)
 80020be:	2201      	movs	r2, #1
 80020c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c2:	f7ff fb43 	bl	800174c <HAL_GetTick>
 80020c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020c8:	e008      	b.n	80020dc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020ca:	f7ff fb3f 	bl	800174c <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d901      	bls.n	80020dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e05c      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020dc:	4b11      	ldr	r3, [pc, #68]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d0f0      	beq.n	80020ca <HAL_RCC_OscConfig+0x416>
 80020e8:	e054      	b.n	8002194 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ea:	4b10      	ldr	r3, [pc, #64]	; (800212c <HAL_RCC_OscConfig+0x478>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f0:	f7ff fb2c 	bl	800174c <HAL_GetTick>
 80020f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020f6:	e008      	b.n	800210a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020f8:	f7ff fb28 	bl	800174c <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	2b02      	cmp	r3, #2
 8002104:	d901      	bls.n	800210a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e045      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800210a:	4b06      	ldr	r3, [pc, #24]	; (8002124 <HAL_RCC_OscConfig+0x470>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d1f0      	bne.n	80020f8 <HAL_RCC_OscConfig+0x444>
 8002116:	e03d      	b.n	8002194 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d107      	bne.n	8002130 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e038      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
 8002124:	40023800 	.word	0x40023800
 8002128:	40007000 	.word	0x40007000
 800212c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002130:	4b1b      	ldr	r3, [pc, #108]	; (80021a0 <HAL_RCC_OscConfig+0x4ec>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	2b01      	cmp	r3, #1
 800213c:	d028      	beq.n	8002190 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002148:	429a      	cmp	r2, r3
 800214a:	d121      	bne.n	8002190 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002156:	429a      	cmp	r2, r3
 8002158:	d11a      	bne.n	8002190 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002160:	4013      	ands	r3, r2
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002166:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002168:	4293      	cmp	r3, r2
 800216a:	d111      	bne.n	8002190 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002176:	085b      	lsrs	r3, r3, #1
 8002178:	3b01      	subs	r3, #1
 800217a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800217c:	429a      	cmp	r2, r3
 800217e:	d107      	bne.n	8002190 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800218a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800218c:	429a      	cmp	r2, r3
 800218e:	d001      	beq.n	8002194 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e000      	b.n	8002196 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3718      	adds	r7, #24
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40023800 	.word	0x40023800

080021a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d101      	bne.n	80021b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e0cc      	b.n	8002352 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021b8:	4b68      	ldr	r3, [pc, #416]	; (800235c <HAL_RCC_ClockConfig+0x1b8>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0307 	and.w	r3, r3, #7
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d90c      	bls.n	80021e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021c6:	4b65      	ldr	r3, [pc, #404]	; (800235c <HAL_RCC_ClockConfig+0x1b8>)
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	b2d2      	uxtb	r2, r2
 80021cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ce:	4b63      	ldr	r3, [pc, #396]	; (800235c <HAL_RCC_ClockConfig+0x1b8>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0307 	and.w	r3, r3, #7
 80021d6:	683a      	ldr	r2, [r7, #0]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d001      	beq.n	80021e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e0b8      	b.n	8002352 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d020      	beq.n	800222e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0304 	and.w	r3, r3, #4
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d005      	beq.n	8002204 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021f8:	4b59      	ldr	r3, [pc, #356]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	4a58      	ldr	r2, [pc, #352]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 80021fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002202:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0308 	and.w	r3, r3, #8
 800220c:	2b00      	cmp	r3, #0
 800220e:	d005      	beq.n	800221c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002210:	4b53      	ldr	r3, [pc, #332]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	4a52      	ldr	r2, [pc, #328]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 8002216:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800221a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800221c:	4b50      	ldr	r3, [pc, #320]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	494d      	ldr	r1, [pc, #308]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 800222a:	4313      	orrs	r3, r2
 800222c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	2b00      	cmp	r3, #0
 8002238:	d044      	beq.n	80022c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	2b01      	cmp	r3, #1
 8002240:	d107      	bne.n	8002252 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002242:	4b47      	ldr	r3, [pc, #284]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d119      	bne.n	8002282 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e07f      	b.n	8002352 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	2b02      	cmp	r3, #2
 8002258:	d003      	beq.n	8002262 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800225e:	2b03      	cmp	r3, #3
 8002260:	d107      	bne.n	8002272 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002262:	4b3f      	ldr	r3, [pc, #252]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d109      	bne.n	8002282 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e06f      	b.n	8002352 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002272:	4b3b      	ldr	r3, [pc, #236]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	2b00      	cmp	r3, #0
 800227c:	d101      	bne.n	8002282 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e067      	b.n	8002352 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002282:	4b37      	ldr	r3, [pc, #220]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	f023 0203 	bic.w	r2, r3, #3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	4934      	ldr	r1, [pc, #208]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 8002290:	4313      	orrs	r3, r2
 8002292:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002294:	f7ff fa5a 	bl	800174c <HAL_GetTick>
 8002298:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800229a:	e00a      	b.n	80022b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800229c:	f7ff fa56 	bl	800174c <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d901      	bls.n	80022b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e04f      	b.n	8002352 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022b2:	4b2b      	ldr	r3, [pc, #172]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f003 020c 	and.w	r2, r3, #12
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d1eb      	bne.n	800229c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022c4:	4b25      	ldr	r3, [pc, #148]	; (800235c <HAL_RCC_ClockConfig+0x1b8>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 0307 	and.w	r3, r3, #7
 80022cc:	683a      	ldr	r2, [r7, #0]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d20c      	bcs.n	80022ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022d2:	4b22      	ldr	r3, [pc, #136]	; (800235c <HAL_RCC_ClockConfig+0x1b8>)
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	b2d2      	uxtb	r2, r2
 80022d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022da:	4b20      	ldr	r3, [pc, #128]	; (800235c <HAL_RCC_ClockConfig+0x1b8>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	683a      	ldr	r2, [r7, #0]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d001      	beq.n	80022ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e032      	b.n	8002352 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0304 	and.w	r3, r3, #4
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d008      	beq.n	800230a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022f8:	4b19      	ldr	r3, [pc, #100]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	4916      	ldr	r1, [pc, #88]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 8002306:	4313      	orrs	r3, r2
 8002308:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0308 	and.w	r3, r3, #8
 8002312:	2b00      	cmp	r3, #0
 8002314:	d009      	beq.n	800232a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002316:	4b12      	ldr	r3, [pc, #72]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	00db      	lsls	r3, r3, #3
 8002324:	490e      	ldr	r1, [pc, #56]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 8002326:	4313      	orrs	r3, r2
 8002328:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800232a:	f000 f821 	bl	8002370 <HAL_RCC_GetSysClockFreq>
 800232e:	4602      	mov	r2, r0
 8002330:	4b0b      	ldr	r3, [pc, #44]	; (8002360 <HAL_RCC_ClockConfig+0x1bc>)
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	091b      	lsrs	r3, r3, #4
 8002336:	f003 030f 	and.w	r3, r3, #15
 800233a:	490a      	ldr	r1, [pc, #40]	; (8002364 <HAL_RCC_ClockConfig+0x1c0>)
 800233c:	5ccb      	ldrb	r3, [r1, r3]
 800233e:	fa22 f303 	lsr.w	r3, r2, r3
 8002342:	4a09      	ldr	r2, [pc, #36]	; (8002368 <HAL_RCC_ClockConfig+0x1c4>)
 8002344:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002346:	4b09      	ldr	r3, [pc, #36]	; (800236c <HAL_RCC_ClockConfig+0x1c8>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff f9ba 	bl	80016c4 <HAL_InitTick>

  return HAL_OK;
 8002350:	2300      	movs	r3, #0
}
 8002352:	4618      	mov	r0, r3
 8002354:	3710      	adds	r7, #16
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40023c00 	.word	0x40023c00
 8002360:	40023800 	.word	0x40023800
 8002364:	08003078 	.word	0x08003078
 8002368:	20000000 	.word	0x20000000
 800236c:	20000004 	.word	0x20000004

08002370 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002370:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002374:	b094      	sub	sp, #80	; 0x50
 8002376:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002378:	2300      	movs	r3, #0
 800237a:	647b      	str	r3, [r7, #68]	; 0x44
 800237c:	2300      	movs	r3, #0
 800237e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002380:	2300      	movs	r3, #0
 8002382:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002384:	2300      	movs	r3, #0
 8002386:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002388:	4b79      	ldr	r3, [pc, #484]	; (8002570 <HAL_RCC_GetSysClockFreq+0x200>)
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	f003 030c 	and.w	r3, r3, #12
 8002390:	2b08      	cmp	r3, #8
 8002392:	d00d      	beq.n	80023b0 <HAL_RCC_GetSysClockFreq+0x40>
 8002394:	2b08      	cmp	r3, #8
 8002396:	f200 80e1 	bhi.w	800255c <HAL_RCC_GetSysClockFreq+0x1ec>
 800239a:	2b00      	cmp	r3, #0
 800239c:	d002      	beq.n	80023a4 <HAL_RCC_GetSysClockFreq+0x34>
 800239e:	2b04      	cmp	r3, #4
 80023a0:	d003      	beq.n	80023aa <HAL_RCC_GetSysClockFreq+0x3a>
 80023a2:	e0db      	b.n	800255c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80023a4:	4b73      	ldr	r3, [pc, #460]	; (8002574 <HAL_RCC_GetSysClockFreq+0x204>)
 80023a6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80023a8:	e0db      	b.n	8002562 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80023aa:	4b73      	ldr	r3, [pc, #460]	; (8002578 <HAL_RCC_GetSysClockFreq+0x208>)
 80023ac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80023ae:	e0d8      	b.n	8002562 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023b0:	4b6f      	ldr	r3, [pc, #444]	; (8002570 <HAL_RCC_GetSysClockFreq+0x200>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80023b8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023ba:	4b6d      	ldr	r3, [pc, #436]	; (8002570 <HAL_RCC_GetSysClockFreq+0x200>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d063      	beq.n	800248e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023c6:	4b6a      	ldr	r3, [pc, #424]	; (8002570 <HAL_RCC_GetSysClockFreq+0x200>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	099b      	lsrs	r3, r3, #6
 80023cc:	2200      	movs	r2, #0
 80023ce:	63bb      	str	r3, [r7, #56]	; 0x38
 80023d0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80023d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023d8:	633b      	str	r3, [r7, #48]	; 0x30
 80023da:	2300      	movs	r3, #0
 80023dc:	637b      	str	r3, [r7, #52]	; 0x34
 80023de:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80023e2:	4622      	mov	r2, r4
 80023e4:	462b      	mov	r3, r5
 80023e6:	f04f 0000 	mov.w	r0, #0
 80023ea:	f04f 0100 	mov.w	r1, #0
 80023ee:	0159      	lsls	r1, r3, #5
 80023f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023f4:	0150      	lsls	r0, r2, #5
 80023f6:	4602      	mov	r2, r0
 80023f8:	460b      	mov	r3, r1
 80023fa:	4621      	mov	r1, r4
 80023fc:	1a51      	subs	r1, r2, r1
 80023fe:	6139      	str	r1, [r7, #16]
 8002400:	4629      	mov	r1, r5
 8002402:	eb63 0301 	sbc.w	r3, r3, r1
 8002406:	617b      	str	r3, [r7, #20]
 8002408:	f04f 0200 	mov.w	r2, #0
 800240c:	f04f 0300 	mov.w	r3, #0
 8002410:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002414:	4659      	mov	r1, fp
 8002416:	018b      	lsls	r3, r1, #6
 8002418:	4651      	mov	r1, sl
 800241a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800241e:	4651      	mov	r1, sl
 8002420:	018a      	lsls	r2, r1, #6
 8002422:	4651      	mov	r1, sl
 8002424:	ebb2 0801 	subs.w	r8, r2, r1
 8002428:	4659      	mov	r1, fp
 800242a:	eb63 0901 	sbc.w	r9, r3, r1
 800242e:	f04f 0200 	mov.w	r2, #0
 8002432:	f04f 0300 	mov.w	r3, #0
 8002436:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800243a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800243e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002442:	4690      	mov	r8, r2
 8002444:	4699      	mov	r9, r3
 8002446:	4623      	mov	r3, r4
 8002448:	eb18 0303 	adds.w	r3, r8, r3
 800244c:	60bb      	str	r3, [r7, #8]
 800244e:	462b      	mov	r3, r5
 8002450:	eb49 0303 	adc.w	r3, r9, r3
 8002454:	60fb      	str	r3, [r7, #12]
 8002456:	f04f 0200 	mov.w	r2, #0
 800245a:	f04f 0300 	mov.w	r3, #0
 800245e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002462:	4629      	mov	r1, r5
 8002464:	024b      	lsls	r3, r1, #9
 8002466:	4621      	mov	r1, r4
 8002468:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800246c:	4621      	mov	r1, r4
 800246e:	024a      	lsls	r2, r1, #9
 8002470:	4610      	mov	r0, r2
 8002472:	4619      	mov	r1, r3
 8002474:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002476:	2200      	movs	r2, #0
 8002478:	62bb      	str	r3, [r7, #40]	; 0x28
 800247a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800247c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002480:	f7fd feaa 	bl	80001d8 <__aeabi_uldivmod>
 8002484:	4602      	mov	r2, r0
 8002486:	460b      	mov	r3, r1
 8002488:	4613      	mov	r3, r2
 800248a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800248c:	e058      	b.n	8002540 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800248e:	4b38      	ldr	r3, [pc, #224]	; (8002570 <HAL_RCC_GetSysClockFreq+0x200>)
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	099b      	lsrs	r3, r3, #6
 8002494:	2200      	movs	r2, #0
 8002496:	4618      	mov	r0, r3
 8002498:	4611      	mov	r1, r2
 800249a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800249e:	623b      	str	r3, [r7, #32]
 80024a0:	2300      	movs	r3, #0
 80024a2:	627b      	str	r3, [r7, #36]	; 0x24
 80024a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80024a8:	4642      	mov	r2, r8
 80024aa:	464b      	mov	r3, r9
 80024ac:	f04f 0000 	mov.w	r0, #0
 80024b0:	f04f 0100 	mov.w	r1, #0
 80024b4:	0159      	lsls	r1, r3, #5
 80024b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024ba:	0150      	lsls	r0, r2, #5
 80024bc:	4602      	mov	r2, r0
 80024be:	460b      	mov	r3, r1
 80024c0:	4641      	mov	r1, r8
 80024c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80024c6:	4649      	mov	r1, r9
 80024c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80024cc:	f04f 0200 	mov.w	r2, #0
 80024d0:	f04f 0300 	mov.w	r3, #0
 80024d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80024d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80024dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80024e0:	ebb2 040a 	subs.w	r4, r2, sl
 80024e4:	eb63 050b 	sbc.w	r5, r3, fp
 80024e8:	f04f 0200 	mov.w	r2, #0
 80024ec:	f04f 0300 	mov.w	r3, #0
 80024f0:	00eb      	lsls	r3, r5, #3
 80024f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024f6:	00e2      	lsls	r2, r4, #3
 80024f8:	4614      	mov	r4, r2
 80024fa:	461d      	mov	r5, r3
 80024fc:	4643      	mov	r3, r8
 80024fe:	18e3      	adds	r3, r4, r3
 8002500:	603b      	str	r3, [r7, #0]
 8002502:	464b      	mov	r3, r9
 8002504:	eb45 0303 	adc.w	r3, r5, r3
 8002508:	607b      	str	r3, [r7, #4]
 800250a:	f04f 0200 	mov.w	r2, #0
 800250e:	f04f 0300 	mov.w	r3, #0
 8002512:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002516:	4629      	mov	r1, r5
 8002518:	028b      	lsls	r3, r1, #10
 800251a:	4621      	mov	r1, r4
 800251c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002520:	4621      	mov	r1, r4
 8002522:	028a      	lsls	r2, r1, #10
 8002524:	4610      	mov	r0, r2
 8002526:	4619      	mov	r1, r3
 8002528:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800252a:	2200      	movs	r2, #0
 800252c:	61bb      	str	r3, [r7, #24]
 800252e:	61fa      	str	r2, [r7, #28]
 8002530:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002534:	f7fd fe50 	bl	80001d8 <__aeabi_uldivmod>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	4613      	mov	r3, r2
 800253e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002540:	4b0b      	ldr	r3, [pc, #44]	; (8002570 <HAL_RCC_GetSysClockFreq+0x200>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	0c1b      	lsrs	r3, r3, #16
 8002546:	f003 0303 	and.w	r3, r3, #3
 800254a:	3301      	adds	r3, #1
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002550:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002552:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002554:	fbb2 f3f3 	udiv	r3, r2, r3
 8002558:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800255a:	e002      	b.n	8002562 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800255c:	4b05      	ldr	r3, [pc, #20]	; (8002574 <HAL_RCC_GetSysClockFreq+0x204>)
 800255e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002560:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002562:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002564:	4618      	mov	r0, r3
 8002566:	3750      	adds	r7, #80	; 0x50
 8002568:	46bd      	mov	sp, r7
 800256a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800256e:	bf00      	nop
 8002570:	40023800 	.word	0x40023800
 8002574:	00f42400 	.word	0x00f42400
 8002578:	007a1200 	.word	0x007a1200

0800257c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002580:	4b03      	ldr	r3, [pc, #12]	; (8002590 <HAL_RCC_GetHCLKFreq+0x14>)
 8002582:	681b      	ldr	r3, [r3, #0]
}
 8002584:	4618      	mov	r0, r3
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	20000000 	.word	0x20000000

08002594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002598:	f7ff fff0 	bl	800257c <HAL_RCC_GetHCLKFreq>
 800259c:	4602      	mov	r2, r0
 800259e:	4b05      	ldr	r3, [pc, #20]	; (80025b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	0a9b      	lsrs	r3, r3, #10
 80025a4:	f003 0307 	and.w	r3, r3, #7
 80025a8:	4903      	ldr	r1, [pc, #12]	; (80025b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025aa:	5ccb      	ldrb	r3, [r1, r3]
 80025ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40023800 	.word	0x40023800
 80025b8:	08003088 	.word	0x08003088

080025bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80025c0:	f7ff ffdc 	bl	800257c <HAL_RCC_GetHCLKFreq>
 80025c4:	4602      	mov	r2, r0
 80025c6:	4b05      	ldr	r3, [pc, #20]	; (80025dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	0b5b      	lsrs	r3, r3, #13
 80025cc:	f003 0307 	and.w	r3, r3, #7
 80025d0:	4903      	ldr	r1, [pc, #12]	; (80025e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025d2:	5ccb      	ldrb	r3, [r1, r3]
 80025d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025d8:	4618      	mov	r0, r3
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40023800 	.word	0x40023800
 80025e0:	08003088 	.word	0x08003088

080025e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e07b      	b.n	80026ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d108      	bne.n	8002610 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002606:	d009      	beq.n	800261c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	61da      	str	r2, [r3, #28]
 800260e:	e005      	b.n	800261c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002628:	b2db      	uxtb	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d106      	bne.n	800263c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f7fe fed2 	bl	80013e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2202      	movs	r2, #2
 8002640:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002652:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002664:	431a      	orrs	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800266e:	431a      	orrs	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	691b      	ldr	r3, [r3, #16]
 8002674:	f003 0302 	and.w	r3, r3, #2
 8002678:	431a      	orrs	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	695b      	ldr	r3, [r3, #20]
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	431a      	orrs	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800268c:	431a      	orrs	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69db      	ldr	r3, [r3, #28]
 8002692:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002696:	431a      	orrs	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026a0:	ea42 0103 	orr.w	r1, r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026a8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	430a      	orrs	r2, r1
 80026b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	0c1b      	lsrs	r3, r3, #16
 80026ba:	f003 0104 	and.w	r1, r3, #4
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c2:	f003 0210 	and.w	r2, r3, #16
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	430a      	orrs	r2, r1
 80026cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	69da      	ldr	r2, [r3, #28]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026f6:	b580      	push	{r7, lr}
 80026f8:	b082      	sub	sp, #8
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d101      	bne.n	8002708 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e03f      	b.n	8002788 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2b00      	cmp	r3, #0
 8002712:	d106      	bne.n	8002722 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f7fe ff3d 	bl	800159c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2224      	movs	r2, #36	; 0x24
 8002726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	68da      	ldr	r2, [r3, #12]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002738:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f000 f828 	bl	8002790 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	691a      	ldr	r2, [r3, #16]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800274e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	695a      	ldr	r2, [r3, #20]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800275e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68da      	ldr	r2, [r3, #12]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800276e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2220      	movs	r2, #32
 800277a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2220      	movs	r2, #32
 8002782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002790:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002794:	b0c0      	sub	sp, #256	; 0x100
 8002796:	af00      	add	r7, sp, #0
 8002798:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800279c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	691b      	ldr	r3, [r3, #16]
 80027a4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80027a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027ac:	68d9      	ldr	r1, [r3, #12]
 80027ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	ea40 0301 	orr.w	r3, r0, r1
 80027b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	431a      	orrs	r2, r3
 80027c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027cc:	695b      	ldr	r3, [r3, #20]
 80027ce:	431a      	orrs	r2, r3
 80027d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80027dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80027e8:	f021 010c 	bic.w	r1, r1, #12
 80027ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80027f6:	430b      	orrs	r3, r1
 80027f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800280a:	6999      	ldr	r1, [r3, #24]
 800280c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	ea40 0301 	orr.w	r3, r0, r1
 8002816:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	4b8f      	ldr	r3, [pc, #572]	; (8002a5c <UART_SetConfig+0x2cc>)
 8002820:	429a      	cmp	r2, r3
 8002822:	d005      	beq.n	8002830 <UART_SetConfig+0xa0>
 8002824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	4b8d      	ldr	r3, [pc, #564]	; (8002a60 <UART_SetConfig+0x2d0>)
 800282c:	429a      	cmp	r2, r3
 800282e:	d104      	bne.n	800283a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002830:	f7ff fec4 	bl	80025bc <HAL_RCC_GetPCLK2Freq>
 8002834:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002838:	e003      	b.n	8002842 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800283a:	f7ff feab 	bl	8002594 <HAL_RCC_GetPCLK1Freq>
 800283e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002842:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002846:	69db      	ldr	r3, [r3, #28]
 8002848:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800284c:	f040 810c 	bne.w	8002a68 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002850:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002854:	2200      	movs	r2, #0
 8002856:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800285a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800285e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002862:	4622      	mov	r2, r4
 8002864:	462b      	mov	r3, r5
 8002866:	1891      	adds	r1, r2, r2
 8002868:	65b9      	str	r1, [r7, #88]	; 0x58
 800286a:	415b      	adcs	r3, r3
 800286c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800286e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002872:	4621      	mov	r1, r4
 8002874:	eb12 0801 	adds.w	r8, r2, r1
 8002878:	4629      	mov	r1, r5
 800287a:	eb43 0901 	adc.w	r9, r3, r1
 800287e:	f04f 0200 	mov.w	r2, #0
 8002882:	f04f 0300 	mov.w	r3, #0
 8002886:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800288a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800288e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002892:	4690      	mov	r8, r2
 8002894:	4699      	mov	r9, r3
 8002896:	4623      	mov	r3, r4
 8002898:	eb18 0303 	adds.w	r3, r8, r3
 800289c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80028a0:	462b      	mov	r3, r5
 80028a2:	eb49 0303 	adc.w	r3, r9, r3
 80028a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80028aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80028b6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80028ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80028be:	460b      	mov	r3, r1
 80028c0:	18db      	adds	r3, r3, r3
 80028c2:	653b      	str	r3, [r7, #80]	; 0x50
 80028c4:	4613      	mov	r3, r2
 80028c6:	eb42 0303 	adc.w	r3, r2, r3
 80028ca:	657b      	str	r3, [r7, #84]	; 0x54
 80028cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80028d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80028d4:	f7fd fc80 	bl	80001d8 <__aeabi_uldivmod>
 80028d8:	4602      	mov	r2, r0
 80028da:	460b      	mov	r3, r1
 80028dc:	4b61      	ldr	r3, [pc, #388]	; (8002a64 <UART_SetConfig+0x2d4>)
 80028de:	fba3 2302 	umull	r2, r3, r3, r2
 80028e2:	095b      	lsrs	r3, r3, #5
 80028e4:	011c      	lsls	r4, r3, #4
 80028e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028ea:	2200      	movs	r2, #0
 80028ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80028f0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80028f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80028f8:	4642      	mov	r2, r8
 80028fa:	464b      	mov	r3, r9
 80028fc:	1891      	adds	r1, r2, r2
 80028fe:	64b9      	str	r1, [r7, #72]	; 0x48
 8002900:	415b      	adcs	r3, r3
 8002902:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002904:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002908:	4641      	mov	r1, r8
 800290a:	eb12 0a01 	adds.w	sl, r2, r1
 800290e:	4649      	mov	r1, r9
 8002910:	eb43 0b01 	adc.w	fp, r3, r1
 8002914:	f04f 0200 	mov.w	r2, #0
 8002918:	f04f 0300 	mov.w	r3, #0
 800291c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002920:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002924:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002928:	4692      	mov	sl, r2
 800292a:	469b      	mov	fp, r3
 800292c:	4643      	mov	r3, r8
 800292e:	eb1a 0303 	adds.w	r3, sl, r3
 8002932:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002936:	464b      	mov	r3, r9
 8002938:	eb4b 0303 	adc.w	r3, fp, r3
 800293c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800294c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002950:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002954:	460b      	mov	r3, r1
 8002956:	18db      	adds	r3, r3, r3
 8002958:	643b      	str	r3, [r7, #64]	; 0x40
 800295a:	4613      	mov	r3, r2
 800295c:	eb42 0303 	adc.w	r3, r2, r3
 8002960:	647b      	str	r3, [r7, #68]	; 0x44
 8002962:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002966:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800296a:	f7fd fc35 	bl	80001d8 <__aeabi_uldivmod>
 800296e:	4602      	mov	r2, r0
 8002970:	460b      	mov	r3, r1
 8002972:	4611      	mov	r1, r2
 8002974:	4b3b      	ldr	r3, [pc, #236]	; (8002a64 <UART_SetConfig+0x2d4>)
 8002976:	fba3 2301 	umull	r2, r3, r3, r1
 800297a:	095b      	lsrs	r3, r3, #5
 800297c:	2264      	movs	r2, #100	; 0x64
 800297e:	fb02 f303 	mul.w	r3, r2, r3
 8002982:	1acb      	subs	r3, r1, r3
 8002984:	00db      	lsls	r3, r3, #3
 8002986:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800298a:	4b36      	ldr	r3, [pc, #216]	; (8002a64 <UART_SetConfig+0x2d4>)
 800298c:	fba3 2302 	umull	r2, r3, r3, r2
 8002990:	095b      	lsrs	r3, r3, #5
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002998:	441c      	add	r4, r3
 800299a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800299e:	2200      	movs	r2, #0
 80029a0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80029a4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80029a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80029ac:	4642      	mov	r2, r8
 80029ae:	464b      	mov	r3, r9
 80029b0:	1891      	adds	r1, r2, r2
 80029b2:	63b9      	str	r1, [r7, #56]	; 0x38
 80029b4:	415b      	adcs	r3, r3
 80029b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80029bc:	4641      	mov	r1, r8
 80029be:	1851      	adds	r1, r2, r1
 80029c0:	6339      	str	r1, [r7, #48]	; 0x30
 80029c2:	4649      	mov	r1, r9
 80029c4:	414b      	adcs	r3, r1
 80029c6:	637b      	str	r3, [r7, #52]	; 0x34
 80029c8:	f04f 0200 	mov.w	r2, #0
 80029cc:	f04f 0300 	mov.w	r3, #0
 80029d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80029d4:	4659      	mov	r1, fp
 80029d6:	00cb      	lsls	r3, r1, #3
 80029d8:	4651      	mov	r1, sl
 80029da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029de:	4651      	mov	r1, sl
 80029e0:	00ca      	lsls	r2, r1, #3
 80029e2:	4610      	mov	r0, r2
 80029e4:	4619      	mov	r1, r3
 80029e6:	4603      	mov	r3, r0
 80029e8:	4642      	mov	r2, r8
 80029ea:	189b      	adds	r3, r3, r2
 80029ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80029f0:	464b      	mov	r3, r9
 80029f2:	460a      	mov	r2, r1
 80029f4:	eb42 0303 	adc.w	r3, r2, r3
 80029f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80029fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002a08:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002a0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002a10:	460b      	mov	r3, r1
 8002a12:	18db      	adds	r3, r3, r3
 8002a14:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a16:	4613      	mov	r3, r2
 8002a18:	eb42 0303 	adc.w	r3, r2, r3
 8002a1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002a22:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002a26:	f7fd fbd7 	bl	80001d8 <__aeabi_uldivmod>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	4b0d      	ldr	r3, [pc, #52]	; (8002a64 <UART_SetConfig+0x2d4>)
 8002a30:	fba3 1302 	umull	r1, r3, r3, r2
 8002a34:	095b      	lsrs	r3, r3, #5
 8002a36:	2164      	movs	r1, #100	; 0x64
 8002a38:	fb01 f303 	mul.w	r3, r1, r3
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	3332      	adds	r3, #50	; 0x32
 8002a42:	4a08      	ldr	r2, [pc, #32]	; (8002a64 <UART_SetConfig+0x2d4>)
 8002a44:	fba2 2303 	umull	r2, r3, r2, r3
 8002a48:	095b      	lsrs	r3, r3, #5
 8002a4a:	f003 0207 	and.w	r2, r3, #7
 8002a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4422      	add	r2, r4
 8002a56:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002a58:	e105      	b.n	8002c66 <UART_SetConfig+0x4d6>
 8002a5a:	bf00      	nop
 8002a5c:	40011000 	.word	0x40011000
 8002a60:	40011400 	.word	0x40011400
 8002a64:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002a72:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002a76:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002a7a:	4642      	mov	r2, r8
 8002a7c:	464b      	mov	r3, r9
 8002a7e:	1891      	adds	r1, r2, r2
 8002a80:	6239      	str	r1, [r7, #32]
 8002a82:	415b      	adcs	r3, r3
 8002a84:	627b      	str	r3, [r7, #36]	; 0x24
 8002a86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a8a:	4641      	mov	r1, r8
 8002a8c:	1854      	adds	r4, r2, r1
 8002a8e:	4649      	mov	r1, r9
 8002a90:	eb43 0501 	adc.w	r5, r3, r1
 8002a94:	f04f 0200 	mov.w	r2, #0
 8002a98:	f04f 0300 	mov.w	r3, #0
 8002a9c:	00eb      	lsls	r3, r5, #3
 8002a9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002aa2:	00e2      	lsls	r2, r4, #3
 8002aa4:	4614      	mov	r4, r2
 8002aa6:	461d      	mov	r5, r3
 8002aa8:	4643      	mov	r3, r8
 8002aaa:	18e3      	adds	r3, r4, r3
 8002aac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002ab0:	464b      	mov	r3, r9
 8002ab2:	eb45 0303 	adc.w	r3, r5, r3
 8002ab6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002ac6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002aca:	f04f 0200 	mov.w	r2, #0
 8002ace:	f04f 0300 	mov.w	r3, #0
 8002ad2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002ad6:	4629      	mov	r1, r5
 8002ad8:	008b      	lsls	r3, r1, #2
 8002ada:	4621      	mov	r1, r4
 8002adc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ae0:	4621      	mov	r1, r4
 8002ae2:	008a      	lsls	r2, r1, #2
 8002ae4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002ae8:	f7fd fb76 	bl	80001d8 <__aeabi_uldivmod>
 8002aec:	4602      	mov	r2, r0
 8002aee:	460b      	mov	r3, r1
 8002af0:	4b60      	ldr	r3, [pc, #384]	; (8002c74 <UART_SetConfig+0x4e4>)
 8002af2:	fba3 2302 	umull	r2, r3, r3, r2
 8002af6:	095b      	lsrs	r3, r3, #5
 8002af8:	011c      	lsls	r4, r3, #4
 8002afa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002afe:	2200      	movs	r2, #0
 8002b00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002b04:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002b08:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002b0c:	4642      	mov	r2, r8
 8002b0e:	464b      	mov	r3, r9
 8002b10:	1891      	adds	r1, r2, r2
 8002b12:	61b9      	str	r1, [r7, #24]
 8002b14:	415b      	adcs	r3, r3
 8002b16:	61fb      	str	r3, [r7, #28]
 8002b18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b1c:	4641      	mov	r1, r8
 8002b1e:	1851      	adds	r1, r2, r1
 8002b20:	6139      	str	r1, [r7, #16]
 8002b22:	4649      	mov	r1, r9
 8002b24:	414b      	adcs	r3, r1
 8002b26:	617b      	str	r3, [r7, #20]
 8002b28:	f04f 0200 	mov.w	r2, #0
 8002b2c:	f04f 0300 	mov.w	r3, #0
 8002b30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b34:	4659      	mov	r1, fp
 8002b36:	00cb      	lsls	r3, r1, #3
 8002b38:	4651      	mov	r1, sl
 8002b3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b3e:	4651      	mov	r1, sl
 8002b40:	00ca      	lsls	r2, r1, #3
 8002b42:	4610      	mov	r0, r2
 8002b44:	4619      	mov	r1, r3
 8002b46:	4603      	mov	r3, r0
 8002b48:	4642      	mov	r2, r8
 8002b4a:	189b      	adds	r3, r3, r2
 8002b4c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002b50:	464b      	mov	r3, r9
 8002b52:	460a      	mov	r2, r1
 8002b54:	eb42 0303 	adc.w	r3, r2, r3
 8002b58:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	67bb      	str	r3, [r7, #120]	; 0x78
 8002b66:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002b68:	f04f 0200 	mov.w	r2, #0
 8002b6c:	f04f 0300 	mov.w	r3, #0
 8002b70:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002b74:	4649      	mov	r1, r9
 8002b76:	008b      	lsls	r3, r1, #2
 8002b78:	4641      	mov	r1, r8
 8002b7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b7e:	4641      	mov	r1, r8
 8002b80:	008a      	lsls	r2, r1, #2
 8002b82:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002b86:	f7fd fb27 	bl	80001d8 <__aeabi_uldivmod>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	4b39      	ldr	r3, [pc, #228]	; (8002c74 <UART_SetConfig+0x4e4>)
 8002b90:	fba3 1302 	umull	r1, r3, r3, r2
 8002b94:	095b      	lsrs	r3, r3, #5
 8002b96:	2164      	movs	r1, #100	; 0x64
 8002b98:	fb01 f303 	mul.w	r3, r1, r3
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	011b      	lsls	r3, r3, #4
 8002ba0:	3332      	adds	r3, #50	; 0x32
 8002ba2:	4a34      	ldr	r2, [pc, #208]	; (8002c74 <UART_SetConfig+0x4e4>)
 8002ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba8:	095b      	lsrs	r3, r3, #5
 8002baa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bae:	441c      	add	r4, r3
 8002bb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	673b      	str	r3, [r7, #112]	; 0x70
 8002bb8:	677a      	str	r2, [r7, #116]	; 0x74
 8002bba:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002bbe:	4642      	mov	r2, r8
 8002bc0:	464b      	mov	r3, r9
 8002bc2:	1891      	adds	r1, r2, r2
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	415b      	adcs	r3, r3
 8002bc8:	60fb      	str	r3, [r7, #12]
 8002bca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002bce:	4641      	mov	r1, r8
 8002bd0:	1851      	adds	r1, r2, r1
 8002bd2:	6039      	str	r1, [r7, #0]
 8002bd4:	4649      	mov	r1, r9
 8002bd6:	414b      	adcs	r3, r1
 8002bd8:	607b      	str	r3, [r7, #4]
 8002bda:	f04f 0200 	mov.w	r2, #0
 8002bde:	f04f 0300 	mov.w	r3, #0
 8002be2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002be6:	4659      	mov	r1, fp
 8002be8:	00cb      	lsls	r3, r1, #3
 8002bea:	4651      	mov	r1, sl
 8002bec:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bf0:	4651      	mov	r1, sl
 8002bf2:	00ca      	lsls	r2, r1, #3
 8002bf4:	4610      	mov	r0, r2
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	4642      	mov	r2, r8
 8002bfc:	189b      	adds	r3, r3, r2
 8002bfe:	66bb      	str	r3, [r7, #104]	; 0x68
 8002c00:	464b      	mov	r3, r9
 8002c02:	460a      	mov	r2, r1
 8002c04:	eb42 0303 	adc.w	r3, r2, r3
 8002c08:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002c0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	663b      	str	r3, [r7, #96]	; 0x60
 8002c14:	667a      	str	r2, [r7, #100]	; 0x64
 8002c16:	f04f 0200 	mov.w	r2, #0
 8002c1a:	f04f 0300 	mov.w	r3, #0
 8002c1e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002c22:	4649      	mov	r1, r9
 8002c24:	008b      	lsls	r3, r1, #2
 8002c26:	4641      	mov	r1, r8
 8002c28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c2c:	4641      	mov	r1, r8
 8002c2e:	008a      	lsls	r2, r1, #2
 8002c30:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002c34:	f7fd fad0 	bl	80001d8 <__aeabi_uldivmod>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	460b      	mov	r3, r1
 8002c3c:	4b0d      	ldr	r3, [pc, #52]	; (8002c74 <UART_SetConfig+0x4e4>)
 8002c3e:	fba3 1302 	umull	r1, r3, r3, r2
 8002c42:	095b      	lsrs	r3, r3, #5
 8002c44:	2164      	movs	r1, #100	; 0x64
 8002c46:	fb01 f303 	mul.w	r3, r1, r3
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	011b      	lsls	r3, r3, #4
 8002c4e:	3332      	adds	r3, #50	; 0x32
 8002c50:	4a08      	ldr	r2, [pc, #32]	; (8002c74 <UART_SetConfig+0x4e4>)
 8002c52:	fba2 2303 	umull	r2, r3, r2, r3
 8002c56:	095b      	lsrs	r3, r3, #5
 8002c58:	f003 020f 	and.w	r2, r3, #15
 8002c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4422      	add	r2, r4
 8002c64:	609a      	str	r2, [r3, #8]
}
 8002c66:	bf00      	nop
 8002c68:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c72:	bf00      	nop
 8002c74:	51eb851f 	.word	0x51eb851f

08002c78 <__libc_init_array>:
 8002c78:	b570      	push	{r4, r5, r6, lr}
 8002c7a:	4d0d      	ldr	r5, [pc, #52]	; (8002cb0 <__libc_init_array+0x38>)
 8002c7c:	4c0d      	ldr	r4, [pc, #52]	; (8002cb4 <__libc_init_array+0x3c>)
 8002c7e:	1b64      	subs	r4, r4, r5
 8002c80:	10a4      	asrs	r4, r4, #2
 8002c82:	2600      	movs	r6, #0
 8002c84:	42a6      	cmp	r6, r4
 8002c86:	d109      	bne.n	8002c9c <__libc_init_array+0x24>
 8002c88:	4d0b      	ldr	r5, [pc, #44]	; (8002cb8 <__libc_init_array+0x40>)
 8002c8a:	4c0c      	ldr	r4, [pc, #48]	; (8002cbc <__libc_init_array+0x44>)
 8002c8c:	f000 f820 	bl	8002cd0 <_init>
 8002c90:	1b64      	subs	r4, r4, r5
 8002c92:	10a4      	asrs	r4, r4, #2
 8002c94:	2600      	movs	r6, #0
 8002c96:	42a6      	cmp	r6, r4
 8002c98:	d105      	bne.n	8002ca6 <__libc_init_array+0x2e>
 8002c9a:	bd70      	pop	{r4, r5, r6, pc}
 8002c9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ca0:	4798      	blx	r3
 8002ca2:	3601      	adds	r6, #1
 8002ca4:	e7ee      	b.n	8002c84 <__libc_init_array+0xc>
 8002ca6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002caa:	4798      	blx	r3
 8002cac:	3601      	adds	r6, #1
 8002cae:	e7f2      	b.n	8002c96 <__libc_init_array+0x1e>
 8002cb0:	08003098 	.word	0x08003098
 8002cb4:	08003098 	.word	0x08003098
 8002cb8:	08003098 	.word	0x08003098
 8002cbc:	0800309c 	.word	0x0800309c

08002cc0 <memset>:
 8002cc0:	4402      	add	r2, r0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d100      	bne.n	8002cca <memset+0xa>
 8002cc8:	4770      	bx	lr
 8002cca:	f803 1b01 	strb.w	r1, [r3], #1
 8002cce:	e7f9      	b.n	8002cc4 <memset+0x4>

08002cd0 <_init>:
 8002cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cd2:	bf00      	nop
 8002cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cd6:	bc08      	pop	{r3}
 8002cd8:	469e      	mov	lr, r3
 8002cda:	4770      	bx	lr

08002cdc <_fini>:
 8002cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cde:	bf00      	nop
 8002ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ce2:	bc08      	pop	{r3}
 8002ce4:	469e      	mov	lr, r3
 8002ce6:	4770      	bx	lr
