module ALU_16bit (
	input [15:0] aIn, bIn,
	input [2:0] shifter,
	input clockIn,
	output [15:0] aShifted, bShifted,
	output crOut,
	output reg [15:0] accOut, tempDiffOut, diffOut, sumOut,
	output reg zeroFlag
);

wire [15:0] wSum, wDiff;
wire wBrwOut, wCrIn, wCrOut;
wire wShifter;

shifter shiftA (.listOut(aShifted[15:0]), .listIn(aIn[15:0]), .nShift(shifter));
shifter shiftB (.listOut(bshifted[15:0]), .listIn(bIn[15:0]), .nShift(shifter));
endmodule

