0.7
2020.2
May  7 2023
15:10:42
/home/afonso/Documents/VesPA-CPU_MEM_italian/VesPA-CPU_MEM_italian/VesPA Version 8bit ROM/aula.sim/sim_1/synth/func/xsim/tb_top_func_synth.v,1702045885,verilog,,/home/afonso/Documents/VesPA-CPU_MEM_italian/VesPA-CPU_MEM_italian/VesPA Version 8bit ROM/aula.srcs/sim_1/new/tb_top.v,,ALU;Button_debounce;CPU;Instruction_Register;Program_Counter;RegFile;RegFile_blk_mem_gen_0_0;RegFile_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;RegFile_blk_mem_gen_0_0_blk_mem_gen_prim_width;RegFile_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;RegFile_blk_mem_gen_0_0_blk_mem_gen_top;RegFile_blk_mem_gen_0_0_blk_mem_gen_v8_4_6;RegFile_blk_mem_gen_0_0_blk_mem_gen_v8_4_6_synth;RegFile_blk_mem_gen_0_1;RegFile_blk_mem_gen_0_1_blk_mem_gen_generic_cstr;RegFile_blk_mem_gen_0_1_blk_mem_gen_prim_width;RegFile_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init;RegFile_blk_mem_gen_0_1_blk_mem_gen_top;RegFile_blk_mem_gen_0_1_blk_mem_gen_v8_4_6;RegFile_blk_mem_gen_0_1_blk_mem_gen_v8_4_6_synth;RegFile_wrapper;control_unit;datapath;glbl;interruptcontrol;memoryAf;memoryAf_axi_bram_ctrl_0_bram_0;memoryAf_axi_bram_ctrl_0_bram_0_blk_mem_gen_generic_cstr;memoryAf_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_width;memoryAf_axi_bram_ctrl_0_bram_0_blk_mem_gen_prim_wrapper_init;memoryAf_axi_bram_ctrl_0_bram_0_blk_mem_gen_top;memoryAf_axi_bram_ctrl_0_bram_0_blk_mem_gen_v8_4_6;memoryAf_axi_bram_ctrl_0_bram_0_blk_mem_gen_v8_4_6_synth;memoryAf_blk_mem_gen_0_1;memoryAf_blk_mem_gen_0_1_blk_mem_gen_generic_cstr;memoryAf_blk_mem_gen_0_1_blk_mem_gen_prim_width;memoryAf_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init;memoryAf_blk_mem_gen_0_1_blk_mem_gen_top;memoryAf_blk_mem_gen_0_1_blk_mem_gen_v8_4_6;memoryAf_blk_mem_gen_0_1_blk_mem_gen_v8_4_6_synth;memoryAf_wrapper;memoryHandler;register_bank;top,,,,,,,,
/home/afonso/Documents/VesPA-CPU_MEM_italian/VesPA-CPU_MEM_italian/VesPA Version 8bit ROM/aula.srcs/sim_1/new/tb_top.v,1700646323,verilog,,,,tb_top,,,,,,,,
