Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May  8 12:12:05 2020
| Host         : Gordoncrew-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: guess/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: guess/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: guess/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: guess/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: guess/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: guess/FSM_onehot_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: guess/lose_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: guess/y_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: guess/y_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: guess/y_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: guess/y_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.135        0.000                      0                   29        0.060        0.000                      0                   29        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.135        0.000                      0                   29        0.060        0.000                      0                   29        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 dbR/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.842ns (27.070%)  route 2.268ns (72.930%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.123ns = ( 14.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.156    dbR/CLK
    SLICE_X1Y38          FDCE                                         r  dbR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  dbR/state_reg[1]/Q
                         net (fo=11, routed)          1.466     7.041    guess/outR
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.299     7.340 r  guess/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.802     8.143    guess/FSM_onehot_state[5]_i_4_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I4_O)        0.124     8.267 r  guess/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     8.267    guess/FSM_onehot_state[5]_i_2_n_0
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.160    13.548    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.095    13.643 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.480    14.123    guess/clock_OBUF
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.070    14.194    
                         clock uncertainty           -0.035    14.158    
    SLICE_X2Y39          FDCE (Setup_fdce_C_D)        0.244    14.402    guess/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 dbR/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.746ns (30.447%)  route 1.704ns (69.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.123ns = ( 14.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.156    dbR/CLK
    SLICE_X1Y38          FDCE                                         r  dbR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  dbR/state_reg[1]/Q
                         net (fo=11, routed)          1.096     6.671    guess/outR
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.327     6.998 r  guess/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.609     7.606    guess/FSM_onehot_state[3]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.160    13.548    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.095    13.643 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.480    14.123    guess/clock_OBUF
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.070    14.194    
                         clock uncertainty           -0.035    14.158    
    SLICE_X2Y39          FDCE (Setup_fdce_C_D)       -0.058    14.100    guess/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 dbL/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.807ns (34.332%)  route 1.544ns (65.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.123ns = ( 14.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.156    dbL/CLK
    SLICE_X2Y38          FDCE                                         r  dbL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.478     5.634 f  dbL/state_reg[1]/Q
                         net (fo=12, routed)          0.900     6.534    guess/outL
    SLICE_X3Y39          LUT2 (Prop_lut2_I1_O)        0.329     6.863 r  guess/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.644     7.507    guess/FSM_onehot_state[1]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.160    13.548    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.095    13.643 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.480    14.123    guess/clock_OBUF
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.070    14.194    
                         clock uncertainty           -0.035    14.158    
    SLICE_X2Y39          FDCE (Setup_fdce_C_D)       -0.070    14.088    guess/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 dbR/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.842ns (31.965%)  route 1.792ns (68.035%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.123ns = ( 14.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.156    dbR/CLK
    SLICE_X1Y38          FDCE                                         r  dbR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  dbR/state_reg[1]/Q
                         net (fo=11, routed)          0.964     6.539    dbD/outR
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.299     6.838 r  dbD/FSM_onehot_state[5]_i_3/O
                         net (fo=2, routed)           0.828     7.666    guess/FSM_onehot_state_reg[5]_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     7.790 r  guess/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     7.790    guess/FSM_onehot_state[4]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.160    13.548    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.095    13.643 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.480    14.123    guess/clock_OBUF
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.070    14.194    
                         clock uncertainty           -0.035    14.158    
    SLICE_X2Y39          FDCE (Setup_fdce_C_D)        0.242    14.400    guess/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 dbD/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 1.069ns (44.553%)  route 1.330ns (55.447%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.123ns = ( 14.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.156    dbD/CLK
    SLICE_X1Y38          FDCE                                         r  dbD/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  dbD/state_reg[1]/Q
                         net (fo=11, routed)          0.878     6.453    dbL/outD
    SLICE_X2Y39          LUT4 (Prop_lut4_I3_O)        0.322     6.775 f  dbL/FSM_onehot_state[0]_i_2/O
                         net (fo=1, routed)           0.452     7.228    guess/FSM_onehot_state_reg[0]_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.328     7.556 r  guess/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.556    guess/FSM_onehot_state[0]_i_1_n_0
    SLICE_X2Y39          FDPE                                         r  guess/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.160    13.548    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.095    13.643 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.480    14.123    guess/clock_OBUF
    SLICE_X2Y39          FDPE                                         r  guess/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.070    14.194    
                         clock uncertainty           -0.035    14.158    
    SLICE_X2Y39          FDPE (Setup_fdpe_C_D)        0.242    14.400    guess/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 dbD/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.743ns (38.034%)  route 1.211ns (61.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.123ns = ( 14.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.156    dbD/CLK
    SLICE_X1Y38          FDCE                                         r  dbD/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  dbD/state_reg[1]/Q
                         net (fo=11, routed)          0.883     6.458    guess/outD
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.324     6.782 r  guess/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.328     7.110    guess/FSM_onehot_state[2]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.160    13.548    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.095    13.643 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.480    14.123    guess/clock_OBUF
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.070    14.194    
                         clock uncertainty           -0.035    14.158    
    SLICE_X2Y39          FDCE (Setup_fdce_C_D)       -0.069    14.089    guess/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 guess/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.844ns (30.902%)  route 1.887ns (69.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.123ns = ( 14.123 - 10.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.532     3.991    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.118     4.109 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.557     4.666    guess/clock_OBUF
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.720     5.386 r  guess/FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           1.274     6.660    guess/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     6.784 r  guess/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.613     7.397    guess/FSM_onehot_state[5]_i_1_n_0
    SLICE_X2Y39          FDPE                                         r  guess/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.160    13.548    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.095    13.643 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.480    14.123    guess/clock_OBUF
    SLICE_X2Y39          FDPE                                         r  guess/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.542    14.666    
                         clock uncertainty           -0.035    14.630    
    SLICE_X2Y39          FDPE (Setup_fdpe_C_CE)      -0.006    14.624    guess/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  7.227    

Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 guess/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.844ns (30.902%)  route 1.887ns (69.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.123ns = ( 14.123 - 10.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.532     3.991    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.118     4.109 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.557     4.666    guess/clock_OBUF
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.720     5.386 r  guess/FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           1.274     6.660    guess/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     6.784 r  guess/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.613     7.397    guess/FSM_onehot_state[5]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.160    13.548    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.095    13.643 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.480    14.123    guess/clock_OBUF
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.542    14.666    
                         clock uncertainty           -0.035    14.630    
    SLICE_X2Y39          FDCE (Setup_fdce_C_CE)      -0.006    14.624    guess/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  7.227    

Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 guess/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.844ns (30.902%)  route 1.887ns (69.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.123ns = ( 14.123 - 10.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.532     3.991    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.118     4.109 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.557     4.666    guess/clock_OBUF
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.720     5.386 r  guess/FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           1.274     6.660    guess/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     6.784 r  guess/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.613     7.397    guess/FSM_onehot_state[5]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.160    13.548    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.095    13.643 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.480    14.123    guess/clock_OBUF
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.542    14.666    
                         clock uncertainty           -0.035    14.630    
    SLICE_X2Y39          FDCE (Setup_fdce_C_CE)      -0.006    14.624    guess/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  7.227    

Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 guess/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.844ns (30.902%)  route 1.887ns (69.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.123ns = ( 14.123 - 10.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.532     3.991    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.118     4.109 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.557     4.666    guess/clock_OBUF
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.720     5.386 r  guess/FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           1.274     6.660    guess/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     6.784 r  guess/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.613     7.397    guess/FSM_onehot_state[5]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.160    13.548    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.095    13.643 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.480    14.123    guess/clock_OBUF
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.542    14.666    
                         clock uncertainty           -0.035    14.630    
    SLICE_X2Y39          FDCE (Setup_fdce_C_CE)      -0.006    14.624    guess/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  7.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbR/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.271ns (48.910%)  route 0.283ns (51.090%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    dbR/CLK
    SLICE_X1Y38          FDCE                                         r  dbR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  dbR/state_reg[1]/Q
                         net (fo=11, routed)          0.149     1.753    guess/outR
    SLICE_X3Y39          LUT6 (Prop_lut6_I3_O)        0.098     1.851 r  guess/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.134     1.985    guess/FSM_onehot_state[4]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I4_O)        0.045     2.030 r  guess/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.030    guess/FSM_onehot_state[4]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.247     1.661    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.060     1.721 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.238     1.959    guess/clock_OBUF
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.188     1.772    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.199     1.971    guess/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbU/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.291ns (49.740%)  route 0.294ns (50.260%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    dbU/CLK
    SLICE_X2Y38          FDCE                                         r  dbU/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.148     1.624 r  dbU/state_reg[1]/Q
                         net (fo=11, routed)          0.203     1.827    dbL/outU
    SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.098     1.925 r  dbL/FSM_onehot_state[5]_i_5/O
                         net (fo=1, routed)           0.091     2.016    guess/FSM_onehot_state_reg[5]_1
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     2.061 r  guess/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     2.061    guess/FSM_onehot_state[5]_i_2_n_0
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.247     1.661    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.060     1.721 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.238     1.959    guess/clock_OBUF
    SLICE_X2Y39          FDCE                                         r  guess/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.188     1.772    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.199     1.971    guess/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dbU/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.360ns (51.142%)  route 0.344ns (48.858%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    dbU/CLK
    SLICE_X2Y38          FDCE                                         r  dbU/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.148     1.624 f  dbU/state_reg[1]/Q
                         net (fo=11, routed)          0.203     1.827    dbL/outU
    SLICE_X2Y39          LUT4 (Prop_lut4_I2_O)        0.101     1.928 f  dbL/FSM_onehot_state[0]_i_2/O
                         net (fo=1, routed)           0.141     2.069    guess/FSM_onehot_state_reg[0]_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I2_O)        0.111     2.180 r  guess/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.180    guess/FSM_onehot_state[0]_i_1_n_0
    SLICE_X2Y39          FDPE                                         r  guess/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.247     1.661    nolabel_line17/clk_IBUF
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.060     1.721 r  nolabel_line17/clock_OBUF_inst_i_1/O
                         net (fo=7, routed)           0.238     1.959    guess/clock_OBUF
    SLICE_X2Y39          FDPE                                         r  guess/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.188     1.772    
    SLICE_X2Y39          FDPE (Hold_fdpe_C_D)         0.199     1.971    guess/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dbR/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbR/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.183ns (51.958%)  route 0.169ns (48.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    dbR/CLK
    SLICE_X1Y38          FDCE                                         r  dbR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  dbR/state_reg[0]/Q
                         net (fo=4, routed)           0.169     1.786    dbR/state[0]
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.042     1.828 r  dbR/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.828    dbR/state[1]_i_1_n_0
    SLICE_X1Y38          FDCE                                         r  dbR/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     1.991    dbR/CLK
    SLICE_X1Y38          FDCE                                         r  dbR/state_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.107     1.583    dbR/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbR/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbR/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.811%)  route 0.170ns (48.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    dbR/CLK
    SLICE_X1Y38          FDCE                                         r  dbR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  dbR/state_reg[0]/Q
                         net (fo=4, routed)           0.170     1.787    dbR/state[0]
    SLICE_X1Y38          LUT4 (Prop_lut4_I0_O)        0.042     1.829 r  dbR/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.829    dbR/counter_next[1]
    SLICE_X1Y38          FDPE                                         r  dbR/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     1.991    dbR/CLK
    SLICE_X1Y38          FDPE                                         r  dbR/counter_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y38          FDPE (Hold_fdpe_C_D)         0.107     1.583    dbR/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbL/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    dbL/CLK
    SLICE_X2Y38          FDPE                                         r  dbL/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDPE (Prop_fdpe_C_Q)         0.164     1.640 r  dbL/counter_reg[0]/Q
                         net (fo=4, routed)           0.175     1.815    dbL/counter_reg_n_0_[0]
    SLICE_X2Y38          LUT4 (Prop_lut4_I2_O)        0.043     1.858 r  dbL/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.858    dbL/counter_next[1]
    SLICE_X2Y38          FDPE                                         r  dbL/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     1.991    dbL/CLK
    SLICE_X2Y38          FDPE                                         r  dbL/counter_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y38          FDPE (Hold_fdpe_C_D)         0.131     1.607    dbL/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbR/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbR/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    dbR/CLK
    SLICE_X1Y38          FDCE                                         r  dbR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  dbR/state_reg[0]/Q
                         net (fo=4, routed)           0.169     1.786    dbR/state[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I1_O)        0.045     1.831 r  dbR/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    dbR/state[0]_i_1_n_0
    SLICE_X1Y38          FDCE                                         r  dbR/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     1.991    dbR/CLK
    SLICE_X1Y38          FDCE                                         r  dbR/state_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.092     1.568    dbR/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbR/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbR/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.217%)  route 0.170ns (47.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    dbR/CLK
    SLICE_X1Y38          FDCE                                         r  dbR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  dbR/state_reg[0]/Q
                         net (fo=4, routed)           0.170     1.787    dbR/state[0]
    SLICE_X1Y38          LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  dbR/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.832    dbR/counter_next[0]
    SLICE_X1Y38          FDPE                                         r  dbR/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     1.991    dbR/CLK
    SLICE_X1Y38          FDPE                                         r  dbR/counter_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y38          FDPE (Hold_fdpe_C_D)         0.092     1.568    dbR/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbL/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    dbL/CLK
    SLICE_X2Y38          FDPE                                         r  dbL/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDPE (Prop_fdpe_C_Q)         0.164     1.640 f  dbL/counter_reg[0]/Q
                         net (fo=4, routed)           0.175     1.815    dbL/counter_reg_n_0_[0]
    SLICE_X2Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.860 r  dbL/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.860    dbL/counter_next[0]
    SLICE_X2Y38          FDPE                                         r  dbL/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     1.991    dbL/CLK
    SLICE_X2Y38          FDPE                                         r  dbL/counter_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y38          FDPE (Hold_fdpe_C_D)         0.120     1.596    dbL/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line17/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.594     1.477    nolabel_line17/CLK
    SLICE_X0Y40          FDCE                                         r  nolabel_line17/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  nolabel_line17/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.173     1.791    nolabel_line17/count1[0]
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.045     1.836 r  nolabel_line17/Q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    nolabel_line17/Q_reg[0]_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  nolabel_line17/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.865     1.992    nolabel_line17/CLK
    SLICE_X0Y40          FDCE                                         r  nolabel_line17/Q_reg_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.091     1.568    nolabel_line17/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    dbD/counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    dbD/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    dbD/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    dbD/state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    dbL/counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    dbL/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    dbL/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    dbL/state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    dbR/counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    dbD/counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    dbD/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    dbD/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    dbD/state_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    dbL/counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    dbL/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    dbL/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    dbL/state_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    dbR/counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    dbR/counter_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    guess/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    guess/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    guess/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    guess/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    guess/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    guess/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    guess/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    guess/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    guess/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39    guess/FSM_onehot_state_reg[4]/C



