INFO: [VRFC 10-163] Analyzing VHDL file "E:/TUK_Summer2023/Sep 08_2023/Vhdl_eduvance/lab6_Full_adder_using_Half_adders/lab6_Full_adder_using_Half_adders.srcs/sources_1/new/Half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Half_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/TUK_Summer2023/Sep 08_2023/Vhdl_eduvance/lab6_Full_adder_using_Half_adders/lab6_Full_adder_using_Half_adders.srcs/sources_1/new/lab6_Full_adder_using_Half_adders.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab6_Full_adder_using_Half_adders'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/TUK_Summer2023/Sep 08_2023/Vhdl_eduvance/lab6_Full_adder_using_Half_adders/lab6_Full_adder_using_Half_adders.srcs/sim_1/new/Full_adder_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_adder_TB'
