{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549136045960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549136045965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 02 20:34:05 2019 " "Processing started: Sat Feb 02 20:34:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549136045965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136045965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Heatmap -c Heatmap " "Command: quartus_map --read_settings_files=on --write_settings_files=off Heatmap -c Heatmap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136045965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549136046954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549136046954 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system.qsys " "Elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136054616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:17 Progress: Loading IVS_Projekat/system.qsys " "2019.02.02.20:34:17 Progress: Loading IVS_Projekat/system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136057699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:18 Progress: Reading input file " "2019.02.02.20:34:18 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136058114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:18 Progress: Adding altpll_0 \[altpll 17.1\] " "2019.02.02.20:34:18 Progress: Adding altpll_0 \[altpll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136058183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Parameterizing module altpll_0 " "2019.02.02.20:34:19 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Adding clk_0 \[clock_source 17.1\] " "2019.02.02.20:34:19 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Parameterizing module clk_0 " "2019.02.02.20:34:19 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\] " "2019.02.02.20:34:19 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Parameterizing module jtag_uart_0 " "2019.02.02.20:34:19 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Adding manager \[altera_nios2_gen2 17.1\] " "2019.02.02.20:34:19 Progress: Adding manager \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Parameterizing module manager " "2019.02.02.20:34:19 Progress: Parameterizing module manager" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Adding mbox_m_w0 \[altera_avalon_mailbox_simple 17.1\] " "2019.02.02.20:34:19 Progress: Adding mbox_m_w0 \[altera_avalon_mailbox_simple 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Parameterizing module mbox_m_w0 " "2019.02.02.20:34:19 Progress: Parameterizing module mbox_m_w0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Adding mbox_m_w1 \[altera_avalon_mailbox_simple 17.1\] " "2019.02.02.20:34:19 Progress: Adding mbox_m_w1 \[altera_avalon_mailbox_simple 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Parameterizing module mbox_m_w1 " "2019.02.02.20:34:19 Progress: Parameterizing module mbox_m_w1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Adding mbox_m_w2 \[altera_avalon_mailbox_simple 17.1\] " "2019.02.02.20:34:19 Progress: Adding mbox_m_w2 \[altera_avalon_mailbox_simple 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Parameterizing module mbox_m_w2 " "2019.02.02.20:34:19 Progress: Parameterizing module mbox_m_w2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Adding mbox_m_w3 \[altera_avalon_mailbox_simple 17.1\] " "2019.02.02.20:34:19 Progress: Adding mbox_m_w3 \[altera_avalon_mailbox_simple 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Parameterizing module mbox_m_w3 " "2019.02.02.20:34:19 Progress: Parameterizing module mbox_m_w3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 17.1\] " "2019.02.02.20:34:19 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Parameterizing module performance_counter_0 " "2019.02.02.20:34:19 Progress: Parameterizing module performance_counter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Adding req_fifo \[altera_avalon_fifo 17.1\] " "2019.02.02.20:34:19 Progress: Adding req_fifo \[altera_avalon_fifo 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Parameterizing module req_fifo " "2019.02.02.20:34:19 Progress: Parameterizing module req_fifo" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Adding sdram_0 \[sdram 1.0\] " "2019.02.02.20:34:19 Progress: Adding sdram_0 \[sdram 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Reading input file " "2019.02.02.20:34:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Adding clk_0 \[clock_source 17.1\] " "2019.02.02.20:34:19 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Parameterizing module clk_0 " "2019.02.02.20:34:19 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2019.02.02.20:34:19 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Parameterizing module sdram " "2019.02.02.20:34:19 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Adding sdram_out \[altera_avalon_mm_bridge 17.1\] " "2019.02.02.20:34:19 Progress: Adding sdram_out \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Parameterizing module sdram_out " "2019.02.02.20:34:19 Progress: Parameterizing module sdram_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Building connections " "2019.02.02.20:34:19 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Parameterizing connections " "2019.02.02.20:34:19 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Validating " "2019.02.02.20:34:19 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:19 Progress: Done reading input file " "2019.02.02.20:34:19 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136059903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Parameterizing module sdram_0 " "2019.02.02.20:34:20 Progress: Parameterizing module sdram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Adding shared_ocm \[altera_avalon_onchip_memory2 17.1\] " "2019.02.02.20:34:20 Progress: Adding shared_ocm \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Parameterizing module shared_ocm " "2019.02.02.20:34:20 Progress: Parameterizing module shared_ocm" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Adding worker0 \[worker 1.0\] " "2019.02.02.20:34:20 Progress: Adding worker0 \[worker 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Reading input file " "2019.02.02.20:34:20 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Adding clk_0 \[clock_source 17.1\] " "2019.02.02.20:34:20 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Parameterizing module clk_0 " "2019.02.02.20:34:20 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Adding cpu \[altera_nios2_gen2 17.1\] " "2019.02.02.20:34:20 Progress: Adding cpu \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Parameterizing module cpu " "2019.02.02.20:34:20 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\] " "2019.02.02.20:34:20 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Parameterizing module jtag_uart " "2019.02.02.20:34:20 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Adding worker_out \[altera_avalon_mm_bridge 17.1\] " "2019.02.02.20:34:20 Progress: Adding worker_out \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Parameterizing module worker_out " "2019.02.02.20:34:20 Progress: Parameterizing module worker_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Building connections " "2019.02.02.20:34:20 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Parameterizing connections " "2019.02.02.20:34:20 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Validating " "2019.02.02.20:34:20 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:20 Progress: Done reading input file " "2019.02.02.20:34:20 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136060759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:21 Progress: Parameterizing module worker0 " "2019.02.02.20:34:21 Progress: Parameterizing module worker0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136061165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:21 Progress: Adding worker1 \[worker 1.0\] " "2019.02.02.20:34:21 Progress: Adding worker1 \[worker 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136061165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:21 Progress: Parameterizing module worker1 " "2019.02.02.20:34:21 Progress: Parameterizing module worker1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136061550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:21 Progress: Adding worker2 \[worker 1.0\] " "2019.02.02.20:34:21 Progress: Adding worker2 \[worker 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136061551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:21 Progress: Parameterizing module worker2 " "2019.02.02.20:34:21 Progress: Parameterizing module worker2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136061941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:21 Progress: Adding worker3 \[worker 1.0\] " "2019.02.02.20:34:21 Progress: Adding worker3 \[worker 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136061941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:22 Progress: Parameterizing module worker3 " "2019.02.02.20:34:22 Progress: Parameterizing module worker3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136062314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:22 Progress: Building connections " "2019.02.02.20:34:22 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136062314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:22 Progress: Parameterizing connections " "2019.02.02.20:34:22 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136062317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:22 Progress: Validating " "2019.02.02.20:34:22 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136062318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:34:25 Progress: Done reading input file " "2019.02.02.20:34:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136065843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136070636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sdram_0.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "System.sdram_0.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136070636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.worker0.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.worker0.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136070699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.worker1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.worker1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136070755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.worker2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.worker2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136070809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.worker3.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.worker3.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136070877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Generating system \"system\" for QUARTUS_SYNTH " "System: Generating system \"system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136071785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0 " "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136075911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9 " "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136075921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"system\" instantiated altpll \"altpll_0\" " "Altpll_0: \"system\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136083005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136083021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136083021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136083264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136083267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Manager: \"system\" instantiated altera_nios2_gen2 \"manager\" " "Manager: \"system\" instantiated altera_nios2_gen2 \"manager\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136083609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mbox_m_w0: \"system\" instantiated altera_avalon_mailbox_simple \"mbox_m_w0\" " "Mbox_m_w0: \"system\" instantiated altera_avalon_mailbox_simple \"mbox_m_w0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136083611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Starting RTL generation for module 'system_performance_counter_0' " "Performance_counter_0: Starting RTL generation for module 'system_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136083625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_performance_counter_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0006_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0006_performance_counter_0_gen//system_performance_counter_0_component_configuration.pl  --do_build_sim=0  \] " "Performance_counter_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_performance_counter_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0006_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0006_performance_counter_0_gen//system_performance_counter_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136083626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Done RTL generation for module 'system_performance_counter_0' " "Performance_counter_0: Done RTL generation for module 'system_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136083828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: \"system\" instantiated altera_avalon_performance_counter \"performance_counter_0\" " "Performance_counter_0: \"system\" instantiated altera_avalon_performance_counter \"performance_counter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136083830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Req_fifo: Starting RTL generation for module 'system_req_fifo' " "Req_fifo: Starting RTL generation for module 'system_req_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136083842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Req_fifo:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=system_req_fifo --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0007_req_fifo_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0007_req_fifo_gen//system_req_fifo_component_configuration.pl  --do_build_sim=0  \] " "Req_fifo:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=system_req_fifo --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0007_req_fifo_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0007_req_fifo_gen//system_req_fifo_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136083842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Req_fifo: Done RTL generation for module 'system_req_fifo' " "Req_fifo: Done RTL generation for module 'system_req_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136084194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Req_fifo: \"system\" instantiated altera_avalon_fifo \"req_fifo\" " "Req_fifo: \"system\" instantiated altera_avalon_fifo \"req_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136084196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136084513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136084513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136084513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has address signal 26 bit wide, but the slave is 24 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has address signal 26 bit wide, but the slave is 24 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136084513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136084513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136084513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: \"system\" instantiated sdram \"sdram_0\" " "Sdram_0: \"system\" instantiated sdram \"sdram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136085305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Shared_ocm: Starting RTL generation for module 'system_shared_ocm' " "Shared_ocm: Starting RTL generation for module 'system_shared_ocm'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136085321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Shared_ocm:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_shared_ocm --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0008_shared_ocm_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0008_shared_ocm_gen//system_shared_ocm_component_configuration.pl  --do_build_sim=0  \] " "Shared_ocm:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_shared_ocm --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0008_shared_ocm_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0008_shared_ocm_gen//system_shared_ocm_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136085322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Shared_ocm: Done RTL generation for module 'system_shared_ocm' " "Shared_ocm: Done RTL generation for module 'system_shared_ocm'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136085511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Shared_ocm: \"system\" instantiated altera_avalon_onchip_memory2 \"shared_ocm\" " "Shared_ocm: \"system\" instantiated altera_avalon_onchip_memory2 \"shared_ocm\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136085513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Worker0: \"system\" instantiated worker \"worker0\" " "Worker0: \"system\" instantiated worker \"worker0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136087293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Worker1: \"system\" instantiated worker \"worker1\" " "Worker1: \"system\" instantiated worker \"worker1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136089041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Worker2: \"system\" instantiated worker \"worker2\" " "Worker2: \"system\" instantiated worker \"worker2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136090774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Worker3: \"system\" instantiated worker \"worker3\" " "Worker3: \"system\" instantiated worker \"worker3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136092535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136098103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136098283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136098474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136098661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136098856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136099038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136099223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136099408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136099585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136099767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136099947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136100134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136100313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136100490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136100669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136100855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136101037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136101229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136101407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136105414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136105441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136105447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_manager_cpu' " "Cpu: Starting RTL generation for module 'system_manager_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136105468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_manager_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0011_cpu_gen//system_manager_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_manager_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0011_cpu_gen//system_manager_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136105468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:05 (*) Starting Nios II generation " "Cpu: # 2019.02.02 20:35:05 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:05 (*)   Checking for plaintext license. " "Cpu: # 2019.02.02 20:35:05 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:06 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 20:35:06 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 20:35:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:06 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 20:35:06 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:06 (*)   Plaintext license not found. " "Cpu: # 2019.02.02 20:35:06 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:06 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.02.02 20:35:06 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:07 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 20:35:07 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 20:35:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:07 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 20:35:07 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:07 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.02.02 20:35:07 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:07 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.02.02 20:35:07 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:07 (*)   Creating all objects for CPU " "Cpu: # 2019.02.02 20:35:07 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:07 (*)     Testbench " "Cpu: # 2019.02.02 20:35:07 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:07 (*)     Instruction decoding " "Cpu: # 2019.02.02 20:35:07 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:07 (*)       Instruction fields " "Cpu: # 2019.02.02 20:35:07 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:07 (*)       Instruction decodes " "Cpu: # 2019.02.02 20:35:07 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:07 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.02.02 20:35:07 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:07 (*)       Instruction controls " "Cpu: # 2019.02.02 20:35:07 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:07 (*)     Pipeline frontend " "Cpu: # 2019.02.02 20:35:07 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:07 (*)     Pipeline backend " "Cpu: # 2019.02.02 20:35:07 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:09 (*)   Generating RTL from CPU objects " "Cpu: # 2019.02.02 20:35:09 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:10 (*)   Creating encrypted RTL " "Cpu: # 2019.02.02 20:35:10 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:11 (*) Done Nios II generation " "Cpu: # 2019.02.02 20:35:11 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_manager_cpu' " "Cpu: Done RTL generation for module 'system_manager_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"manager\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"manager\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'system_sdram_0_sdram' " "Sdram: Starting RTL generation for module 'system_sdram_0_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_0_sdram --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0012_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0012_sdram_gen//system_sdram_0_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_0_sdram --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0012_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0012_sdram_gen//system_sdram_0_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136111776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'system_sdram_0_sdram' " "Sdram: Done RTL generation for module 'system_sdram_0_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136112088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"sdram_0\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"sdram_0\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136112091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_out: \"sdram_0\" instantiated altera_avalon_mm_bridge \"sdram_out\" " "Sdram_out: \"sdram_0\" instantiated altera_avalon_mm_bridge \"sdram_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136112097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136112847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"sdram_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"sdram_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136113236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"worker0\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"worker0\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136113569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136114923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136115106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136115284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"worker0\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"worker0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136116036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"worker1\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"worker1\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136116369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"worker2\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"worker2\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136116702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"worker3\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"worker3\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Manager_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"manager_data_master_translator\" " "Manager_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"manager_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Manager_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"manager_data_master_agent\" " "Manager_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"manager_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_017: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_017\" " "Router_017: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_017\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_018: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_018\" " "Router_018: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_018\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\" " "Router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_022: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_022\" " "Router_022: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_022\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_023: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_023\" " "Router_023: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_023\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_024: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_024\" " "Router_024: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_024\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Manager_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"manager_data_master_limiter\" " "Manager_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"manager_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_011\" " "Cmd_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_013: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_013\" " "Cmd_mux_013: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_013\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\" " "Rsp_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_013: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_013\" " "Rsp_demux_013: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_013\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136117843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136118168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_worker0_cpu_cpu' " "Cpu: Starting RTL generation for module 'system_worker0_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136118180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker0_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0056_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0056_cpu_gen//system_worker0_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker0_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0056_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0056_cpu_gen//system_worker0_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136118180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:18 (*) Starting Nios II generation " "Cpu: # 2019.02.02 20:35:18 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:18 (*)   Checking for plaintext license. " "Cpu: # 2019.02.02 20:35:18 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 20:35:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 20:35:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 20:35:19 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)   Plaintext license not found. " "Cpu: # 2019.02.02 20:35:19 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.02.02 20:35:19 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 20:35:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 20:35:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 20:35:19 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.02.02 20:35:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.02.02 20:35:19 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)   Creating all objects for CPU " "Cpu: # 2019.02.02 20:35:19 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)     Testbench " "Cpu: # 2019.02.02 20:35:19 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)     Instruction decoding " "Cpu: # 2019.02.02 20:35:19 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)       Instruction fields " "Cpu: # 2019.02.02 20:35:19 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:19 (*)       Instruction decodes " "Cpu: # 2019.02.02 20:35:19 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:20 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.02.02 20:35:20 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:20 (*)       Instruction controls " "Cpu: # 2019.02.02 20:35:20 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:20 (*)     Pipeline frontend " "Cpu: # 2019.02.02 20:35:20 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:20 (*)     Pipeline backend " "Cpu: # 2019.02.02 20:35:20 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:22 (*)   Generating RTL from CPU objects " "Cpu: # 2019.02.02 20:35:22 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:23 (*)   Creating encrypted RTL " "Cpu: # 2019.02.02 20:35:23 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:24 (*) Done Nios II generation " "Cpu: # 2019.02.02 20:35:24 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_worker0_cpu_cpu' " "Cpu: Done RTL generation for module 'system_worker0_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_worker1_cpu_cpu' " "Cpu: Starting RTL generation for module 'system_worker1_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker1_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0063_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0063_cpu_gen//system_worker1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker1_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0063_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0063_cpu_gen//system_worker1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136124409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:24 (*) Starting Nios II generation " "Cpu: # 2019.02.02 20:35:24 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:24 (*)   Checking for plaintext license. " "Cpu: # 2019.02.02 20:35:24 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 20:35:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 20:35:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:25 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 20:35:25 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:25 (*)   Plaintext license not found. " "Cpu: # 2019.02.02 20:35:25 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:25 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.02.02 20:35:25 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 20:35:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 20:35:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:25 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 20:35:25 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.02.02 20:35:25 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:25 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.02.02 20:35:25 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:25 (*)   Creating all objects for CPU " "Cpu: # 2019.02.02 20:35:25 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:25 (*)     Testbench " "Cpu: # 2019.02.02 20:35:25 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:26 (*)     Instruction decoding " "Cpu: # 2019.02.02 20:35:26 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:26 (*)       Instruction fields " "Cpu: # 2019.02.02 20:35:26 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:26 (*)       Instruction decodes " "Cpu: # 2019.02.02 20:35:26 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:26 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.02.02 20:35:26 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:26 (*)       Instruction controls " "Cpu: # 2019.02.02 20:35:26 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:26 (*)     Pipeline frontend " "Cpu: # 2019.02.02 20:35:26 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:26 (*)     Pipeline backend " "Cpu: # 2019.02.02 20:35:26 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:28 (*)   Generating RTL from CPU objects " "Cpu: # 2019.02.02 20:35:28 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:29 (*)   Creating encrypted RTL " "Cpu: # 2019.02.02 20:35:29 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:30 (*) Done Nios II generation " "Cpu: # 2019.02.02 20:35:30 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_worker1_cpu_cpu' " "Cpu: Done RTL generation for module 'system_worker1_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_worker2_cpu_cpu' " "Cpu: Starting RTL generation for module 'system_worker2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker2_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0064_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0064_cpu_gen//system_worker2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker2_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0064_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0064_cpu_gen//system_worker2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136130548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:30 (*) Starting Nios II generation " "Cpu: # 2019.02.02 20:35:30 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:30 (*)   Checking for plaintext license. " "Cpu: # 2019.02.02 20:35:30 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 20:35:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 20:35:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:31 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 20:35:31 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:31 (*)   Plaintext license not found. " "Cpu: # 2019.02.02 20:35:31 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:31 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.02.02 20:35:31 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 20:35:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 20:35:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:31 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 20:35:31 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:31 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.02.02 20:35:31 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:31 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.02.02 20:35:31 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:32 (*)   Creating all objects for CPU " "Cpu: # 2019.02.02 20:35:32 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:32 (*)     Testbench " "Cpu: # 2019.02.02 20:35:32 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:32 (*)     Instruction decoding " "Cpu: # 2019.02.02 20:35:32 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:32 (*)       Instruction fields " "Cpu: # 2019.02.02 20:35:32 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:32 (*)       Instruction decodes " "Cpu: # 2019.02.02 20:35:32 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:32 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.02.02 20:35:32 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:32 (*)       Instruction controls " "Cpu: # 2019.02.02 20:35:32 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:32 (*)     Pipeline frontend " "Cpu: # 2019.02.02 20:35:32 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:32 (*)     Pipeline backend " "Cpu: # 2019.02.02 20:35:32 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:34 (*)   Generating RTL from CPU objects " "Cpu: # 2019.02.02 20:35:34 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:35 (*)   Creating encrypted RTL " "Cpu: # 2019.02.02 20:35:35 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:36 (*) Done Nios II generation " "Cpu: # 2019.02.02 20:35:36 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_worker2_cpu_cpu' " "Cpu: Done RTL generation for module 'system_worker2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_worker3_cpu_cpu' " "Cpu: Starting RTL generation for module 'system_worker3_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker3_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0065_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0065_cpu_gen//system_worker3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker3_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0065_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7129689715135835065.dir/0065_cpu_gen//system_worker3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136136653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:37 (*) Starting Nios II generation " "Cpu: # 2019.02.02 20:35:37 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:37 (*)   Checking for plaintext license. " "Cpu: # 2019.02.02 20:35:37 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 20:35:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 20:35:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:37 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 20:35:37 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:37 (*)   Plaintext license not found. " "Cpu: # 2019.02.02 20:35:37 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:37 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.02.02 20:35:37 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 20:35:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 20:35:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:38 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 20:35:38 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:38 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.02.02 20:35:38 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:38 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.02.02 20:35:38 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:38 (*)   Creating all objects for CPU " "Cpu: # 2019.02.02 20:35:38 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:38 (*)     Testbench " "Cpu: # 2019.02.02 20:35:38 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:38 (*)     Instruction decoding " "Cpu: # 2019.02.02 20:35:38 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:38 (*)       Instruction fields " "Cpu: # 2019.02.02 20:35:38 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:38 (*)       Instruction decodes " "Cpu: # 2019.02.02 20:35:38 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:38 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.02.02 20:35:38 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:38 (*)       Instruction controls " "Cpu: # 2019.02.02 20:35:38 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:38 (*)     Pipeline frontend " "Cpu: # 2019.02.02 20:35:38 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:38 (*)     Pipeline backend " "Cpu: # 2019.02.02 20:35:38 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:40 (*)   Generating RTL from CPU objects " "Cpu: # 2019.02.02 20:35:40 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:42 (*)   Creating encrypted RTL " "Cpu: # 2019.02.02 20:35:42 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:35:42 (*) Done Nios II generation " "Cpu: # 2019.02.02 20:35:42 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_worker3_cpu_cpu' " "Cpu: Done RTL generation for module 'system_worker3_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Done \"system\" with 81 modules, 164 files " "System: Done \"system\" with 81 modules, 164 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136142823 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system.qsys " "Finished elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136144499 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "sdram.qsys " "Elaborating Platform Designer system entity \"sdram.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136144509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:47 Progress: Loading IVS_Projekat/sdram.qsys " "2019.02.02.20:35:47 Progress: Loading IVS_Projekat/sdram.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136147614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:48 Progress: Reading input file " "2019.02.02.20:35:48 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136148014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:48 Progress: Adding clk_0 \[clock_source 17.1\] " "2019.02.02.20:35:48 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136148082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:48 Progress: Parameterizing module clk_0 " "2019.02.02.20:35:48 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136148723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:48 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2019.02.02.20:35:48 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136148725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:48 Progress: Parameterizing module sdram " "2019.02.02.20:35:48 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136148828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:48 Progress: Adding sdram_out \[altera_avalon_mm_bridge 17.1\] " "2019.02.02.20:35:48 Progress: Adding sdram_out \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136148830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:49 Progress: Parameterizing module sdram_out " "2019.02.02.20:35:49 Progress: Parameterizing module sdram_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136149211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:49 Progress: Building connections " "2019.02.02.20:35:49 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136149211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:49 Progress: Parameterizing connections " "2019.02.02.20:35:49 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136149233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:49 Progress: Validating " "2019.02.02.20:35:49 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136149234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:49 Progress: Done reading input file " "2019.02.02.20:35:49 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136149317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Sdram.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136149571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Generating sdram \"sdram\" for QUARTUS_SYNTH " "Sdram: Generating sdram \"sdram\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136150046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136150463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136150463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136150463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has address signal 26 bit wide, but the slave is 24 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has address signal 26 bit wide, but the slave is 24 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136150463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136150463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136150463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'sdram_sdram' " "Sdram: Starting RTL generation for module 'sdram_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136152103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_sdram --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5355753424602712900.dir/0002_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5355753424602712900.dir/0002_sdram_gen//sdram_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_sdram --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5355753424602712900.dir/0002_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5355753424602712900.dir/0002_sdram_gen//sdram_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136152104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'sdram_sdram' " "Sdram: Done RTL generation for module 'sdram_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136152419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"sdram\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"sdram\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136152422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_out: \"sdram\" instantiated altera_avalon_mm_bridge \"sdram_out\" " "Sdram_out: \"sdram\" instantiated altera_avalon_mm_bridge \"sdram_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136152428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"sdram\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"sdram\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"sdram\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"sdram\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_out_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"sdram_out_m0_translator\" " "Sdram_out_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"sdram_out_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_s1_translator\" " "Sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_out_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"sdram_out_m0_agent\" " "Sdram_out_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"sdram_out_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\" " "Sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\" " "Sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136153955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136154286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136154295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done \"sdram\" with 19 modules, 32 files " "Sdram: Done \"sdram\" with 19 modules, 32 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136154300 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "sdram.qsys " "Finished elaborating Platform Designer system entity \"sdram.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136155039 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "worker.qsys " "Elaborating Platform Designer system entity \"worker.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136155045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:58 Progress: Loading IVS_Projekat/worker.qsys " "2019.02.02.20:35:58 Progress: Loading IVS_Projekat/worker.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136158137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:58 Progress: Reading input file " "2019.02.02.20:35:58 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136158536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:58 Progress: Adding clk_0 \[clock_source 17.1\] " "2019.02.02.20:35:58 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136158604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:59 Progress: Parameterizing module clk_0 " "2019.02.02.20:35:59 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136159239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:59 Progress: Adding cpu \[altera_nios2_gen2 17.1\] " "2019.02.02.20:35:59 Progress: Adding cpu \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136159241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:59 Progress: Parameterizing module cpu " "2019.02.02.20:35:59 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136159492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:59 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\] " "2019.02.02.20:35:59 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136159496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:59 Progress: Parameterizing module jtag_uart " "2019.02.02.20:35:59 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136159525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:59 Progress: Adding worker_out \[altera_avalon_mm_bridge 17.1\] " "2019.02.02.20:35:59 Progress: Adding worker_out \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136159525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:59 Progress: Parameterizing module worker_out " "2019.02.02.20:35:59 Progress: Parameterizing module worker_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136159879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:59 Progress: Building connections " "2019.02.02.20:35:59 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136159880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:59 Progress: Parameterizing connections " "2019.02.02.20:35:59 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136159907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:35:59 Progress: Validating " "2019.02.02.20:35:59 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136159908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.20:36:00 Progress: Done reading input file " "2019.02.02.20:36:00 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136160441 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Worker.clk_0: The input clock frequency must be known or set by the parent if this is a subsystem. " "Worker.clk_0: The input clock frequency must be known or set by the parent if this is a subsystem." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136161229 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Worker.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Worker.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136161229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Worker: Generating worker \"worker\" for QUARTUS_SYNTH " "Worker: Generating worker \"worker\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136161692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"worker\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"worker\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136164840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'worker_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'worker_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136164857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=worker_jtag_uart --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5092569224966647587.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5092569224966647587.dir/0002_jtag_uart_gen//worker_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=worker_jtag_uart --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5092569224966647587.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5092569224966647587.dir/0002_jtag_uart_gen//worker_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136164857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'worker_jtag_uart' " "Jtag_uart: Done RTL generation for module 'worker_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136165104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"worker\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"worker\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136165113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Worker_out: \"worker\" instantiated altera_avalon_mm_bridge \"worker_out\" " "Worker_out: \"worker\" instantiated altera_avalon_mm_bridge \"worker_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136165119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136166558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136166751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136166941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"worker\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"worker\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136167755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"worker\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"worker\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136167768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"worker\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"worker\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136167775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'worker_cpu_cpu' " "Cpu: Starting RTL generation for module 'worker_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136167802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=worker_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5092569224966647587.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5092569224966647587.dir/0006_cpu_gen//worker_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=worker_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5092569224966647587.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5092569224966647587.dir/0006_cpu_gen//worker_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136167802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:08 (*) Starting Nios II generation " "Cpu: # 2019.02.02 20:36:08 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:08 (*)   Checking for plaintext license. " "Cpu: # 2019.02.02 20:36:08 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:08 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 20:36:08 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 20:36:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:08 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 20:36:08 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:08 (*)   Plaintext license not found. " "Cpu: # 2019.02.02 20:36:08 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:08 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.02.02 20:36:08 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 20:36:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 20:36:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:09 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 20:36:09 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.02.02 20:36:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:09 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.02.02 20:36:09 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:09 (*)   Creating all objects for CPU " "Cpu: # 2019.02.02 20:36:09 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:09 (*)     Testbench " "Cpu: # 2019.02.02 20:36:09 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:09 (*)     Instruction decoding " "Cpu: # 2019.02.02 20:36:09 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:09 (*)       Instruction fields " "Cpu: # 2019.02.02 20:36:09 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:09 (*)       Instruction decodes " "Cpu: # 2019.02.02 20:36:09 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:09 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.02.02 20:36:09 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:09 (*)       Instruction controls " "Cpu: # 2019.02.02 20:36:09 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:10 (*)     Pipeline frontend " "Cpu: # 2019.02.02 20:36:10 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:10 (*)     Pipeline backend " "Cpu: # 2019.02.02 20:36:10 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:11 (*)   Generating RTL from CPU objects " "Cpu: # 2019.02.02 20:36:11 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:13 (*)   Creating encrypted RTL " "Cpu: # 2019.02.02 20:36:13 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 20:36:13 (*) Done Nios II generation " "Cpu: # 2019.02.02 20:36:13 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'worker_cpu_cpu' " "Cpu: Done RTL generation for module 'worker_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136173997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Worker: Done \"worker\" with 22 modules, 41 files " "Worker: Done \"worker\" with 22 modules, 41 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136174487 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "worker.qsys " "Finished elaborating Platform Designer system entity \"worker.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136175326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heatmap_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file heatmap_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Heatmap_System " "Found entity 1: Heatmap_System" {  } { { "Heatmap_System.bdf" "" { Schematic "D:/QuartusII/IVS_Projekat/Heatmap_System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mailbox " "Found entity 1: altera_avalon_mailbox" {  } { { "db/ip/system/submodules/altera_avalon_mailbox.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_mailbox.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/system/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/system/submodules/altera_default_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/system/submodules/altera_incr_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/system/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176441 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176447 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176447 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176447 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176447 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136176451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system/submodules/altera_merlin_master_translator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176462 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/system/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136176479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/system/submodules/system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_altpll_0_dffpipe_l2c " "Found entity 1: system_altpll_0_dffpipe_l2c" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176483 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_altpll_0_stdsync_sv6 " "Found entity 2: system_altpll_0_stdsync_sv6" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176483 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_altpll_0_altpll_8pa2 " "Found entity 3: system_altpll_0_altpll_8pa2" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176483 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_altpll_0 " "Found entity 4: system_altpll_0" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "db/ip/system/submodules/system_irq_mapper.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176489 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_uart_0_scfifo_w " "Found entity 2: system_jtag_uart_0_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176489 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176489 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_uart_0_scfifo_r " "Found entity 4: system_jtag_uart_0_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176489 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag_uart_0 " "Found entity 5: system_jtag_uart_0" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager " "Found entity 1: system_manager" {  } { { "db/ip/system/submodules/system_manager.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136176491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136176491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_manager_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_manager_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_ic_data_module " "Found entity 1: system_manager_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_manager_cpu_ic_tag_module " "Found entity 2: system_manager_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_manager_cpu_bht_module " "Found entity 3: system_manager_cpu_bht_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_manager_cpu_register_bank_a_module " "Found entity 4: system_manager_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_manager_cpu_register_bank_b_module " "Found entity 5: system_manager_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_manager_cpu_dc_tag_module " "Found entity 6: system_manager_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_manager_cpu_dc_data_module " "Found entity 7: system_manager_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_manager_cpu_dc_victim_module " "Found entity 8: system_manager_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_manager_cpu_nios2_oci_debug " "Found entity 9: system_manager_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_manager_cpu_nios2_oci_break " "Found entity 10: system_manager_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_manager_cpu_nios2_oci_xbrk " "Found entity 11: system_manager_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_manager_cpu_nios2_oci_dbrk " "Found entity 12: system_manager_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_manager_cpu_nios2_oci_itrace " "Found entity 13: system_manager_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_manager_cpu_nios2_oci_td_mode " "Found entity 14: system_manager_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_manager_cpu_nios2_oci_dtrace " "Found entity 15: system_manager_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_manager_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_manager_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_manager_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_manager_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_manager_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_manager_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_manager_cpu_nios2_oci_fifo " "Found entity 19: system_manager_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_manager_cpu_nios2_oci_pib " "Found entity 20: system_manager_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_manager_cpu_nios2_oci_im " "Found entity 21: system_manager_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_manager_cpu_nios2_performance_monitors " "Found entity 22: system_manager_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_manager_cpu_nios2_avalon_reg " "Found entity 23: system_manager_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_manager_cpu_ociram_sp_ram_module " "Found entity 24: system_manager_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_manager_cpu_nios2_ocimem " "Found entity 25: system_manager_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_manager_cpu_nios2_oci " "Found entity 26: system_manager_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_manager_cpu " "Found entity 27: system_manager_cpu" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_manager_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_manager_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_debug_slave_sysclk " "Found entity 1: system_manager_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_manager_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_manager_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_manager_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_debug_slave_tck " "Found entity 1: system_manager_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_manager_cpu_debug_slave_tck.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_debug_slave_wrapper " "Found entity 1: system_manager_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_manager_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_manager_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_mult_cell " "Found entity 1: system_manager_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_manager_cpu_mult_cell.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_manager_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_manager_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_test_bench " "Found entity 1: system_manager_cpu_test_bench" {  } { { "db/ip/system/submodules/system_manager_cpu_test_bench.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_011 " "Found entity 1: system_mm_interconnect_0_cmd_mux_011" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_011.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_013 " "Found entity 1: system_mm_interconnect_0_cmd_mux_013" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_013.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_013.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177155 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177158 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177161 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177164 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_003 " "Found entity 2: system_mm_interconnect_0_router_003" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_004_default_decode " "Found entity 1: system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177166 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_004 " "Found entity 2: system_mm_interconnect_0_router_004" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_005_default_decode " "Found entity 1: system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177170 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_005 " "Found entity 2: system_mm_interconnect_0_router_005" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_006_default_decode " "Found entity 1: system_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177173 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_006 " "Found entity 2: system_mm_interconnect_0_router_006" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_007_default_decode " "Found entity 1: system_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177176 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_007 " "Found entity 2: system_mm_interconnect_0_router_007" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_017.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_017.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_017_default_decode " "Found entity 1: system_mm_interconnect_0_router_017_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177179 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_017 " "Found entity 2: system_mm_interconnect_0_router_017" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_018.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_018.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_018_default_decode " "Found entity 1: system_mm_interconnect_0_router_018_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177181 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_018 " "Found entity 2: system_mm_interconnect_0_router_018" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_019.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_019.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_019_default_decode " "Found entity 1: system_mm_interconnect_0_router_019_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177184 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_019 " "Found entity 2: system_mm_interconnect_0_router_019" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_022_default_decode " "Found entity 1: system_mm_interconnect_0_router_022_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177187 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_022 " "Found entity 2: system_mm_interconnect_0_router_022" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_023.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_023.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_023.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_023.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_023.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_023_default_decode " "Found entity 1: system_mm_interconnect_0_router_023_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177189 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_023 " "Found entity 2: system_mm_interconnect_0_router_023" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_024.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_024.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_024.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_024.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_024.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_024_default_decode " "Found entity 1: system_mm_interconnect_0_router_024_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177193 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_024 " "Found entity 2: system_mm_interconnect_0_router_024" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_011 " "Found entity 1: system_mm_interconnect_0_rsp_demux_011" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_011.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_013 " "Found entity 1: system_mm_interconnect_0_rsp_demux_013" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_013.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_013.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_performance_counter_0 " "Found entity 1: system_performance_counter_0" {  } { { "db/ip/system/submodules/system_performance_counter_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_req_fifo.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/system/submodules/system_req_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_req_fifo_dual_clock_fifo " "Found entity 1: system_req_fifo_dual_clock_fifo" {  } { { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177216 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_req_fifo_dcfifo_with_controls " "Found entity 2: system_req_fifo_dcfifo_with_controls" {  } { { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177216 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_req_fifo " "Found entity 3: system_req_fifo" {  } { { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0 " "Found entity 1: system_sdram_0" {  } { { "db/ip/system/submodules/system_sdram_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0 " "Found entity 1: system_sdram_0_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_sdram_0_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0_cmd_demux " "Found entity 1: system_sdram_0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0_cmd_mux " "Found entity 1: system_sdram_0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_sdram_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_sdram_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_sdram_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_sdram_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0_router_default_decode " "Found entity 1: system_sdram_0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177233 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_0_mm_interconnect_0_router " "Found entity 2: system_sdram_0_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_sdram_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_sdram_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_sdram_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_sdram_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_sdram_0_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177237 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_0_mm_interconnect_0_router_001 " "Found entity 2: system_sdram_0_mm_interconnect_0_router_001" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0_rsp_mux " "Found entity 1: system_sdram_0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_0_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_sdram_input_efifo_module " "Found entity 1: system_sdram_0_sdram_input_efifo_module" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177243 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_0_sdram " "Found entity 2: system_sdram_0_sdram" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_shared_ocm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_shared_ocm.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_shared_ocm " "Found entity 1: system_shared_ocm" {  } { { "db/ip/system/submodules/system_shared_ocm.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_shared_ocm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0 " "Found entity 1: system_worker0" {  } { { "db/ip/system/submodules/system_worker0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_cpu " "Found entity 1: system_worker0_cpu" {  } { { "db/ip/system/submodules/system_worker0_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_worker0_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_cpu_cpu_ic_data_module " "Found entity 1: system_worker0_cpu_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker0_cpu_cpu_ic_tag_module " "Found entity 2: system_worker0_cpu_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker0_cpu_cpu_bht_module " "Found entity 3: system_worker0_cpu_cpu_bht_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker0_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker0_cpu_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker0_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker0_cpu_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker0_cpu_cpu_dc_tag_module " "Found entity 6: system_worker0_cpu_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker0_cpu_cpu_dc_data_module " "Found entity 7: system_worker0_cpu_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker0_cpu_cpu_dc_victim_module " "Found entity 8: system_worker0_cpu_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker0_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker0_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker0_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker0_cpu_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker0_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker0_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker0_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker0_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker0_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker0_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker0_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker0_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker0_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker0_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker0_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker0_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker0_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker0_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker0_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker0_cpu_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker0_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker0_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker0_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker0_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker0_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker0_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker0_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker0_cpu_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker0_cpu_cpu_nios2_oci " "Found entity 26: system_worker0_cpu_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker0_cpu_cpu " "Found entity 27: system_worker0_cpu_cpu" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker0_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker0_cpu_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_tck.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker0_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_cpu_cpu_mult_cell " "Found entity 1: system_worker0_cpu_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu_mult_cell.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_cpu_cpu_test_bench " "Found entity 1: system_worker0_cpu_cpu_test_bench" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu_test_bench.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_mm_interconnect_0 " "Found entity 1: system_worker0_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_mm_interconnect_0_cmd_demux " "Found entity 1: system_worker0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_mm_interconnect_0_cmd_mux " "Found entity 1: system_worker0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_worker0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_worker0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_worker0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_worker0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_mm_interconnect_0_router_default_decode " "Found entity 1: system_worker0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177909 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker0_mm_interconnect_0_router " "Found entity 2: system_worker0_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_worker0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_worker0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_worker0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_worker0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136177910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_worker0_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177912 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker0_mm_interconnect_0_router_002 " "Found entity 2: system_worker0_mm_interconnect_0_router_002" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_mm_interconnect_0_rsp_demux " "Found entity 1: system_worker0_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_mm_interconnect_0_rsp_mux " "Found entity 1: system_worker0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1 " "Found entity 1: system_worker1" {  } { { "db/ip/system/submodules/system_worker1.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1_cpu " "Found entity 1: system_worker1_cpu" {  } { { "db/ip/system/submodules/system_worker1_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136177922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136177922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_worker1_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1_cpu_cpu_ic_data_module " "Found entity 1: system_worker1_cpu_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker1_cpu_cpu_ic_tag_module " "Found entity 2: system_worker1_cpu_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker1_cpu_cpu_bht_module " "Found entity 3: system_worker1_cpu_cpu_bht_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker1_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker1_cpu_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker1_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker1_cpu_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker1_cpu_cpu_dc_tag_module " "Found entity 6: system_worker1_cpu_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker1_cpu_cpu_dc_data_module " "Found entity 7: system_worker1_cpu_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker1_cpu_cpu_dc_victim_module " "Found entity 8: system_worker1_cpu_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker1_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker1_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker1_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker1_cpu_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker1_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker1_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker1_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker1_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker1_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker1_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker1_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker1_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker1_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker1_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker1_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker1_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker1_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker1_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker1_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker1_cpu_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker1_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker1_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker1_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker1_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker1_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker1_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker1_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker1_cpu_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker1_cpu_cpu_nios2_oci " "Found entity 26: system_worker1_cpu_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker1_cpu_cpu " "Found entity 27: system_worker1_cpu_cpu" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136178552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker1_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136178556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker1_cpu_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_tck.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136178560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker1_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136178563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker1_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1_cpu_cpu_mult_cell " "Found entity 1: system_worker1_cpu_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu_mult_cell.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136178566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker1_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1_cpu_cpu_test_bench " "Found entity 1: system_worker1_cpu_cpu_test_bench" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu_test_bench.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136178570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2 " "Found entity 1: system_worker2" {  } { { "db/ip/system/submodules/system_worker2.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136178572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2_cpu " "Found entity 1: system_worker2_cpu" {  } { { "db/ip/system/submodules/system_worker2_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136178575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136178575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_worker2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2_cpu_cpu_ic_data_module " "Found entity 1: system_worker2_cpu_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker2_cpu_cpu_ic_tag_module " "Found entity 2: system_worker2_cpu_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker2_cpu_cpu_bht_module " "Found entity 3: system_worker2_cpu_cpu_bht_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker2_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker2_cpu_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker2_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker2_cpu_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker2_cpu_cpu_dc_tag_module " "Found entity 6: system_worker2_cpu_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker2_cpu_cpu_dc_data_module " "Found entity 7: system_worker2_cpu_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker2_cpu_cpu_dc_victim_module " "Found entity 8: system_worker2_cpu_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker2_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker2_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker2_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker2_cpu_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker2_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker2_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker2_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker2_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker2_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker2_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker2_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker2_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker2_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker2_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker2_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker2_cpu_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker2_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker2_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker2_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker2_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker2_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker2_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker2_cpu_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker2_cpu_cpu_nios2_oci " "Found entity 26: system_worker2_cpu_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker2_cpu_cpu " "Found entity 27: system_worker2_cpu_cpu" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker2_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker2_cpu_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_tck.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker2_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2_cpu_cpu_mult_cell " "Found entity 1: system_worker2_cpu_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu_mult_cell.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2_cpu_cpu_test_bench " "Found entity 1: system_worker2_cpu_cpu_test_bench" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu_test_bench.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker3.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3 " "Found entity 1: system_worker3" {  } { { "db/ip/system/submodules/system_worker3.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker3_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3_cpu " "Found entity 1: system_worker3_cpu" {  } { { "db/ip/system/submodules/system_worker3_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_worker3_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3_cpu_cpu_ic_data_module " "Found entity 1: system_worker3_cpu_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker3_cpu_cpu_ic_tag_module " "Found entity 2: system_worker3_cpu_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker3_cpu_cpu_bht_module " "Found entity 3: system_worker3_cpu_cpu_bht_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker3_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker3_cpu_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker3_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker3_cpu_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker3_cpu_cpu_dc_tag_module " "Found entity 6: system_worker3_cpu_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker3_cpu_cpu_dc_data_module " "Found entity 7: system_worker3_cpu_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker3_cpu_cpu_dc_victim_module " "Found entity 8: system_worker3_cpu_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker3_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker3_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker3_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker3_cpu_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker3_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker3_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker3_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker3_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker3_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker3_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker3_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker3_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker3_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker3_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker3_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker3_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker3_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker3_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker3_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker3_cpu_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker3_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker3_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker3_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker3_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker3_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker3_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker3_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker3_cpu_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker3_cpu_cpu_nios2_oci " "Found entity 26: system_worker3_cpu_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker3_cpu_cpu " "Found entity 27: system_worker3_cpu_cpu" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker3_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker3_cpu_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_tck.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker3_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker3_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3_cpu_cpu_mult_cell " "Found entity 1: system_worker3_cpu_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu_mult_cell.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker3_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3_cpu_cpu_test_bench " "Found entity 1: system_worker3_cpu_cpu_test_bench" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu_test_bench.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "db/ip/system/system.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "db/ip/sdram/sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/sdram/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/sdram/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/sdram/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/sdram/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/sdram/submodules/altera_default_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/sdram/submodules/altera_incr_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/sdram/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sdram/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/sdram/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179922 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/sdram/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179935 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179935 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179935 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179935 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136179939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/sdram/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/sdram/submodules/altera_merlin_master_translator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/sdram/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/sdram/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/sdram/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sdram/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sdram/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/sdram/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136179973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/sdram/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0 " "Found entity 1: sdram_mm_interconnect_0" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_cmd_demux " "Found entity 1: sdram_mm_interconnect_0_cmd_demux" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_cmd_mux " "Found entity 1: sdram_mm_interconnect_0_cmd_mux" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdram_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136179991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdram_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136179992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_router_default_decode " "Found entity 1: sdram_mm_interconnect_0_router_default_decode" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179995 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_mm_interconnect_0_router " "Found entity 2: sdram_mm_interconnect_0_router" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdram_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136179996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdram_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136179996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_router_001_default_decode " "Found entity 1: sdram_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179999 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_mm_interconnect_0_router_001 " "Found entity 2: sdram_mm_interconnect_0_router_001" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136179999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136179999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_rsp_mux " "Found entity 1: sdram_mm_interconnect_0_rsp_mux" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sdram/submodules/sdram_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_sdram_input_efifo_module " "Found entity 1: sdram_sdram_input_efifo_module" {  } { { "db/ip/sdram/submodules/sdram_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180008 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_sdram " "Found entity 2: sdram_sdram" {  } { { "db/ip/sdram/submodules/sdram_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/worker/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/worker/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/worker/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/worker/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/worker/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180023 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/worker/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/worker/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/worker/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/worker/submodules/altera_merlin_master_translator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/worker/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/worker/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180039 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/worker/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/worker/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/worker/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/worker/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/worker/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/worker/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_cpu " "Found entity 1: worker_cpu" {  } { { "db/ip/worker/submodules/worker_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/worker/submodules/worker_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_cpu_cpu_ic_data_module " "Found entity 1: worker_cpu_cpu_ic_data_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "2 worker_cpu_cpu_ic_tag_module " "Found entity 2: worker_cpu_cpu_ic_tag_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "3 worker_cpu_cpu_bht_module " "Found entity 3: worker_cpu_cpu_bht_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "4 worker_cpu_cpu_register_bank_a_module " "Found entity 4: worker_cpu_cpu_register_bank_a_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "5 worker_cpu_cpu_register_bank_b_module " "Found entity 5: worker_cpu_cpu_register_bank_b_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "6 worker_cpu_cpu_dc_tag_module " "Found entity 6: worker_cpu_cpu_dc_tag_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "7 worker_cpu_cpu_dc_data_module " "Found entity 7: worker_cpu_cpu_dc_data_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "8 worker_cpu_cpu_dc_victim_module " "Found entity 8: worker_cpu_cpu_dc_victim_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "9 worker_cpu_cpu_nios2_oci_debug " "Found entity 9: worker_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "10 worker_cpu_cpu_nios2_oci_break " "Found entity 10: worker_cpu_cpu_nios2_oci_break" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "11 worker_cpu_cpu_nios2_oci_xbrk " "Found entity 11: worker_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "12 worker_cpu_cpu_nios2_oci_dbrk " "Found entity 12: worker_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "13 worker_cpu_cpu_nios2_oci_itrace " "Found entity 13: worker_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "14 worker_cpu_cpu_nios2_oci_td_mode " "Found entity 14: worker_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "15 worker_cpu_cpu_nios2_oci_dtrace " "Found entity 15: worker_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "16 worker_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: worker_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "17 worker_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: worker_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "18 worker_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: worker_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "19 worker_cpu_cpu_nios2_oci_fifo " "Found entity 19: worker_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "20 worker_cpu_cpu_nios2_oci_pib " "Found entity 20: worker_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "21 worker_cpu_cpu_nios2_oci_im " "Found entity 21: worker_cpu_cpu_nios2_oci_im" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "22 worker_cpu_cpu_nios2_performance_monitors " "Found entity 22: worker_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "23 worker_cpu_cpu_nios2_avalon_reg " "Found entity 23: worker_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "24 worker_cpu_cpu_ociram_sp_ram_module " "Found entity 24: worker_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "25 worker_cpu_cpu_nios2_ocimem " "Found entity 25: worker_cpu_cpu_nios2_ocimem" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "26 worker_cpu_cpu_nios2_oci " "Found entity 26: worker_cpu_cpu_nios2_oci" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""} { "Info" "ISGN_ENTITY_NAME" "27 worker_cpu_cpu " "Found entity 27: worker_cpu_cpu" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_cpu_cpu_debug_slave_sysclk " "Found entity 1: worker_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/worker/submodules/worker_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_cpu_cpu_debug_slave_tck " "Found entity 1: worker_cpu_cpu_debug_slave_tck" {  } { { "db/ip/worker/submodules/worker_cpu_cpu_debug_slave_tck.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_cpu_cpu_debug_slave_wrapper " "Found entity 1: worker_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/worker/submodules/worker_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_cpu_cpu_mult_cell " "Found entity 1: worker_cpu_cpu_mult_cell" {  } { { "db/ip/worker/submodules/worker_cpu_cpu_mult_cell.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_cpu_cpu_test_bench " "Found entity 1: worker_cpu_cpu_test_bench" {  } { { "db/ip/worker/submodules/worker_cpu_cpu_test_bench.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_irq_mapper " "Found entity 1: worker_irq_mapper" {  } { { "db/ip/worker/submodules/worker_irq_mapper.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/worker/submodules/worker_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_jtag_uart_sim_scfifo_w " "Found entity 1: worker_jtag_uart_sim_scfifo_w" {  } { { "db/ip/worker/submodules/worker_jtag_uart.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180739 ""} { "Info" "ISGN_ENTITY_NAME" "2 worker_jtag_uart_scfifo_w " "Found entity 2: worker_jtag_uart_scfifo_w" {  } { { "db/ip/worker/submodules/worker_jtag_uart.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180739 ""} { "Info" "ISGN_ENTITY_NAME" "3 worker_jtag_uart_sim_scfifo_r " "Found entity 3: worker_jtag_uart_sim_scfifo_r" {  } { { "db/ip/worker/submodules/worker_jtag_uart.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180739 ""} { "Info" "ISGN_ENTITY_NAME" "4 worker_jtag_uart_scfifo_r " "Found entity 4: worker_jtag_uart_scfifo_r" {  } { { "db/ip/worker/submodules/worker_jtag_uart.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180739 ""} { "Info" "ISGN_ENTITY_NAME" "5 worker_jtag_uart " "Found entity 5: worker_jtag_uart" {  } { { "db/ip/worker/submodules/worker_jtag_uart.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0 " "Found entity 1: worker_mm_interconnect_0" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_avalon_st_adapter " "Found entity 1: worker_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_cmd_demux " "Found entity 1: worker_mm_interconnect_0_cmd_demux" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_cmd_mux " "Found entity 1: worker_mm_interconnect_0_cmd_mux" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel worker_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at worker_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136180758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel worker_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at worker_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136180759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_router_default_decode " "Found entity 1: worker_mm_interconnect_0_router_default_decode" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180762 ""} { "Info" "ISGN_ENTITY_NAME" "2 worker_mm_interconnect_0_router " "Found entity 2: worker_mm_interconnect_0_router" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel worker_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at worker_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136180763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel worker_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at worker_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549136180764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_router_002_default_decode " "Found entity 1: worker_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180767 ""} { "Info" "ISGN_ENTITY_NAME" "2 worker_mm_interconnect_0_router_002 " "Found entity 2: worker_mm_interconnect_0_router_002" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_rsp_demux " "Found entity 1: worker_mm_interconnect_0_rsp_demux" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_rsp_mux " "Found entity 1: worker_mm_interconnect_0_rsp_mux" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/worker.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/worker.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker " "Found entity 1: worker" {  } { { "db/ip/worker/worker.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/worker.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136180777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136180777 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_0_sdram.v(318) " "Verilog HDL or VHDL warning at system_sdram_0_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549136180846 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_0_sdram.v(328) " "Verilog HDL or VHDL warning at system_sdram_0_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549136180846 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_0_sdram.v(338) " "Verilog HDL or VHDL warning at system_sdram_0_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549136180847 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_0_sdram.v(682) " "Verilog HDL or VHDL warning at system_sdram_0_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549136180848 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram.v(318) " "Verilog HDL or VHDL warning at sdram_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549136180950 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram.v(328) " "Verilog HDL or VHDL warning at sdram_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549136180950 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram.v(338) " "Verilog HDL or VHDL warning at sdram_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549136180950 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram.v(682) " "Verilog HDL or VHDL warning at sdram_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549136180951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Heatmap_System " "Elaborating entity \"Heatmap_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549136181461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:inst " "Elaborating entity \"system\" for hierarchy \"system:inst\"" {  } { { "Heatmap_System.bdf" "inst" { Schematic "D:/QuartusII/IVS_Projekat/Heatmap_System.bdf" { { 144 360 616 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136181474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0 system:inst\|system_altpll_0:altpll_0 " "Elaborating entity \"system_altpll_0\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\"" {  } { { "db/ip/system/system.v" "altpll_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136181537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_stdsync_sv6 system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"system_altpll_0_stdsync_sv6\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "stdsync2" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136181549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_dffpipe_l2c system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"system_altpll_0_dffpipe_l2c\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "dffpipe3" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136181563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_altpll_8pa2 system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_8pa2:sd1 " "Elaborating entity \"system_altpll_0_altpll_8pa2\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_8pa2:sd1\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "sd1" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136181573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0 system:inst\|system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"system_jtag_uart_0\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/system/system.v" "jtag_uart_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136181586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_w system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w " "Elaborating entity \"system_jtag_uart_0_scfifo_w\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_w" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136181598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "wfifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136181810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136181825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136181825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136181825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136181825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136181825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136181825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136181825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136181825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136181825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136181825 ""}  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549136181825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136181875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136181875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136181878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136181901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136181901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/QuartusII/IVS_Projekat/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136181906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136181933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136181933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/QuartusII/IVS_Projekat/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136181939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136181988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136181988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/QuartusII/IVS_Projekat/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136181996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136182051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136182051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/QuartusII/IVS_Projekat/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136182057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136182111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136182111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/QuartusII/IVS_Projekat/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136182117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_r system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r " "Elaborating entity \"system_jtag_uart_0_scfifo_r\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_r" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136182142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "system_jtag_uart_0_alt_jtag_atlantic" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136182472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136182503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136182503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136182503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136182503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136182503 ""}  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549136182503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136182937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136182955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136182989 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136183001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager system:inst\|system_manager:manager " "Elaborating entity \"system_manager\" for hierarchy \"system:inst\|system_manager:manager\"" {  } { { "db/ip/system/system.v" "manager" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136183016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu system:inst\|system_manager:manager\|system_manager_cpu:cpu " "Elaborating entity \"system_manager_cpu\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_manager.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136183066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_test_bench system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_test_bench:the_system_manager_cpu_test_bench " "Elaborating entity \"system_manager_cpu_test_bench\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_test_bench:the_system_manager_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_test_bench" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136183446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_ic_data_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data " "Elaborating entity \"system_manager_cpu_ic_data_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_ic_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136183506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136183612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136183699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136183699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136183703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_ic_tag_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag " "Elaborating entity \"system_manager_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_ic_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136183769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136183796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ad1 " "Found entity 1: altsyncram_9ad1" {  } { { "db/altsyncram_9ad1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_9ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136183866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136183866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ad1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated " "Elaborating entity \"altsyncram_9ad1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136183869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_bht_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht " "Elaborating entity \"system_manager_cpu_bht_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_bht" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136183931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136183954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136184035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136184035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136184038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_register_bank_a_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a " "Elaborating entity \"system_manager_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_register_bank_a" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136184094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136184120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136184198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136184198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136184201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_register_bank_b_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_b_module:system_manager_cpu_register_bank_b " "Elaborating entity \"system_manager_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_b_module:system_manager_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_register_bank_b" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136184268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_mult_cell system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell " "Elaborating entity \"system_manager_cpu_mult_cell\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_mult_cell" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136184312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/system/submodules/system_manager_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136184363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/QuartusII/IVS_Projekat/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136184423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136184423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136184434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/QuartusII/IVS_Projekat/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136184552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136184622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136184673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136184708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136184798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136185060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136185096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136185189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136185288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136185325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136185358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136185453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136186102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136186286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136186324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136186402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136186434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136186526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136186621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_dc_tag_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag " "Elaborating entity \"system_manager_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_dc_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jc1 " "Found entity 1: altsyncram_3jc1" {  } { { "db/altsyncram_3jc1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_3jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136190240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136190240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3jc1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated " "Elaborating entity \"altsyncram_3jc1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_dc_data_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data " "Elaborating entity \"system_manager_cpu_dc_data_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_dc_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136190432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136190432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_dc_victim_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim " "Elaborating entity \"system_manager_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_dc_victim" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136190598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136190598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci " "Elaborating entity \"system_manager_cpu_nios2_oci\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_debug system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug " "Elaborating entity \"system_manager_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_debug" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altera_std_synchronizer" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_break system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_break:the_system_manager_cpu_nios2_oci_break " "Elaborating entity \"system_manager_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_break:the_system_manager_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_break" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_xbrk system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_xbrk:the_system_manager_cpu_nios2_oci_xbrk " "Elaborating entity \"system_manager_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_xbrk:the_system_manager_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_xbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_dbrk system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dbrk:the_system_manager_cpu_nios2_oci_dbrk " "Elaborating entity \"system_manager_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dbrk:the_system_manager_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_dbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136190960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_itrace system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_itrace:the_system_manager_cpu_nios2_oci_itrace " "Elaborating entity \"system_manager_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_itrace:the_system_manager_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_dtrace system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace " "Elaborating entity \"system_manager_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_dtrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_td_mode system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace\|system_manager_cpu_nios2_oci_td_mode:system_manager_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_manager_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace\|system_manager_cpu_nios2_oci_td_mode:system_manager_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_fifo system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo " "Elaborating entity \"system_manager_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_compute_input_tm_cnt:the_system_manager_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_manager_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_compute_input_tm_cnt:the_system_manager_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_wrptr_inc:the_system_manager_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_manager_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_wrptr_inc:the_system_manager_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_cnt_inc:the_system_manager_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_manager_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_cnt_inc:the_system_manager_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_pib system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_pib:the_system_manager_cpu_nios2_oci_pib " "Elaborating entity \"system_manager_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_pib:the_system_manager_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_pib" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_im system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_im:the_system_manager_cpu_nios2_oci_im " "Elaborating entity \"system_manager_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_im:the_system_manager_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_im" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_avalon_reg system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_avalon_reg:the_system_manager_cpu_nios2_avalon_reg " "Elaborating entity \"system_manager_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_avalon_reg:the_system_manager_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_avalon_reg" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_ocimem system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem " "Elaborating entity \"system_manager_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_ocimem" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_ociram_sp_ram_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram " "Elaborating entity \"system_manager_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_ociram_sp_ram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136191794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136191794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_debug_slave_wrapper system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper " "Elaborating entity \"system_manager_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_debug_slave_wrapper" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_debug_slave_tck system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck " "Elaborating entity \"system_manager_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" "the_system_manager_cpu_debug_slave_tck" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_debug_slave_sysclk system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk " "Elaborating entity \"system_manager_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" "the_system_manager_cpu_debug_slave_sysclk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136191916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\"" {  } { { "db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" "system_manager_cpu_debug_slave_phy" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136192023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136192063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136192202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136192381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mailbox system:inst\|altera_avalon_mailbox:mbox_m_w0 " "Elaborating entity \"altera_avalon_mailbox\" for hierarchy \"system:inst\|altera_avalon_mailbox:mbox_m_w0\"" {  } { { "db/ip/system/system.v" "mbox_m_w0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136192453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_performance_counter_0 system:inst\|system_performance_counter_0:performance_counter_0 " "Elaborating entity \"system_performance_counter_0\" for hierarchy \"system:inst\|system_performance_counter_0:performance_counter_0\"" {  } { { "db/ip/system/system.v" "performance_counter_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136192479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_req_fifo system:inst\|system_req_fifo:req_fifo " "Elaborating entity \"system_req_fifo\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\"" {  } { { "db/ip/system/system.v" "req_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136192512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_req_fifo_dcfifo_with_controls system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"system_req_fifo_dcfifo_with_controls\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "db/ip/system/submodules/system_req_fifo.v" "the_dcfifo_with_controls" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136192526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_req_fifo_dual_clock_fifo system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo " "Elaborating entity \"system_req_fifo_dual_clock_fifo\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\"" {  } { { "db/ip/system/submodules/system_req_fifo.v" "the_dcfifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136192555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "db/ip/system/submodules/system_req_fifo.v" "dual_clock_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136192881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136192898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136192898 ""}  } { { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549136192898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_k222.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_k222.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_k222 " "Found entity 1: dcfifo_k222" {  } { { "db/dcfifo_k222.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136192958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136192958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_k222 system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated " "Elaborating entity \"dcfifo_k222\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136192962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_qgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_qgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_qgb " "Found entity 1: a_gray2bin_qgb" {  } { { "db/a_gray2bin_qgb.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_gray2bin_qgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136192992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136192992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_qgb system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|a_gray2bin_qgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_qgb\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|a_gray2bin_qgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_k222.tdf" "rdptr_g_gray2bin" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136192997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_p57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_p57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_p57 " "Found entity 1: a_graycounter_p57" {  } { { "db/a_graycounter_p57.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_graycounter_p57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136193067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136193067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_p57 system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|a_graycounter_p57:rdptr_g1p " "Elaborating entity \"a_graycounter_p57\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|a_graycounter_p57:rdptr_g1p\"" {  } { { "db/dcfifo_k222.tdf" "rdptr_g1p" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ljc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ljc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ljc " "Found entity 1: a_graycounter_ljc" {  } { { "db/a_graycounter_ljc.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_graycounter_ljc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136193125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136193125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ljc system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|a_graycounter_ljc:wrptr_g1p " "Elaborating entity \"a_graycounter_ljc\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|a_graycounter_ljc:wrptr_g1p\"" {  } { { "db/dcfifo_k222.tdf" "wrptr_g1p" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_av61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_av61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_av61 " "Found entity 1: altsyncram_av61" {  } { { "db/altsyncram_av61.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_av61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136193185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136193185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_av61 system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|altsyncram_av61:fifo_ram " "Elaborating entity \"altsyncram_av61\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|altsyncram_av61:fifo_ram\"" {  } { { "db/dcfifo_k222.tdf" "fifo_ram" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136193226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136193226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_k222.tdf" "rdaclr" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/dffpipe_cd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136193258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136193258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|dffpipe_cd9:rs_brp " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|dffpipe_cd9:rs_brp\"" {  } { { "db/dcfifo_k222.tdf" "rs_brp" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_snl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_snl " "Found entity 1: alt_synch_pipe_snl" {  } { { "db/alt_synch_pipe_snl.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/alt_synch_pipe_snl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136193298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136193298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_snl system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_snl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_snl\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_snl:rs_dgwp\"" {  } { { "db/dcfifo_k222.tdf" "rs_dgwp" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136193328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136193328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_dd9:dffpipe15 " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_dd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_snl.tdf" "dffpipe15" { Text "D:/QuartusII/IVS_Projekat/db/alt_synch_pipe_snl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tnl " "Found entity 1: alt_synch_pipe_tnl" {  } { { "db/alt_synch_pipe_tnl.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/alt_synch_pipe_tnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136193380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136193380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tnl system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_tnl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tnl\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\"" {  } { { "db/dcfifo_k222.tdf" "ws_dgrp" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136193412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136193412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\|dffpipe_ed9:dffpipe18 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\|dffpipe_ed9:dffpipe18\"" {  } { { "db/alt_synch_pipe_tnl.tdf" "dffpipe18" { Text "D:/QuartusII/IVS_Projekat/db/alt_synch_pipe_tnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136193479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136193479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|cmpr_b66:rdempty_eq_comp " "Elaborating entity \"cmpr_b66\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|cmpr_b66:rdempty_eq_comp\"" {  } { { "db/dcfifo_k222.tdf" "rdempty_eq_comp" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "db/ip/system/submodules/system_req_fifo.v" "rdreq_sync_i" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborated megafunction instantiation \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 292 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Instantiated megafunction \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 4 " "Parameter \"depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136193557 ""}  } { { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 292 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549136193557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0 system:inst\|system_sdram_0:sdram_0 " "Elaborating entity \"system_sdram_0\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\"" {  } { { "db/ip/system/system.v" "sdram_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_sdram system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram " "Elaborating entity \"system_sdram_0_sdram\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\"" {  } { { "db/ip/system/submodules/system_sdram_0.v" "sdram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_sdram_input_efifo_module system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|system_sdram_0_sdram_input_efifo_module:the_system_sdram_0_sdram_input_efifo_module " "Elaborating entity \"system_sdram_0_sdram_input_efifo_module\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|system_sdram_0_sdram_input_efifo_module:the_system_sdram_0_sdram_input_efifo_module\"" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "the_system_sdram_0_sdram_input_efifo_module" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:inst\|system_sdram_0:sdram_0\|altera_avalon_mm_bridge:sdram_out " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|altera_avalon_mm_bridge:sdram_out\"" {  } { { "db/ip/system/submodules/system_sdram_0.v" "sdram_out" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0 system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_sdram_0_mm_interconnect_0\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/submodules/system_sdram_0.v" "mm_interconnect_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sdram_out_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sdram_out_m0_translator\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_out_m0_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sdram_out_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sdram_out_m0_agent\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_out_m0_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_router system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router:router " "Elaborating entity \"system_sdram_0_mm_interconnect_0_router\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "router" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136193997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_router_default_decode system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router:router\|system_sdram_0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_sdram_0_mm_interconnect_0_router_default_decode\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router:router\|system_sdram_0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_router_001 system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_sdram_0_mm_interconnect_0_router_001\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "router_001" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_router_001_default_decode system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router_001:router_001\|system_sdram_0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_sdram_0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router_001:router_001\|system_sdram_0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_cmd_demux system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_sdram_0_mm_interconnect_0_cmd_demux\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "cmd_demux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_cmd_mux system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_sdram_0_mm_interconnect_0_cmd_mux\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "cmd_mux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_rsp_mux system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_sdram_0_mm_interconnect_0_rsp_mux\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "rsp_mux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194119 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549136194126 "|Heatmap_System|system:inst|system_sdram_0:sdram_0|system_sdram_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549136194127 "|Heatmap_System|system:inst|system_sdram_0:sdram_0|system_sdram_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549136194127 "|Heatmap_System|system:inst|system_sdram_0:sdram_0|system_sdram_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_avalon_st_adapter system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_sdram_0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|system_sdram_0:sdram_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/submodules/system_sdram_0.v" "rst_controller" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:inst\|system_sdram_0:sdram_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:inst\|system_sdram_0:sdram_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_shared_ocm system:inst\|system_shared_ocm:shared_ocm " "Elaborating entity \"system_shared_ocm\" for hierarchy \"system:inst\|system_shared_ocm:shared_ocm\"" {  } { { "db/ip/system/system.v" "shared_ocm" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_shared_ocm.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_shared_ocm.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_shared_ocm.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_shared_ocm.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136194299 ""}  } { { "db/ip/system/submodules/system_shared_ocm.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_shared_ocm.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549136194299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dv02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dv02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dv02 " "Found entity 1: altsyncram_dv02" {  } { { "db/altsyncram_dv02.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_dv02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136194360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136194360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dv02 system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\|altsyncram_dv02:auto_generated " "Elaborating entity \"altsyncram_dv02\" for hierarchy \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\|altsyncram_dv02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0 system:inst\|system_worker0:worker0 " "Elaborating entity \"system_worker0\" for hierarchy \"system:inst\|system_worker0:worker0\"" {  } { { "db/ip/system/system.v" "worker0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu " "Elaborating entity \"system_worker0_cpu\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker0.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu " "Elaborating entity \"system_worker0_cpu_cpu\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker0_cpu.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_test_bench system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_test_bench:the_system_worker0_cpu_cpu_test_bench " "Elaborating entity \"system_worker0_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_test_bench:the_system_worker0_cpu_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_test_bench" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_ic_data_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_data_module:system_worker0_cpu_cpu_ic_data " "Elaborating entity \"system_worker0_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_data_module:system_worker0_cpu_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_ic_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_data_module:system_worker0_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_data_module:system_worker0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136194975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udd1 " "Found entity 1: altsyncram_udd1" {  } { { "db/altsyncram_udd1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_udd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136195047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136195047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udd1 system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_data_module:system_worker0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated " "Elaborating entity \"altsyncram_udd1\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_data_module:system_worker0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136195052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_ic_tag_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_tag_module:system_worker0_cpu_cpu_ic_tag " "Elaborating entity \"system_worker0_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_tag_module:system_worker0_cpu_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_ic_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136195119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_tag_module:system_worker0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_tag_module:system_worker0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136195194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7d1 " "Found entity 1: altsyncram_b7d1" {  } { { "db/altsyncram_b7d1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_b7d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136195271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136195271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b7d1 system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_tag_module:system_worker0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_b7d1:auto_generated " "Elaborating entity \"altsyncram_b7d1\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_tag_module:system_worker0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_b7d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136195275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_bht_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_bht_module:system_worker0_cpu_cpu_bht " "Elaborating entity \"system_worker0_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_bht_module:system_worker0_cpu_cpu_bht\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_bht" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136195337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_register_bank_a_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_register_bank_a_module:system_worker0_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker0_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_register_bank_a_module:system_worker0_cpu_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_register_bank_a" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136195419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_register_bank_b_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_register_bank_b_module:system_worker0_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker0_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_register_bank_b_module:system_worker0_cpu_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_register_bank_b" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136195503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_mult_cell system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell " "Elaborating entity \"system_worker0_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_mult_cell" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136195548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_dc_tag_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_tag_module:system_worker0_cpu_cpu_dc_tag " "Elaborating entity \"system_worker0_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_tag_module:system_worker0_cpu_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_dc_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136200974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_tag_module:system_worker0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_tag_module:system_worker0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bic1 " "Found entity 1: altsyncram_bic1" {  } { { "db/altsyncram_bic1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_bic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136201079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136201079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bic1 system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_tag_module:system_worker0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bic1:auto_generated " "Elaborating entity \"altsyncram_bic1\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_tag_module:system_worker0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_dc_data_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_data_module:system_worker0_cpu_cpu_dc_data " "Elaborating entity \"system_worker0_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_data_module:system_worker0_cpu_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_dc_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_data_module:system_worker0_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_data_module:system_worker0_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdf1 " "Found entity 1: altsyncram_sdf1" {  } { { "db/altsyncram_sdf1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_sdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136201246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136201246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sdf1 system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_data_module:system_worker0_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_sdf1:auto_generated " "Elaborating entity \"altsyncram_sdf1\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_data_module:system_worker0_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_sdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_dc_victim_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_victim_module:system_worker0_cpu_cpu_dc_victim " "Elaborating entity \"system_worker0_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_victim_module:system_worker0_cpu_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_dc_victim" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_debug system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_debug:the_system_worker0_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_debug:the_system_worker0_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_debug" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_break system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_break:the_system_worker0_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_break:the_system_worker0_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_break" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_xbrk:the_system_worker0_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_xbrk:the_system_worker0_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_xbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_dbrk:the_system_worker0_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_dbrk:the_system_worker0_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_dbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_itrace system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_itrace:the_system_worker0_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_itrace:the_system_worker0_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_dtrace:the_system_worker0_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_dtrace:the_system_worker0_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_dtrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_dtrace:the_system_worker0_cpu_cpu_nios2_oci_dtrace\|system_worker0_cpu_cpu_nios2_oci_td_mode:system_worker0_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_dtrace:the_system_worker0_cpu_cpu_nios2_oci_dtrace\|system_worker0_cpu_cpu_nios2_oci_td_mode:system_worker0_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_fifo system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo\|system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo\|system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo\|system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo\|system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo\|system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo\|system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136201997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_pib system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_pib:the_system_worker0_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_pib:the_system_worker0_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_pib" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136202037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_im system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_im:the_system_worker0_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_im:the_system_worker0_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_im" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136202082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_avalon_reg system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_avalon_reg:the_system_worker0_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker0_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_avalon_reg:the_system_worker0_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_avalon_reg" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136202131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_ocimem system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_ocimem:the_system_worker0_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker0_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_ocimem:the_system_worker0_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_ocimem" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136202175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_ocimem:the_system_worker0_cpu_cpu_nios2_ocimem\|system_worker0_cpu_cpu_ociram_sp_ram_module:system_worker0_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker0_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_ocimem:the_system_worker0_cpu_cpu_nios2_ocimem\|system_worker0_cpu_cpu_ociram_sp_ram_module:system_worker0_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_ociram_sp_ram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136202347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_debug_slave_wrapper system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_debug_slave_wrapper:the_system_worker0_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker0_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_debug_slave_wrapper:the_system_worker0_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_debug_slave_wrapper" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136202394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_debug_slave_tck system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_debug_slave_wrapper:the_system_worker0_cpu_cpu_debug_slave_wrapper\|system_worker0_cpu_cpu_debug_slave_tck:the_system_worker0_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker0_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_debug_slave_wrapper:the_system_worker0_cpu_cpu_debug_slave_wrapper\|system_worker0_cpu_cpu_debug_slave_tck:the_system_worker0_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v" "the_system_worker0_cpu_cpu_debug_slave_tck" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136202409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_debug_slave_sysclk system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_debug_slave_wrapper:the_system_worker0_cpu_cpu_debug_slave_wrapper\|system_worker0_cpu_cpu_debug_slave_sysclk:the_system_worker0_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker0_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_debug_slave_wrapper:the_system_worker0_cpu_cpu_debug_slave_wrapper\|system_worker0_cpu_cpu_debug_slave_sysclk:the_system_worker0_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v" "the_system_worker0_cpu_cpu_debug_slave_sysclk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136202478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:inst\|system_worker0:worker0\|altera_avalon_mm_bridge:worker_out " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:inst\|system_worker0:worker0\|altera_avalon_mm_bridge:worker_out\"" {  } { { "db/ip/system/submodules/system_worker0.v" "worker_out" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0 system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_worker0_mm_interconnect_0\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/submodules/system_worker0.v" "mm_interconnect_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:worker_out_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:worker_out_s0_translator\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "worker_out_s0_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:worker_out_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:worker_out_s0_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "worker_out_s0_agent_rsp_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_router system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router:router " "Elaborating entity \"system_worker0_mm_interconnect_0_router\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "router" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_router_default_decode system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router:router\|system_worker0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_worker0_mm_interconnect_0_router_default_decode\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router:router\|system_worker0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_router_002 system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_worker0_mm_interconnect_0_router_002\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "router_002" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_router_002_default_decode system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router_002:router_002\|system_worker0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_worker0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router_002:router_002\|system_worker0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_cmd_demux system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_worker0_mm_interconnect_0_cmd_demux\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cmd_demux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_cmd_mux system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_worker0_mm_interconnect_0_cmd_mux\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cmd_mux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_rsp_demux system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_worker0_mm_interconnect_0_rsp_demux\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "rsp_demux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_rsp_mux system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_worker0_mm_interconnect_0_rsp_mux\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "rsp_mux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:inst\|system_worker0:worker0\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:inst\|system_worker0:worker0\|system_irq_mapper:irq_mapper\"" {  } { { "db/ip/system/submodules/system_worker0.v" "irq_mapper" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|system_worker0:worker0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|system_worker0:worker0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/submodules/system_worker0.v" "rst_controller" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1 system:inst\|system_worker1:worker1 " "Elaborating entity \"system_worker1\" for hierarchy \"system:inst\|system_worker1:worker1\"" {  } { { "db/ip/system/system.v" "worker1" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu " "Elaborating entity \"system_worker1_cpu\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker1.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu " "Elaborating entity \"system_worker1_cpu_cpu\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker1_cpu.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136203915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_test_bench system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_test_bench:the_system_worker1_cpu_cpu_test_bench " "Elaborating entity \"system_worker1_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_test_bench:the_system_worker1_cpu_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_test_bench" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136204325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_ic_data_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_ic_data_module:system_worker1_cpu_cpu_ic_data " "Elaborating entity \"system_worker1_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_ic_data_module:system_worker1_cpu_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_ic_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136204386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_ic_tag_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_ic_tag_module:system_worker1_cpu_cpu_ic_tag " "Elaborating entity \"system_worker1_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_ic_tag_module:system_worker1_cpu_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_ic_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136204461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_bht_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_bht_module:system_worker1_cpu_cpu_bht " "Elaborating entity \"system_worker1_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_bht_module:system_worker1_cpu_cpu_bht\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_bht" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136204538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_register_bank_a_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_register_bank_a_module:system_worker1_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker1_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_register_bank_a_module:system_worker1_cpu_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_register_bank_a" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136204616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_register_bank_b_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_register_bank_b_module:system_worker1_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker1_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_register_bank_b_module:system_worker1_cpu_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_register_bank_b" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136204697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_mult_cell system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell " "Elaborating entity \"system_worker1_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_mult_cell" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136204744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_dc_tag_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_dc_tag_module:system_worker1_cpu_cpu_dc_tag " "Elaborating entity \"system_worker1_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_dc_tag_module:system_worker1_cpu_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_dc_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_dc_data_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_dc_data_module:system_worker1_cpu_cpu_dc_data " "Elaborating entity \"system_worker1_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_dc_data_module:system_worker1_cpu_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_dc_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_dc_victim_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_dc_victim_module:system_worker1_cpu_cpu_dc_victim " "Elaborating entity \"system_worker1_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_dc_victim_module:system_worker1_cpu_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_dc_victim" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_debug system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_debug:the_system_worker1_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_debug:the_system_worker1_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_debug" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_break system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_break:the_system_worker1_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_break:the_system_worker1_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_break" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_xbrk:the_system_worker1_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_xbrk:the_system_worker1_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_xbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_dbrk:the_system_worker1_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_dbrk:the_system_worker1_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_dbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_itrace system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_itrace:the_system_worker1_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_itrace:the_system_worker1_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_dtrace:the_system_worker1_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_dtrace:the_system_worker1_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_dtrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_dtrace:the_system_worker1_cpu_cpu_nios2_oci_dtrace\|system_worker1_cpu_cpu_nios2_oci_td_mode:system_worker1_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_dtrace:the_system_worker1_cpu_cpu_nios2_oci_dtrace\|system_worker1_cpu_cpu_nios2_oci_td_mode:system_worker1_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_fifo system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo\|system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo\|system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo\|system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo\|system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo\|system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo\|system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136210995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_pib system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_pib:the_system_worker1_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_pib:the_system_worker1_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_pib" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136211055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_im system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_im:the_system_worker1_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_im:the_system_worker1_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_im" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136211095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_avalon_reg system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_avalon_reg:the_system_worker1_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker1_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_avalon_reg:the_system_worker1_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_avalon_reg" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136211138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_ocimem system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_ocimem:the_system_worker1_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker1_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_ocimem:the_system_worker1_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_ocimem" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136211183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_ocimem:the_system_worker1_cpu_cpu_nios2_ocimem\|system_worker1_cpu_cpu_ociram_sp_ram_module:system_worker1_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker1_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_ocimem:the_system_worker1_cpu_cpu_nios2_ocimem\|system_worker1_cpu_cpu_ociram_sp_ram_module:system_worker1_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_ociram_sp_ram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136211236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_debug_slave_wrapper system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_debug_slave_wrapper:the_system_worker1_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker1_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_debug_slave_wrapper:the_system_worker1_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_debug_slave_wrapper" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136211288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_debug_slave_tck system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_debug_slave_wrapper:the_system_worker1_cpu_cpu_debug_slave_wrapper\|system_worker1_cpu_cpu_debug_slave_tck:the_system_worker1_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker1_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_debug_slave_wrapper:the_system_worker1_cpu_cpu_debug_slave_wrapper\|system_worker1_cpu_cpu_debug_slave_tck:the_system_worker1_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v" "the_system_worker1_cpu_cpu_debug_slave_tck" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136211303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_debug_slave_sysclk system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_debug_slave_wrapper:the_system_worker1_cpu_cpu_debug_slave_wrapper\|system_worker1_cpu_cpu_debug_slave_sysclk:the_system_worker1_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker1_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_debug_slave_wrapper:the_system_worker1_cpu_cpu_debug_slave_wrapper\|system_worker1_cpu_cpu_debug_slave_sysclk:the_system_worker1_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v" "the_system_worker1_cpu_cpu_debug_slave_sysclk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136211354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2 system:inst\|system_worker2:worker2 " "Elaborating entity \"system_worker2\" for hierarchy \"system:inst\|system_worker2:worker2\"" {  } { { "db/ip/system/system.v" "worker2" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136211976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu " "Elaborating entity \"system_worker2_cpu\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker2.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136211999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu " "Elaborating entity \"system_worker2_cpu_cpu\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker2_cpu.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136212045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_test_bench system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_test_bench:the_system_worker2_cpu_cpu_test_bench " "Elaborating entity \"system_worker2_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_test_bench:the_system_worker2_cpu_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_test_bench" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136212443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_ic_data_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_ic_data_module:system_worker2_cpu_cpu_ic_data " "Elaborating entity \"system_worker2_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_ic_data_module:system_worker2_cpu_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_ic_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136212494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_ic_tag_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_ic_tag_module:system_worker2_cpu_cpu_ic_tag " "Elaborating entity \"system_worker2_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_ic_tag_module:system_worker2_cpu_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_ic_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136212594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_bht_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_bht_module:system_worker2_cpu_cpu_bht " "Elaborating entity \"system_worker2_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_bht_module:system_worker2_cpu_cpu_bht\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_bht" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136212671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_register_bank_a_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_register_bank_a_module:system_worker2_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker2_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_register_bank_a_module:system_worker2_cpu_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_register_bank_a" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136212769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_register_bank_b_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_register_bank_b_module:system_worker2_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker2_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_register_bank_b_module:system_worker2_cpu_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_register_bank_b" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136212863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_mult_cell system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell " "Elaborating entity \"system_worker2_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_mult_cell" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136212910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_dc_tag_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_dc_tag_module:system_worker2_cpu_cpu_dc_tag " "Elaborating entity \"system_worker2_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_dc_tag_module:system_worker2_cpu_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_dc_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136218312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_dc_data_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_dc_data_module:system_worker2_cpu_cpu_dc_data " "Elaborating entity \"system_worker2_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_dc_data_module:system_worker2_cpu_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_dc_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136218388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_dc_victim_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_dc_victim_module:system_worker2_cpu_cpu_dc_victim " "Elaborating entity \"system_worker2_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_dc_victim_module:system_worker2_cpu_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_dc_victim" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136218465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136218542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_debug system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_debug:the_system_worker2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_debug:the_system_worker2_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_debug" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136218606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_break system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_break:the_system_worker2_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_break:the_system_worker2_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_break" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136218676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_xbrk:the_system_worker2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_xbrk:the_system_worker2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_xbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136218739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_dbrk:the_system_worker2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_dbrk:the_system_worker2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_dbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136218781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_itrace system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_itrace:the_system_worker2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_itrace:the_system_worker2_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136218835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_dtrace:the_system_worker2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_dtrace:the_system_worker2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_dtrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136218880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_dtrace:the_system_worker2_cpu_cpu_nios2_oci_dtrace\|system_worker2_cpu_cpu_nios2_oci_td_mode:system_worker2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_dtrace:the_system_worker2_cpu_cpu_nios2_oci_dtrace\|system_worker2_cpu_cpu_nios2_oci_td_mode:system_worker2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136218966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_fifo system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136219008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo\|system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo\|system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136219073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo\|system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo\|system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136219113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo\|system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo\|system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136219155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_pib system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_pib:the_system_worker2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_pib:the_system_worker2_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_pib" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136219197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_im system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_im:the_system_worker2_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_im:the_system_worker2_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_im" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136219236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_avalon_reg system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_avalon_reg:the_system_worker2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_avalon_reg:the_system_worker2_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_avalon_reg" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136219280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_ocimem system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_ocimem:the_system_worker2_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker2_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_ocimem:the_system_worker2_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_ocimem" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136219324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_ocimem:the_system_worker2_cpu_cpu_nios2_ocimem\|system_worker2_cpu_cpu_ociram_sp_ram_module:system_worker2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_ocimem:the_system_worker2_cpu_cpu_nios2_ocimem\|system_worker2_cpu_cpu_ociram_sp_ram_module:system_worker2_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_ociram_sp_ram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136219480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_debug_slave_wrapper system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_debug_slave_wrapper:the_system_worker2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_debug_slave_wrapper:the_system_worker2_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_debug_slave_wrapper" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136219531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_debug_slave_tck system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_debug_slave_wrapper:the_system_worker2_cpu_cpu_debug_slave_wrapper\|system_worker2_cpu_cpu_debug_slave_tck:the_system_worker2_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker2_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_debug_slave_wrapper:the_system_worker2_cpu_cpu_debug_slave_wrapper\|system_worker2_cpu_cpu_debug_slave_tck:the_system_worker2_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v" "the_system_worker2_cpu_cpu_debug_slave_tck" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136219546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_debug_slave_sysclk system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_debug_slave_wrapper:the_system_worker2_cpu_cpu_debug_slave_wrapper\|system_worker2_cpu_cpu_debug_slave_sysclk:the_system_worker2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_debug_slave_wrapper:the_system_worker2_cpu_cpu_debug_slave_wrapper\|system_worker2_cpu_cpu_debug_slave_sysclk:the_system_worker2_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v" "the_system_worker2_cpu_cpu_debug_slave_sysclk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136219598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3 system:inst\|system_worker3:worker3 " "Elaborating entity \"system_worker3\" for hierarchy \"system:inst\|system_worker3:worker3\"" {  } { { "db/ip/system/system.v" "worker3" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136220223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu " "Elaborating entity \"system_worker3_cpu\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker3.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136220246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu " "Elaborating entity \"system_worker3_cpu_cpu\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker3_cpu.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136220294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_test_bench system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_test_bench:the_system_worker3_cpu_cpu_test_bench " "Elaborating entity \"system_worker3_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_test_bench:the_system_worker3_cpu_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_test_bench" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136220692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_ic_data_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_ic_data_module:system_worker3_cpu_cpu_ic_data " "Elaborating entity \"system_worker3_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_ic_data_module:system_worker3_cpu_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_ic_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136220762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_ic_tag_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_ic_tag_module:system_worker3_cpu_cpu_ic_tag " "Elaborating entity \"system_worker3_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_ic_tag_module:system_worker3_cpu_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_ic_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136220847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_bht_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_bht_module:system_worker3_cpu_cpu_bht " "Elaborating entity \"system_worker3_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_bht_module:system_worker3_cpu_cpu_bht\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_bht" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136220928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_register_bank_a_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_register_bank_a_module:system_worker3_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker3_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_register_bank_a_module:system_worker3_cpu_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_register_bank_a" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136221026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_register_bank_b_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_register_bank_b_module:system_worker3_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker3_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_register_bank_b_module:system_worker3_cpu_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_register_bank_b" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136221117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_mult_cell system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell " "Elaborating entity \"system_worker3_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_mult_cell" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136221207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_dc_tag_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_dc_tag_module:system_worker3_cpu_cpu_dc_tag " "Elaborating entity \"system_worker3_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_dc_tag_module:system_worker3_cpu_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_dc_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136226714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_dc_data_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_dc_data_module:system_worker3_cpu_cpu_dc_data " "Elaborating entity \"system_worker3_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_dc_data_module:system_worker3_cpu_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_dc_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136226807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_dc_victim_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_dc_victim_module:system_worker3_cpu_cpu_dc_victim " "Elaborating entity \"system_worker3_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_dc_victim_module:system_worker3_cpu_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_dc_victim" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136226891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136226967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_debug system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_debug:the_system_worker3_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_debug:the_system_worker3_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_debug" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_break system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_break:the_system_worker3_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_break:the_system_worker3_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_break" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_xbrk:the_system_worker3_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_xbrk:the_system_worker3_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_xbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_dbrk:the_system_worker3_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_dbrk:the_system_worker3_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_dbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_itrace system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_itrace:the_system_worker3_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_itrace:the_system_worker3_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_dtrace:the_system_worker3_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_dtrace:the_system_worker3_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_dtrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_dtrace:the_system_worker3_cpu_cpu_nios2_oci_dtrace\|system_worker3_cpu_cpu_nios2_oci_td_mode:system_worker3_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_dtrace:the_system_worker3_cpu_cpu_nios2_oci_dtrace\|system_worker3_cpu_cpu_nios2_oci_td_mode:system_worker3_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_fifo system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo\|system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo\|system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo\|system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo\|system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo\|system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo\|system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_pib system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_pib:the_system_worker3_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_pib:the_system_worker3_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_pib" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_im system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_im:the_system_worker3_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_im:the_system_worker3_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_im" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_avalon_reg system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_avalon_reg:the_system_worker3_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker3_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_avalon_reg:the_system_worker3_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_avalon_reg" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_ocimem system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_ocimem:the_system_worker3_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker3_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_ocimem:the_system_worker3_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_ocimem" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_ocimem:the_system_worker3_cpu_cpu_nios2_ocimem\|system_worker3_cpu_cpu_ociram_sp_ram_module:system_worker3_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker3_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_ocimem:the_system_worker3_cpu_cpu_nios2_ocimem\|system_worker3_cpu_cpu_ociram_sp_ram_module:system_worker3_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_ociram_sp_ram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_debug_slave_wrapper system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_debug_slave_wrapper:the_system_worker3_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker3_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_debug_slave_wrapper:the_system_worker3_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_debug_slave_wrapper" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_debug_slave_tck system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_debug_slave_wrapper:the_system_worker3_cpu_cpu_debug_slave_wrapper\|system_worker3_cpu_cpu_debug_slave_tck:the_system_worker3_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker3_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_debug_slave_wrapper:the_system_worker3_cpu_cpu_debug_slave_wrapper\|system_worker3_cpu_cpu_debug_slave_tck:the_system_worker3_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v" "the_system_worker3_cpu_cpu_debug_slave_tck" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136227925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_debug_slave_sysclk system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_debug_slave_wrapper:the_system_worker3_cpu_cpu_debug_slave_wrapper\|system_worker3_cpu_cpu_debug_slave_sysclk:the_system_worker3_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker3_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_debug_slave_wrapper:the_system_worker3_cpu_cpu_debug_slave_wrapper\|system_worker3_cpu_cpu_debug_slave_sysclk:the_system_worker3_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v" "the_system_worker3_cpu_cpu_debug_slave_sysclk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136228003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:inst\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/system.v" "mm_interconnect_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136228646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_data_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "manager_data_master_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_instruction_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "manager_instruction_master_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:worker0_wout_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:worker0_wout_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "worker0_wout_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mbox_m_w0_avmm_msg_sender_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mbox_m_w0_avmm_msg_sender_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "mbox_m_w0_avmm_msg_sender_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "performance_counter_0_control_slave_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:manager_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:manager_debug_mem_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "manager_debug_mem_slave_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:req_fifo_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:req_fifo_out_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "req_fifo_out_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:req_fifo_out_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:req_fifo_out_csr_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "req_fifo_out_csr_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_ocm_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_ocm_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "shared_ocm_s1_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_sdout_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_sdout_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_0_sdout_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mbox_m_w3_avmm_msg_receiver_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mbox_m_w3_avmm_msg_receiver_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "mbox_m_w3_avmm_msg_receiver_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:req_fifo_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:req_fifo_in_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "req_fifo_in_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_data_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "manager_data_master_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_instruction_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "manager_instruction_master_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker0_wout_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker0_wout_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "worker0_wout_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker1_wout_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker1_wout_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "worker1_wout_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker2_wout_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker2_wout_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "worker2_wout_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker3_wout_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker3_wout_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "worker3_wout_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 5064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_sdout_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_sdout_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_0_sdout_agent_rsp_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 5314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_001" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136229983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_002" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_mm_interconnect_0_router_003\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_003" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"system_mm_interconnect_0_router_004\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_004" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_005 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"system_mm_interconnect_0_router_005\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_005" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_005_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\|system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\|system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_006 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"system_mm_interconnect_0_router_006\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_006" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_006_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\|system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\|system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_007 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"system_mm_interconnect_0_router_007\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_007" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_007_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\|system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\|system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_017 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_017:router_017 " "Elaborating entity \"system_mm_interconnect_0_router_017\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_017:router_017\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_017" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_017_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_017:router_017\|system_mm_interconnect_0_router_017_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_017_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_017:router_017\|system_mm_interconnect_0_router_017_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_018 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_018:router_018 " "Elaborating entity \"system_mm_interconnect_0_router_018\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_018:router_018\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_018" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_018_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_018:router_018\|system_mm_interconnect_0_router_018_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_018_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_018:router_018\|system_mm_interconnect_0_router_018_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_019 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_019:router_019 " "Elaborating entity \"system_mm_interconnect_0_router_019\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_019:router_019\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_019" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_019_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_019:router_019\|system_mm_interconnect_0_router_019_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_019_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_019:router_019\|system_mm_interconnect_0_router_019_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_022 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_022:router_022 " "Elaborating entity \"system_mm_interconnect_0_router_022\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_022:router_022\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_022" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_022_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_022:router_022\|system_mm_interconnect_0_router_022_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_022_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_022:router_022\|system_mm_interconnect_0_router_022_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_023 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_023:router_023 " "Elaborating entity \"system_mm_interconnect_0_router_023\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_023:router_023\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_023" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_023_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_023:router_023\|system_mm_interconnect_0_router_023_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_023_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_023:router_023\|system_mm_interconnect_0_router_023_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_024 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_024:router_024 " "Elaborating entity \"system_mm_interconnect_0_router_024\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_024:router_024\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_024" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_024_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_024:router_024\|system_mm_interconnect_0_router_024_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_024_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_024:router_024\|system_mm_interconnect_0_router_024_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:manager_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:manager_data_master_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "manager_data_master_limiter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:manager_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:manager_instruction_master_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "manager_instruction_master_limiter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_002 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_011 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_011:cmd_mux_011 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_011\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_011:cmd_mux_011\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_011" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_011.sv" "arb" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_011.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_013 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_013:cmd_mux_013 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_013\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_013:cmd_mux_013\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_013" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_013.sv" "arb" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_013.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_mm_interconnect_0_rsp_demux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_011 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_011:rsp_demux_011 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_011\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_011:rsp_demux_011\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_011" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_013 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_013:rsp_demux_013 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_013\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_013:rsp_demux_013\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_013" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 8086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136230981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136231006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 8115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136231017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_002 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 8156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136231041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136231073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136231084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "crosser" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 8313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136231105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136231120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136231187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/system/system.v" "rst_controller_001" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136231265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|altera_reset_controller:rst_controller_003\"" {  } { { "db/ip/system/system.v" "rst_controller_003" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136231281 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker3_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker3_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1549136235707 "|Heatmap_System|system:inst|system_worker3:worker3|system_worker3_cpu:cpu|system_worker3_cpu_cpu:cpu|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci|system_worker3_cpu_cpu_nios2_oci_itrace:the_system_worker3_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker2_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker2_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1549136235828 "|Heatmap_System|system:inst|system_worker2:worker2|system_worker2_cpu:cpu|system_worker2_cpu_cpu:cpu|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci|system_worker2_cpu_cpu_nios2_oci_itrace:the_system_worker2_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker1_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker1_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1549136235960 "|Heatmap_System|system:inst|system_worker1:worker1|system_worker1_cpu:cpu|system_worker1_cpu_cpu:cpu|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci|system_worker1_cpu_cpu_nios2_oci_itrace:the_system_worker1_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker0_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker0_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1549136236111 "|Heatmap_System|system:inst|system_worker0:worker0|system_worker0_cpu:cpu|system_worker0_cpu_cpu:cpu|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci|system_worker0_cpu_cpu_nios2_oci_itrace:the_system_worker0_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_manager_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_manager_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1549136236221 "|Heatmap_System|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_oci_itrace:the_system_manager_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1549136237859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.02.02.20:37:20 Progress: Loading sld89f7eded/alt_sld_fab_wrapper_hw.tcl " "2019.02.02.20:37:20 Progress: Loading sld89f7eded/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136240979 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136243229 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136243462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136245706 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136245858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136246019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136246209 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136246215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136246222 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1549136246905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89f7eded/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89f7eded/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld89f7eded/alt_sld_fab.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sld89f7eded/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136247128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136247128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136247300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136247300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136247308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136247308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136247376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136247376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 502 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136247487 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136247487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136247487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136247577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136247577 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1549136259495 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1549136259495 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549136270703 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1549136270703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136270816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270816 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549136270816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136270869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136270869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136270919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549136270919 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549136270919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549136270972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136270972 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1549136273961 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1549136273961 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1549136274125 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1549136274125 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1549136274125 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1549136274125 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1549136274125 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1549136274125 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1549136274125 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1549136274125 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1549136274126 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1549136274187 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 442 -1 0 } } { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 356 -1 0 } } { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/system/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_mm_bridge.v" 227 -1 0 } } { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/system/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_mm_bridge.v" 98 -1 0 } } { "db/ip/system/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_mm_bridge.v" 159 -1 0 } } { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 398 -1 0 } } { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 352 -1 0 } } { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 7644 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/a_graycounter_p57.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_graycounter_p57.tdf" 32 2 0 } } { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 7644 -1 0 } } { "db/a_graycounter_ljc.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_graycounter_ljc.tdf" 32 2 0 } } { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 7644 -1 0 } } { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 7644 -1 0 } } { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 7644 -1 0 } } { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/a_graycounter_p57.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_graycounter_p57.tdf" 40 2 0 } } { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2618 -1 0 } } { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 5896 -1 0 } } { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 7653 -1 0 } } { "db/a_graycounter_ljc.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_graycounter_ljc.tdf" 40 2 0 } } { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 4045 -1 0 } } { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 5815 -1 0 } } { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2618 -1 0 } } { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 5896 -1 0 } } { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 7653 -1 0 } } { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2618 -1 0 } } { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 5896 -1 0 } } { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 7653 -1 0 } } { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2618 -1 0 } } { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 5896 -1 0 } } { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 7653 -1 0 } } { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2618 -1 0 } } { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 5896 -1 0 } } { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 7653 -1 0 } } { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 4045 -1 0 } } { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 5815 -1 0 } } { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 4045 -1 0 } } { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 5815 -1 0 } } { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 4045 -1 0 } } { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 5815 -1 0 } } { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 4045 -1 0 } } { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 5815 -1 0 } } { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 641 -1 0 } } { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 632 -1 0 } } { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 266 -1 0 } } { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 385 -1 0 } } { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 376 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1549136274780 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1549136274780 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "Heatmap_System.bdf" "" { Schematic "D:/QuartusII/IVS_Projekat/Heatmap_System.bdf" { { 336 176 360 352 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549136284276 "|Heatmap_System|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1549136284276 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "484 " "484 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549136298559 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1549136299603 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1549136299603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram 19 " "Ignored 19 assignments for entity \"sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"sdram_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"sdram_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"sdram_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"sdram_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"sdram_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"sdram_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"sdram_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_sdram 34 " "Ignored 34 assignments for entity \"sdram_sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker 23 " "Ignored 23 assignments for entity \"worker\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_cpu 172 " "Ignored 172 assignments for entity \"worker_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_cpu_cpu 179 " "Ignored 179 assignments for entity \"worker_cpu_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_irq_mapper 14 " "Ignored 14 assignments for entity \"worker_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_jtag_uart 24 " "Ignored 24 assignments for entity \"worker_jtag_uart\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"worker_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"worker_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"worker_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"worker_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300804 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"worker_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300804 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"worker_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300804 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"worker_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300804 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"worker_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549136300804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusII/IVS_Projekat/output_files/Heatmap.map.smsg " "Generated suppressed messages file D:/QuartusII/IVS_Projekat/output_files/Heatmap.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136302451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549136307660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549136307660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25433 " "Implemented 25433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549136309556 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549136309556 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1549136309556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24013 " "Implemented 24013 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549136309556 ""} { "Info" "ICUT_CUT_TM_RAMS" "1343 " "Implemented 1343 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1549136309556 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1549136309556 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1549136309556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549136309556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5439 " "Peak virtual memory: 5439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549136309757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 02 20:38:29 2019 " "Processing ended: Sat Feb 02 20:38:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549136309757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:24 " "Elapsed time: 00:04:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549136309757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:38 " "Total CPU time (on all processors): 00:05:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549136309757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549136309757 ""}
