0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/bd/zynq_processor/hdl/zynq_processor_wrapper.vhd,1682607384,vhdl,C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd,,,zynq_processor_wrapper,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0.vhd,1683451322,vhdl,,,,gtwizard_0,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd,1683451318,vhdl,,,,gtwizard_0_rx_startup_fsm,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd,1683451322,vhdl,,,,gtwizard_0_sync_block,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd,1683451318,vhdl,,,,gtwizard_0_tx_startup_fsm,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.vhd,1683451319,vhdl,,,,gtwizard_0_cpll_railing,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_gt.vhd,1683814090,vhdl,,,,gtwizard_0_gt,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd,1683451319,vhdl,,,,gtwizard_0_init,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd,1683451320,vhdl,,,,gtwizard_0_multi_gt,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/bd/zynq_processor/ip/zynq_processor_processing_system7_0_0/sim/zynq_processor_processing_system7_0_0.v,1682600980,verilog,,,,zynq_processor_processing_system7_0_0,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ipshared/3007/hdl;../../../../gtwizard_0_ex.gen/sources_1/bd/zynq_processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/bd/zynq_processor/sim/zynq_processor.vhd,1682607384,vhdl,,,,zynq_processor,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/new/tb_top_input_clock.vhd,1683315658,vhdl,,,,tb_top_input_clock,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd,1683897413,vhdl,C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd,,,gtwizard_0_exdes,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd,1683897791,vhdl,,,,gtwizard_0_gt_frame_gen,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.vhd,1681310473,vhdl,,,,gtwizard_0_common,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.vhd,1681310473,vhdl,,,,gtwizard_0_common_reset,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd,1683450816,vhdl,,,,gtwizard_0_gt_usrclk_source,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd,1683459964,vhdl,,,,gtwizard_0_support,,,,,,,,
C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd,1683328603,vhdl,C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/new/tb_top_input_clock.vhd,,,top_input_clock,,,,,,,,
