13:23:37 **** Build of configuration Nios II for project lab3_pio_port ****
make all 
Info: Building ../lab3_pio_port_bsp/
C:/intelFPGA_lite/18.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../lab3_pio_port_bsp/
[BSP build complete]
Info: Compiling main.c to obj/default/main.o
nios2-elf-gcc -xc -MP -MMD -c -I../lab3_pio_port_bsp//HAL/inc -I../lab3_pio_port_bsp/ -I../lab3_pio_port_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global  -o obj/default/main.o main.c
Info: Linking lab3_pio_port.elf
nios2-elf-g++  -T'../lab3_pio_port_bsp//linker.x' -msys-crt0='../lab3_pio_port_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../lab3_pio_port_bsp/   -Wl,-Map=lab3_pio_port.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global  -o lab3_pio_port.elf obj/default/main.o -lm -msys-lib=m
nios2-elf-insert lab3_pio_port.elf --thread_model hal --cpu_name CPU --qsys true --simulation_enabled false --id 12213761 --sidp 0x2001028 --timestamp 1698840639 --stderr_dev jtag_uart --stdin_dev jtag_uart --stdout_dev jtag_uart --sopc_system_name lab3_sopc --quartus_project_dir "C:/git/tsm-emb-hardw/lab3PIO" --jdi ../..//output_files/lab3PIO.jdi --sopcinfo C:/git/tsm-emb-hardw/lab3PIO/software/lab3_pio_port_bsp/../../lab3_sopc.sopcinfo
Info: (lab3_pio_port.elf) 69 KBytes program size (code + initialized data).
Info:                     16308 KBytes free for stack + heap.
Info: Creating lab3_pio_port.objdump
nios2-elf-objdump --disassemble --syms --all-header --source lab3_pio_port.elf >lab3_pio_port.objdump
[lab3_pio_port build complete]
13:23:54 **** Incremental Build of configuration Nios II for project lab3_pio_port ****
make all 
Info: Building ../lab3_pio_port_bsp/
C:/intelFPGA_lite/18.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../lab3_pio_port_bsp/
[BSP build complete]
[lab3_pio_port build complete]
13:25:02 **** Incremental Build of configuration Nios II for project lab3_pio_port ****
make all 
Info: Building ../lab3_pio_port_bsp/
C:/intelFPGA_lite/18.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../lab3_pio_port_bsp/
[BSP build complete]
Info: Compiling main.c to obj/default/main.o
nios2-elf-gcc -xc -MP -MMD -c -I../lab3_pio_port_bsp//HAL/inc -I../lab3_pio_port_bsp/ -I../lab3_pio_port_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global  -o obj/default/main.o main.c
Info: Linking lab3_pio_port.elf
nios2-elf-g++  -T'../lab3_pio_port_bsp//linker.x' -msys-crt0='../lab3_pio_port_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../lab3_pio_port_bsp/   -Wl,-Map=lab3_pio_port.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global  -o lab3_pio_port.elf obj/default/main.o -lm -msys-lib=m
nios2-elf-insert lab3_pio_port.elf --thread_model hal --cpu_name CPU --qsys true --simulation_enabled false --id 12213761 --sidp 0x2001028 --timestamp 1698840639 --stderr_dev jtag_uart --stdin_dev jtag_uart --stdout_dev jtag_uart --sopc_system_name lab3_sopc --quartus_project_dir "C:/git/tsm-emb-hardw/lab3PIO" --jdi ../..//output_files/lab3PIO.jdi --sopcinfo C:/git/tsm-emb-hardw/lab3PIO/software/lab3_pio_port_bsp/../../lab3_sopc.sopcinfo
Info: (lab3_pio_port.elf) 69 KBytes program size (code + initialized data).
Info:                     16308 KBytes free for stack + heap.
Info: Creating lab3_pio_port.objdump
nios2-elf-objdump --disassemble --syms --all-header --source lab3_pio_port.elf >lab3_pio_port.objdump
[lab3_pio_port build complete]
