{"vcs1":{"timestamp_begin":1747316486.528403172, "rt":11.25, "ut":11.30, "st":0.67}}
{"vcselab":{"timestamp_begin":1747316497.855209598, "rt":0.37, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747316498.286212534, "rt":0.43, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747316485.897355892}
{"VCS_COMP_START_TIME": 1747316485.897355892}
{"VCS_COMP_END_TIME": 1747316498.862246718}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486960}}
{"vcselab": {"peak_mem": 183888}}
