// Seed: 252857019
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    inout uwire id_1
    , id_16,
    output tri id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    output tri1 id_7,
    input wand id_8,
    input uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input wand id_12,
    output wor id_13,
    input supply0 id_14
);
  wand id_17 = id_0 & 1 | "";
  always_comb id_17 = id_10 - id_0;
  assign id_1 = 1;
  module_0(
      id_17, id_17, id_17, id_17, id_16, id_17
  );
  assign id_13 = id_1;
endmodule
