$date
	Thu Oct 27 09:59:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! f $end
$var reg 1 " En $end
$var reg 4 # w [3:0] $end
$scope module q $end
$var wire 1 " En $end
$var wire 4 $ W [3:0] $end
$var wire 1 ! f $end
$var wire 16 % Y [0:15] $end
$scope module decoder $end
$var wire 1 " En $end
$var wire 4 & W [3:0] $end
$var wire 1 ' t1 $end
$var wire 1 ( t2 $end
$var wire 16 ) Y [0:15] $end
$scope module stage0 $end
$var wire 1 ' En $end
$var wire 3 * W [2:0] $end
$var reg 8 + Y [0:7] $end
$upscope $end
$scope module stage1 $end
$var wire 1 ( En $end
$var wire 3 , W [2:0] $end
$var reg 8 - Y [0:7] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b10000000 +
b0 *
b1000000000000000 )
0(
1'
b0 &
b1000000000000000 %
b0 $
b0 #
1"
0!
$end
#20
1!
b100000000000000 %
b100000000000000 )
b1000000 +
b1 *
b1 ,
b1 #
b1 $
b1 &
#40
0!
b10000000000000 %
b10000000000000 )
b100000 +
b10 *
b10 ,
b10 #
b10 $
b10 &
#60
1!
b1000000000000 %
b1000000000000 )
b10000 +
b11 *
b11 ,
b11 #
b11 $
b11 &
#80
0!
b100000000000 %
b100000000000 )
b1000 +
b100 *
b100 ,
b100 #
b100 $
b100 &
#100
b10000000000 %
b10000000000 )
b100 +
b101 *
b101 ,
b101 #
b101 $
b101 &
#120
1!
b1000000000 %
b1000000000 )
b10 +
b110 *
b110 ,
b110 #
b110 $
b110 &
#140
b100000000 %
b100000000 )
b1 +
b111 *
b111 ,
b111 #
b111 $
b111 &
#160
