{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 11:01:07 2021 " "Info: Processing started: Tue May 04 11:01:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Barrel -c Barrel " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Barrel -c Barrel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "shift\[1\] dout\[5\] 12.900 ns Longest " "Info: Longest tpd from source pin \"shift\[1\]\" to destination pin \"dout\[5\]\" is 12.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns shift\[1\] 1 PIN PIN_26 123 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_26; Fanout = 123; PIN Node = 'shift\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift[1] } "NODE_NAME" } } { "db/barrels.vhd" "" { Text "C:/VHDL/Barrel/db/barrels.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.200 ns) 5.100 ns Mux2~20 2 COMB LC8 1 " "Info: 2: + IC(2.500 ns) + CELL(1.200 ns) = 5.100 ns; Loc. = LC8; Fanout = 1; COMB Node = 'Mux2~20'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { shift[1] Mux2~20 } "NODE_NAME" } } { "db/barrels.vhd" "" { Text "C:/VHDL/Barrel/db/barrels.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 6.000 ns Mux2~23 3 COMB LC9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.900 ns) = 6.000 ns; Loc. = LC9; Fanout = 1; COMB Node = 'Mux2~23'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux2~20 Mux2~23 } "NODE_NAME" } } { "db/barrels.vhd" "" { Text "C:/VHDL/Barrel/db/barrels.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 6.900 ns Mux2~29 4 COMB LC10 1 " "Info: 4: + IC(0.000 ns) + CELL(0.900 ns) = 6.900 ns; Loc. = LC10; Fanout = 1; COMB Node = 'Mux2~29'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux2~23 Mux2~29 } "NODE_NAME" } } { "db/barrels.vhd" "" { Text "C:/VHDL/Barrel/db/barrels.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.200 ns) 11.100 ns Mux2~19 5 COMB LC11 1 " "Info: 5: + IC(0.000 ns) + CELL(4.200 ns) = 11.100 ns; Loc. = LC11; Fanout = 1; COMB Node = 'Mux2~19'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Mux2~29 Mux2~19 } "NODE_NAME" } } { "db/barrels.vhd" "" { Text "C:/VHDL/Barrel/db/barrels.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 12.900 ns dout\[5\] 6 PIN PIN_6 0 " "Info: 6: + IC(0.000 ns) + CELL(1.800 ns) = 12.900 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'dout\[5\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Mux2~19 dout[5] } "NODE_NAME" } } { "db/barrels.vhd" "" { Text "C:/VHDL/Barrel/db/barrels.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.400 ns ( 80.62 % ) " "Info: Total cell delay = 10.400 ns ( 80.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 19.38 % ) " "Info: Total interconnect delay = 2.500 ns ( 19.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { shift[1] Mux2~20 Mux2~23 Mux2~29 Mux2~19 dout[5] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { shift[1] {} shift[1]~out {} Mux2~20 {} Mux2~23 {} Mux2~29 {} Mux2~19 {} dout[5] {} } { 0.000ns 0.000ns 2.500ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.400ns 1.200ns 0.900ns 0.900ns 4.200ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 04 11:01:07 2021 " "Info: Processing ended: Tue May 04 11:01:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
