INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx_2020/Adder/Adder.srcs/sources_1/new/FA_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx_2020/Adder/Adder.srcs/sources_1/new/Full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx_2020/Adder/Adder.srcs/sources_1/new/Half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx_2020/Adder/Adder.srcs/sim_1/new/tb_fa_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fa_4bit
