#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Oct 24 22:14:11 2023
# Process ID: 15012
# Current directory: C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16844 C:\Users\juanl_00e1ytj\OneDrive\Escritorio\Sistemas Electronicos\practica3\practica3.xpr
# Log file: C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/vivado.log
# Journal file: C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.027 ; gain = 0.000
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.srcs/sim_1/new/contrango_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.srcs/sim_1/new/contrango_tb.vhd}}
update_compile_order -fileset sim_1
set_property top contrango_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'contrango_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'contrango_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.sim/sim_1/behav/xsim/mi_memoria.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.sim/sim_1/behav/xsim/texto.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj contrango_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.srcs/sim_1/new/contrango_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contrango_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.sim/sim_1/behav/xsim'
"xelab -wto 237aac298e134aa5923eea12bc5f3572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot contrango_tb_behav xil_defaultlib.contrango_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 237aac298e134aa5923eea12bc5f3572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot contrango_tb_behav xil_defaultlib.contrango_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'contrango' remains a black box since it has no binding entity [C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.srcs/sim_1/new/contrango_tb.vhd:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture test_bench of entity xil_defaultlib.contrango_tb
Built simulation snapshot contrango_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas -notrace
couldn't read file "C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 24 22:17:38 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "contrango_tb_behav -key {Behavioral:sim_1:Functional:contrango_tb} -tclbatch {contrango_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source contrango_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'contrango_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1117.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'contrango_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'contrango_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.sim/sim_1/behav/xsim/mi_memoria.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.sim/sim_1/behav/xsim/texto.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj contrango_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'contrango_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.sim/sim_1/behav/xsim'
"xelab -wto 237aac298e134aa5923eea12bc5f3572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot contrango_tb_behav xil_defaultlib.contrango_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 237aac298e134aa5923eea12bc5f3572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot contrango_tb_behav xil_defaultlib.contrango_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'contrango' remains a black box since it has no binding entity [C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.srcs/sim_1/new/contrango_tb.vhd:35]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.027 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
log_wave {/contrango_tb} 
current_wave_config {Untitled 1}
Untitled 1
log_wave -r {/contrango_tb} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property file_type {VHDL 2008} [get_files  {{C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.srcs/sim_1/new/contrango_tb.vhd}}]
export_ip_user_files -of_objects  [get_files {{C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.srcs/sim_1/new/contrango_tb.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/juanl_00e1ytj/OneDrive/Escritorio/Sistemas Electronicos/practica3/practica3.srcs/sim_1/new/contrango_tb.vhd}}
update_compile_order -fileset sim_1
set_property top jerarquico_tb [get_filesets sim_1]
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 24 22:23:40 2023...
