Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Mon Dec 15 08:43:06 2025
| Host         : Alex running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Final_Project_timing_summary_routed.rpt -pb Final_Project_timing_summary_routed.pb -rpx Final_Project_timing_summary_routed.rpx -warn_on_violation
| Design       : Final_Project
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    100         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: U_Debounce/div1/cnt_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.826        0.000                      0                  333        0.114        0.000                      0                  333        3.750        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.826        0.000                      0                  333        0.114        0.000                      0                  333        3.750        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 U_Game/timer_count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Game/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.138ns (23.259%)  route 3.755ns (76.741%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.637     5.158    U_Game/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  U_Game/timer_count_reg[30]/Q
                         net (fo=5, routed)           1.061     6.737    U_Game/timer_count_reg_n_0_[30]
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.861 f  U_Game/FSM_sequential_state[0]_i_8/O
                         net (fo=1, routed)           0.282     7.143    U_Game/FSM_sequential_state[0]_i_8_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.267 f  U_Game/FSM_sequential_state[0]_i_5/O
                         net (fo=2, routed)           0.771     8.039    U_Game/FSM_sequential_state[0]_i_5_n_0
    SLICE_X60Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.163 f  U_Game/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.460     8.623    U_Game/timer_pulse_inst/FSM_sequential_state_reg[3]
    SLICE_X62Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.747 r  U_Game/timer_pulse_inst/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.545     9.291    U_Debounce/d_btn/FSM_sequential_state_reg[3]_3
    SLICE_X59Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.415 r  U_Debounce/d_btn/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.636    10.051    U_Game/E[0]
    SLICE_X62Y38         FDRE                                         r  U_Game/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.516    14.857    U_Game/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  U_Game/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.877    U_Game/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 U_Game/timer_count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Game/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.138ns (23.259%)  route 3.755ns (76.741%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.637     5.158    U_Game/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  U_Game/timer_count_reg[30]/Q
                         net (fo=5, routed)           1.061     6.737    U_Game/timer_count_reg_n_0_[30]
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.861 f  U_Game/FSM_sequential_state[0]_i_8/O
                         net (fo=1, routed)           0.282     7.143    U_Game/FSM_sequential_state[0]_i_8_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.267 f  U_Game/FSM_sequential_state[0]_i_5/O
                         net (fo=2, routed)           0.771     8.039    U_Game/FSM_sequential_state[0]_i_5_n_0
    SLICE_X60Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.163 f  U_Game/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.460     8.623    U_Game/timer_pulse_inst/FSM_sequential_state_reg[3]
    SLICE_X62Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.747 r  U_Game/timer_pulse_inst/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.545     9.291    U_Debounce/d_btn/FSM_sequential_state_reg[3]_3
    SLICE_X59Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.415 r  U_Debounce/d_btn/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.636    10.051    U_Game/E[0]
    SLICE_X62Y38         FDRE                                         r  U_Game/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.516    14.857    U_Game/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  U_Game/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.877    U_Game/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 U_Game/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Game/score_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.934ns (19.199%)  route 3.931ns (80.801%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.635     5.156    U_Game/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  U_Game/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  U_Game/FSM_sequential_state_reg[0]/Q
                         net (fo=35, routed)          2.477     8.090    U_Game/state__0[0]
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.152     8.242 r  U_Game/score[15]_i_4/O
                         net (fo=2, routed)           0.681     8.923    U_Game/score[15]_i_4_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.249 r  U_Game/score[15]_i_1/O
                         net (fo=16, routed)          0.772    10.021    U_Game/score[15]_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  U_Game/score_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.511    14.852    U_Game/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  U_Game/score_reg[0]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.886    U_Game/score_reg[0]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  4.865    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 U_Game/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Game/score_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.934ns (19.199%)  route 3.931ns (80.801%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.635     5.156    U_Game/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  U_Game/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  U_Game/FSM_sequential_state_reg[0]/Q
                         net (fo=35, routed)          2.477     8.090    U_Game/state__0[0]
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.152     8.242 r  U_Game/score[15]_i_4/O
                         net (fo=2, routed)           0.681     8.923    U_Game/score[15]_i_4_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.249 r  U_Game/score[15]_i_1/O
                         net (fo=16, routed)          0.772    10.021    U_Game/score[15]_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  U_Game/score_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.511    14.852    U_Game/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  U_Game/score_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.886    U_Game/score_reg[1]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  4.865    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 U_Game/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Game/score_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.934ns (19.199%)  route 3.931ns (80.801%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.635     5.156    U_Game/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  U_Game/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  U_Game/FSM_sequential_state_reg[0]/Q
                         net (fo=35, routed)          2.477     8.090    U_Game/state__0[0]
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.152     8.242 r  U_Game/score[15]_i_4/O
                         net (fo=2, routed)           0.681     8.923    U_Game/score[15]_i_4_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.249 r  U_Game/score[15]_i_1/O
                         net (fo=16, routed)          0.772    10.021    U_Game/score[15]_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  U_Game/score_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.511    14.852    U_Game/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  U_Game/score_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.886    U_Game/score_reg[2]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  4.865    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 U_Game/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Game/score_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.934ns (19.199%)  route 3.931ns (80.801%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.635     5.156    U_Game/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  U_Game/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  U_Game/FSM_sequential_state_reg[0]/Q
                         net (fo=35, routed)          2.477     8.090    U_Game/state__0[0]
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.152     8.242 r  U_Game/score[15]_i_4/O
                         net (fo=2, routed)           0.681     8.923    U_Game/score[15]_i_4_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.249 r  U_Game/score[15]_i_1/O
                         net (fo=16, routed)          0.772    10.021    U_Game/score[15]_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  U_Game/score_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.511    14.852    U_Game/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  U_Game/score_reg[3]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.886    U_Game/score_reg[3]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  4.865    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 U_Game/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Game/timer_count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.934ns (19.368%)  route 3.888ns (80.632%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.635     5.156    U_Game/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  U_Game/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  U_Game/FSM_sequential_state_reg[0]/Q
                         net (fo=35, routed)          2.477     8.090    U_Game/state__0[0]
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.152     8.242 r  U_Game/score[15]_i_4/O
                         net (fo=2, routed)           0.676     8.918    U_Game/timer_pulse_inst/timer_count_reg[0]_1
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.244 r  U_Game/timer_pulse_inst/timer_count[31]_i_1/O
                         net (fo=32, routed)          0.735     9.979    U_Game/timer_pulse_inst_n_0
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.518    14.859    U_Game/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[28]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y44         FDRE (Setup_fdre_C_CE)      -0.169    14.915    U_Game/timer_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 U_Game/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Game/timer_count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.934ns (19.368%)  route 3.888ns (80.632%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.635     5.156    U_Game/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  U_Game/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  U_Game/FSM_sequential_state_reg[0]/Q
                         net (fo=35, routed)          2.477     8.090    U_Game/state__0[0]
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.152     8.242 r  U_Game/score[15]_i_4/O
                         net (fo=2, routed)           0.676     8.918    U_Game/timer_pulse_inst/timer_count_reg[0]_1
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.244 r  U_Game/timer_pulse_inst/timer_count[31]_i_1/O
                         net (fo=32, routed)          0.735     9.979    U_Game/timer_pulse_inst_n_0
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.518    14.859    U_Game/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[29]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y44         FDRE (Setup_fdre_C_CE)      -0.169    14.915    U_Game/timer_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 U_Game/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Game/timer_count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.934ns (19.368%)  route 3.888ns (80.632%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.635     5.156    U_Game/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  U_Game/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  U_Game/FSM_sequential_state_reg[0]/Q
                         net (fo=35, routed)          2.477     8.090    U_Game/state__0[0]
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.152     8.242 r  U_Game/score[15]_i_4/O
                         net (fo=2, routed)           0.676     8.918    U_Game/timer_pulse_inst/timer_count_reg[0]_1
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.244 r  U_Game/timer_pulse_inst/timer_count[31]_i_1/O
                         net (fo=32, routed)          0.735     9.979    U_Game/timer_pulse_inst_n_0
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.518    14.859    U_Game/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[30]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y44         FDRE (Setup_fdre_C_CE)      -0.169    14.915    U_Game/timer_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 U_Game/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Game/timer_count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.934ns (19.368%)  route 3.888ns (80.632%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.635     5.156    U_Game/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  U_Game/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  U_Game/FSM_sequential_state_reg[0]/Q
                         net (fo=35, routed)          2.477     8.090    U_Game/state__0[0]
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.152     8.242 r  U_Game/score[15]_i_4/O
                         net (fo=2, routed)           0.676     8.918    U_Game/timer_pulse_inst/timer_count_reg[0]_1
    SLICE_X62Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.244 r  U_Game/timer_pulse_inst/timer_count[31]_i_1/O
                         net (fo=32, routed)          0.735     9.979    U_Game/timer_pulse_inst_n_0
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.518    14.859    U_Game/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[31]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y44         FDRE (Setup_fdre_C_CE)      -0.169    14.915    U_Game/timer_count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_Game/score_write_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Memory/mem_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    U_Game/clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  U_Game/score_write_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  U_Game/score_write_reg[9]/Q
                         net (fo=1, routed)           0.059     1.661    U_Memory/mem_reg_0_15_9_9/D
    SLICE_X64Y34         RAMS32                                       r  U_Memory/mem_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     1.987    U_Memory/mem_reg_0_15_9_9/WCLK
    SLICE_X64Y34         RAMS32                                       r  U_Memory/mem_reg_0_15_9_9/SP/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X64Y34         RAMS32 (Hold_rams32_CLK_I)
                                                      0.060     1.547    U_Memory/mem_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_Game/score_write_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Memory/mem_reg_0_15_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    U_Game/clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  U_Game/score_write_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U_Game/score_write_reg[8]/Q
                         net (fo=1, routed)           0.112     1.727    U_Memory/mem_reg_0_15_8_8/D
    SLICE_X64Y34         RAMS32                                       r  U_Memory/mem_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     1.987    U_Memory/mem_reg_0_15_8_8/WCLK
    SLICE_X64Y34         RAMS32                                       r  U_Memory/mem_reg_0_15_8_8/SP/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X64Y34         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.611    U_Memory/mem_reg_0_15_8_8/SP
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_Game/score_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Memory/mem_reg_0_15_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.473    U_Game/clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  U_Game/score_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U_Game/score_write_reg[2]/Q
                         net (fo=1, routed)           0.110     1.724    U_Memory/mem_reg_0_15_2_2/D
    SLICE_X64Y33         RAMS32                                       r  U_Memory/mem_reg_0_15_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.859     1.986    U_Memory/mem_reg_0_15_2_2/WCLK
    SLICE_X64Y33         RAMS32                                       r  U_Memory/mem_reg_0_15_2_2/SP/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X64Y33         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.607    U_Memory/mem_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_Game/score_write_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Memory/mem_reg_0_15_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    U_Game/clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  U_Game/score_write_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U_Game/score_write_reg[13]/Q
                         net (fo=1, routed)           0.110     1.725    U_Memory/mem_reg_0_15_13_13/D
    SLICE_X64Y36         RAMS32                                       r  U_Memory/mem_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.861     1.988    U_Memory/mem_reg_0_15_13_13/WCLK
    SLICE_X64Y36         RAMS32                                       r  U_Memory/mem_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X64Y36         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.608    U_Memory/mem_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_Game/score_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Memory/mem_reg_0_15_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.473    U_Game/clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  U_Game/score_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U_Game/score_write_reg[5]/Q
                         net (fo=1, routed)           0.116     1.730    U_Memory/mem_reg_0_15_5_5/D
    SLICE_X64Y33         RAMS32                                       r  U_Memory/mem_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.859     1.986    U_Memory/mem_reg_0_15_5_5/WCLK
    SLICE_X64Y33         RAMS32                                       r  U_Memory/mem_reg_0_15_5_5/SP/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X64Y33         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.600    U_Memory/mem_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_Game/score_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Memory/mem_reg_0_15_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    U_Game/clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  U_Game/score_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U_Game/score_write_reg[1]/Q
                         net (fo=1, routed)           0.116     1.731    U_Memory/mem_reg_0_15_1_1/D
    SLICE_X64Y36         RAMS32                                       r  U_Memory/mem_reg_0_15_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.861     1.988    U_Memory/mem_reg_0_15_1_1/WCLK
    SLICE_X64Y36         RAMS32                                       r  U_Memory/mem_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X64Y36         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.601    U_Memory/mem_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_Game/score_write_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Memory/mem_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    U_Game/clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  U_Game/score_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U_Game/score_write_reg[0]/Q
                         net (fo=1, routed)           0.166     1.781    U_Memory/mem_reg_0_15_0_0/D
    SLICE_X64Y35         RAMS32                                       r  U_Memory/mem_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.861     1.988    U_Memory/mem_reg_0_15_0_0/WCLK
    SLICE_X64Y35         RAMS32                                       r  U_Memory/mem_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X64Y35         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.610    U_Memory/mem_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_Game/score_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Game/score_write_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.483%)  route 0.156ns (52.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    U_Game/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  U_Game/score_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  U_Game/score_reg[10]/Q
                         net (fo=12, routed)          0.156     1.771    U_Game/Q[10]
    SLICE_X65Y35         FDRE                                         r  U_Game/score_write_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.861     1.988    U_Game/clk_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  U_Game/score_write_reg[10]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X65Y35         FDRE (Hold_fdre_C_D)         0.070     1.559    U_Game/score_write_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_Game/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Game/score_write_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.284%)  route 0.164ns (53.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.473    U_Game/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  U_Game/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U_Game/score_reg[4]/Q
                         net (fo=11, routed)          0.164     1.778    U_Game/Q[4]
    SLICE_X65Y33         FDRE                                         r  U_Game/score_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.859     1.986    U_Game/clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  U_Game/score_write_reg[4]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X65Y33         FDRE (Hold_fdre_C_D)         0.070     1.557    U_Game/score_write_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_Game/score_write_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Memory/mem_reg_0_15_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.523%)  route 0.225ns (61.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.473    U_Game/clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  U_Game/score_write_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U_Game/score_write_reg[4]/Q
                         net (fo=1, routed)           0.225     1.839    U_Memory/mem_reg_0_15_4_4/D
    SLICE_X64Y33         RAMS32                                       r  U_Memory/mem_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.859     1.986    U_Memory/mem_reg_0_15_4_4/WCLK
    SLICE_X64Y33         RAMS32                                       r  U_Memory/mem_reg_0_15_4_4/SP/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X64Y33         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.610    U_Memory/mem_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y44   U_Debounce/div1/cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y46   U_Debounce/div1/cnt_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y46   U_Debounce/div1/cnt_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y47   U_Debounce/div1/cnt_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y47   U_Debounce/div1/cnt_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y47   U_Debounce/div1/cnt_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y47   U_Debounce/div1/cnt_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y44   U_Debounce/div1/cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y44   U_Debounce/div1/cnt_reg[2]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y36   U_Memory/mem_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y36   U_Memory/mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_Memory/mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y36   U_Memory/mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y36   U_Memory/mem_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Debounce/r_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.740ns  (logic 4.465ns (45.837%)  route 5.276ns (54.163%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  U_Debounce/r_btn/btn_shift_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Debounce/r_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           1.255     1.674    U_Debounce/r_btn/p_0_in__2[8]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.297     1.971 r  U_Debounce/r_btn/led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.804     2.775    U_Debounce/r_btn/led_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.899 r  U_Debounce/r_btn/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           1.123     4.021    U_Debounce/r_btn/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     4.145 r  U_Debounce/r_btn/led_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           2.094     6.240    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     9.740 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.740    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Debounce/d_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.065ns  (logic 4.478ns (49.402%)  route 4.587ns (50.598%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  U_Debounce/d_btn/btn_shift_reg[7]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Debounce/d_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           1.282     1.701    U_Debounce/d_btn/p_0_in__0[8]
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.297     1.998 r  U_Debounce/d_btn/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.497     2.495    U_Debounce/d_btn/led_OBUF[5]_inst_i_4_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I0_O)        0.124     2.619 r  U_Debounce/d_btn/led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.863     3.482    U_Debounce/d_btn/led_OBUF[5]_inst_i_3_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.124     3.606 r  U_Debounce/d_btn/led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.944     5.551    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     9.065 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.065    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Debounce/u_btn/btn_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.643ns  (logic 4.475ns (51.772%)  route 4.168ns (48.228%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  U_Debounce/u_btn/btn_shift_reg[5]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Debounce/u_btn/btn_shift_reg[5]/Q
                         net (fo=2, routed)           0.860     1.279    U_Debounce/u_btn/p_0_in[6]
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.299     1.578 r  U_Debounce/u_btn/led_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.804     2.382    U_Debounce/u_btn/led_OBUF[4]_inst_i_4_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     2.506 r  U_Debounce/u_btn/led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.825     3.330    U_Debounce/u_btn/led_OBUF[4]_inst_i_3_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.124     3.454 r  U_Debounce/u_btn/led_OBUF[4]_inst_i_1/O
                         net (fo=8, routed)           1.680     5.134    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.643 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.643    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Debounce/l_btn/btn_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.538ns  (logic 4.472ns (52.382%)  route 4.065ns (47.618%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  U_Debounce/l_btn/btn_shift_reg[5]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Debounce/l_btn/btn_shift_reg[5]/Q
                         net (fo=2, routed)           0.860     1.279    U_Debounce/l_btn/p_0_in__1[6]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.299     1.578 r  U_Debounce/l_btn/led_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.520     2.098    U_Debounce/l_btn/led_OBUF[6]_inst_i_4_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.124     2.222 r  U_Debounce/l_btn/led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.416     2.639    U_Debounce/l_btn/led_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     2.763 r  U_Debounce/l_btn/led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.269     5.031    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     8.538 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.538    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U_Debounce/c_btn/btn_shift_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.185ns  (logic 1.441ns (34.437%)  route 2.744ns (65.563%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.744     4.185    U_Debounce/c_btn/D[0]
    SLICE_X62Y19         FDRE                                         r  U_Debounce/c_btn/btn_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            U_Debounce/u_btn/btn_shift_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.520ns  (logic 1.454ns (57.687%)  route 1.066ns (42.313%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.066     2.520    U_Debounce/u_btn/btn_shift_reg[0]_0[0]
    SLICE_X0Y18          FDRE                                         r  U_Debounce/u_btn/btn_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            U_Debounce/d_btn/btn_shift_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.339ns  (logic 1.452ns (62.102%)  route 0.886ns (37.898%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.886     2.339    U_Debounce/d_btn/btn_shift_reg[0]_0[0]
    SLICE_X0Y14          FDRE                                         r  U_Debounce/d_btn/btn_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            U_Debounce/r_btn/btn_shift_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.334ns  (logic 1.451ns (62.161%)  route 0.883ns (37.839%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.883     2.334    U_Debounce/r_btn/btn_shift_reg[0]_0[0]
    SLICE_X0Y16          FDRE                                         r  U_Debounce/r_btn/btn_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_Debounce/l_btn/btn_shift_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 1.451ns (62.858%)  route 0.858ns (37.142%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.858     2.309    U_Debounce/l_btn/btn_shift_reg[0]_0[0]
    SLICE_X0Y16          FDRE                                         r  U_Debounce/l_btn/btn_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Debounce/u_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Debounce/u_btn/btn_shift_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 0.456ns (29.586%)  route 1.085ns (70.414%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  U_Debounce/u_btn/btn_shift_reg[0]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Debounce/u_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           1.085     1.541    U_Debounce/u_btn/p_0_in[1]
    SLICE_X1Y18          FDRE                                         r  U_Debounce/u_btn/btn_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Debounce/r_btn/btn_shift_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Debounce/r_btn/btn_shift_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  U_Debounce/r_btn/btn_shift_reg[8]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U_Debounce/r_btn/btn_shift_reg[8]/Q
                         net (fo=2, routed)           0.059     0.187    U_Debounce/r_btn/p_0_in__2[9]
    SLICE_X0Y16          FDRE                                         r  U_Debounce/r_btn/btn_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Debounce/u_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Debounce/u_btn/btn_shift_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.128ns (61.834%)  route 0.079ns (38.166%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  U_Debounce/u_btn/btn_shift_reg[7]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U_Debounce/u_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           0.079     0.207    U_Debounce/u_btn/p_0_in[8]
    SLICE_X0Y18          FDRE                                         r  U_Debounce/u_btn/btn_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Debounce/d_btn/btn_shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Debounce/d_btn/btn_shift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.298%)  route 0.097ns (40.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  U_Debounce/d_btn/btn_shift_reg[0]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U_Debounce/d_btn/btn_shift_reg[0]/Q
                         net (fo=2, routed)           0.097     0.238    U_Debounce/d_btn/p_0_in__0[1]
    SLICE_X1Y14          FDRE                                         r  U_Debounce/d_btn/btn_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Debounce/c_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Debounce/c_btn/btn_shift_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE                         0.000     0.000 r  U_Debounce/c_btn/btn_shift_reg[7]/C
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U_Debounce/c_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           0.115     0.256    U_Debounce/c_btn/p_0_in__3[8]
    SLICE_X64Y23         FDRE                                         r  U_Debounce/c_btn/btn_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Debounce/d_btn/btn_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Debounce/d_btn/btn_shift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  U_Debounce/d_btn/btn_shift_reg[5]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U_Debounce/d_btn/btn_shift_reg[5]/Q
                         net (fo=2, routed)           0.131     0.259    U_Debounce/d_btn/p_0_in__0[6]
    SLICE_X1Y14          FDRE                                         r  U_Debounce/d_btn/btn_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Debounce/l_btn/btn_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Debounce/l_btn/btn_shift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  U_Debounce/l_btn/btn_shift_reg[5]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U_Debounce/l_btn/btn_shift_reg[5]/Q
                         net (fo=2, routed)           0.131     0.259    U_Debounce/l_btn/p_0_in__1[6]
    SLICE_X3Y17          FDRE                                         r  U_Debounce/l_btn/btn_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Debounce/r_btn/btn_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Debounce/r_btn/btn_shift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  U_Debounce/r_btn/btn_shift_reg[5]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U_Debounce/r_btn/btn_shift_reg[5]/Q
                         net (fo=2, routed)           0.131     0.259    U_Debounce/r_btn/p_0_in__2[6]
    SLICE_X1Y16          FDRE                                         r  U_Debounce/r_btn/btn_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Debounce/u_btn/btn_shift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Debounce/u_btn/btn_shift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  U_Debounce/u_btn/btn_shift_reg[5]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U_Debounce/u_btn/btn_shift_reg[5]/Q
                         net (fo=2, routed)           0.131     0.259    U_Debounce/u_btn/p_0_in[6]
    SLICE_X1Y18          FDRE                                         r  U_Debounce/u_btn/btn_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Debounce/d_btn/btn_shift_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Debounce/d_btn/btn_shift_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  U_Debounce/d_btn/btn_shift_reg[6]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U_Debounce/d_btn/btn_shift_reg[6]/Q
                         net (fo=2, routed)           0.131     0.259    U_Debounce/d_btn/p_0_in__0[7]
    SLICE_X1Y14          FDRE                                         r  U_Debounce/d_btn/btn_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Debounce/r_btn/btn_shift_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Debounce/r_btn/btn_shift_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  U_Debounce/r_btn/btn_shift_reg[6]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U_Debounce/r_btn/btn_shift_reg[6]/Q
                         net (fo=2, routed)           0.134     0.262    U_Debounce/r_btn/p_0_in__2[7]
    SLICE_X1Y16          FDRE                                         r  U_Debounce/r_btn/btn_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_SegDisplay/scroll_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.689ns  (logic 6.725ns (31.009%)  route 14.963ns (68.991%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.553     5.074    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  U_SegDisplay/scroll_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_SegDisplay/scroll_ptr_reg[2]/Q
                         net (fo=80, routed)          2.719     8.249    U_SegDisplay/scroll_ptr_reg[2]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.373 r  U_SegDisplay/g0_b0__2_i_722/O
                         net (fo=1, routed)           0.980     9.353    U_SegDisplay/g0_b0__2_i_722_n_0
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.477 r  U_SegDisplay/g0_b0__2_i_672/O
                         net (fo=1, routed)           0.000     9.477    U_SegDisplay/g0_b0__2_i_672_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.009 r  U_SegDisplay/g0_b0__2_i_514/CO[3]
                         net (fo=1, routed)           0.000    10.009    U_SegDisplay/g0_b0__2_i_514_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.231 r  U_SegDisplay/g0_b0__2_i_512/O[0]
                         net (fo=7, routed)           0.950    11.181    U_SegDisplay/g0_b0__2_i_512_n_7
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.299    11.480 r  U_SegDisplay/g0_b0__2_i_513/O
                         net (fo=6, routed)           1.017    12.497    U_SegDisplay/g0_b0__2_i_513_n_0
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.124    12.621 f  U_SegDisplay/g0_b0__2_i_258/O
                         net (fo=13, routed)          1.480    14.101    U_SegDisplay/g0_b0__2_i_258_n_0
    SLICE_X48Y21         LUT5 (Prop_lut5_I2_O)        0.152    14.253 r  U_SegDisplay/g0_b0__2_i_637/O
                         net (fo=1, routed)           0.581    14.835    U_SegDisplay/g0_b0__2_i_637_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.332    15.167 r  U_SegDisplay/g0_b0__2_i_465/O
                         net (fo=1, routed)           0.877    16.043    U_SegDisplay/g0_b0__2_i_465_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.167 r  U_SegDisplay/g0_b0__2_i_203/O
                         net (fo=1, routed)           0.951    17.119    U_SegDisplay/g0_b0__2_i_203_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    17.243 r  U_SegDisplay/g0_b0__2_i_52/O
                         net (fo=1, routed)           1.055    18.298    U_SegDisplay/g0_b0__2_i_52_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.422 r  U_SegDisplay/g0_b0__2_i_11/O
                         net (fo=1, routed)           0.953    19.375    U_SegDisplay/g0_b0__2_i_11_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.499 r  U_SegDisplay/g0_b0__2_i_1/O
                         net (fo=7, routed)           1.240    20.739    U_SegDisplay/char_index[0]
    SLICE_X56Y24         LUT5 (Prop_lut5_I0_O)        0.153    20.892 r  U_SegDisplay/g0_b5/O
                         net (fo=1, routed)           2.159    23.052    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    26.763 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.763    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_SegDisplay/scroll_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.671ns  (logic 6.516ns (30.069%)  route 15.155ns (69.931%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.553     5.074    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  U_SegDisplay/scroll_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_SegDisplay/scroll_ptr_reg[2]/Q
                         net (fo=80, routed)          2.719     8.249    U_SegDisplay/scroll_ptr_reg[2]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.373 r  U_SegDisplay/g0_b0__2_i_722/O
                         net (fo=1, routed)           0.980     9.353    U_SegDisplay/g0_b0__2_i_722_n_0
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.477 r  U_SegDisplay/g0_b0__2_i_672/O
                         net (fo=1, routed)           0.000     9.477    U_SegDisplay/g0_b0__2_i_672_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.009 r  U_SegDisplay/g0_b0__2_i_514/CO[3]
                         net (fo=1, routed)           0.000    10.009    U_SegDisplay/g0_b0__2_i_514_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.231 r  U_SegDisplay/g0_b0__2_i_512/O[0]
                         net (fo=7, routed)           0.950    11.181    U_SegDisplay/g0_b0__2_i_512_n_7
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.299    11.480 r  U_SegDisplay/g0_b0__2_i_513/O
                         net (fo=6, routed)           1.017    12.497    U_SegDisplay/g0_b0__2_i_513_n_0
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.124    12.621 f  U_SegDisplay/g0_b0__2_i_258/O
                         net (fo=13, routed)          1.480    14.101    U_SegDisplay/g0_b0__2_i_258_n_0
    SLICE_X48Y21         LUT5 (Prop_lut5_I2_O)        0.152    14.253 r  U_SegDisplay/g0_b0__2_i_637/O
                         net (fo=1, routed)           0.581    14.835    U_SegDisplay/g0_b0__2_i_637_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.332    15.167 r  U_SegDisplay/g0_b0__2_i_465/O
                         net (fo=1, routed)           0.877    16.043    U_SegDisplay/g0_b0__2_i_465_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.167 r  U_SegDisplay/g0_b0__2_i_203/O
                         net (fo=1, routed)           0.951    17.119    U_SegDisplay/g0_b0__2_i_203_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    17.243 r  U_SegDisplay/g0_b0__2_i_52/O
                         net (fo=1, routed)           1.055    18.298    U_SegDisplay/g0_b0__2_i_52_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.422 r  U_SegDisplay/g0_b0__2_i_11/O
                         net (fo=1, routed)           0.953    19.375    U_SegDisplay/g0_b0__2_i_11_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.499 r  U_SegDisplay/g0_b0__2_i_1/O
                         net (fo=7, routed)           1.254    20.753    U_SegDisplay/char_index[0]
    SLICE_X56Y24         LUT5 (Prop_lut5_I0_O)        0.124    20.877 r  U_SegDisplay/g0_b6/O
                         net (fo=1, routed)           2.337    23.214    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    26.746 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    26.746    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_SegDisplay/scroll_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.427ns  (logic 6.505ns (30.359%)  route 14.922ns (69.641%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.553     5.074    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  U_SegDisplay/scroll_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_SegDisplay/scroll_ptr_reg[2]/Q
                         net (fo=80, routed)          2.719     8.249    U_SegDisplay/scroll_ptr_reg[2]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.373 r  U_SegDisplay/g0_b0__2_i_722/O
                         net (fo=1, routed)           0.980     9.353    U_SegDisplay/g0_b0__2_i_722_n_0
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.477 r  U_SegDisplay/g0_b0__2_i_672/O
                         net (fo=1, routed)           0.000     9.477    U_SegDisplay/g0_b0__2_i_672_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.009 r  U_SegDisplay/g0_b0__2_i_514/CO[3]
                         net (fo=1, routed)           0.000    10.009    U_SegDisplay/g0_b0__2_i_514_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.231 r  U_SegDisplay/g0_b0__2_i_512/O[0]
                         net (fo=7, routed)           0.950    11.181    U_SegDisplay/g0_b0__2_i_512_n_7
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.299    11.480 r  U_SegDisplay/g0_b0__2_i_513/O
                         net (fo=6, routed)           1.017    12.497    U_SegDisplay/g0_b0__2_i_513_n_0
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.124    12.621 f  U_SegDisplay/g0_b0__2_i_258/O
                         net (fo=13, routed)          1.480    14.101    U_SegDisplay/g0_b0__2_i_258_n_0
    SLICE_X48Y21         LUT5 (Prop_lut5_I2_O)        0.152    14.253 r  U_SegDisplay/g0_b0__2_i_637/O
                         net (fo=1, routed)           0.581    14.835    U_SegDisplay/g0_b0__2_i_637_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.332    15.167 r  U_SegDisplay/g0_b0__2_i_465/O
                         net (fo=1, routed)           0.877    16.043    U_SegDisplay/g0_b0__2_i_465_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.167 r  U_SegDisplay/g0_b0__2_i_203/O
                         net (fo=1, routed)           0.951    17.119    U_SegDisplay/g0_b0__2_i_203_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    17.243 r  U_SegDisplay/g0_b0__2_i_52/O
                         net (fo=1, routed)           1.055    18.298    U_SegDisplay/g0_b0__2_i_52_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.422 r  U_SegDisplay/g0_b0__2_i_11/O
                         net (fo=1, routed)           0.953    19.375    U_SegDisplay/g0_b0__2_i_11_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.499 r  U_SegDisplay/g0_b0__2_i_1/O
                         net (fo=7, routed)           1.240    20.739    U_SegDisplay/char_index[0]
    SLICE_X56Y24         LUT5 (Prop_lut5_I0_O)        0.124    20.863 r  U_SegDisplay/g0_b4__2/O
                         net (fo=1, routed)           2.118    22.981    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    26.501 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.501    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_SegDisplay/scroll_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.279ns  (logic 6.771ns (31.818%)  route 14.508ns (68.182%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.553     5.074    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  U_SegDisplay/scroll_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_SegDisplay/scroll_ptr_reg[2]/Q
                         net (fo=80, routed)          2.719     8.249    U_SegDisplay/scroll_ptr_reg[2]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.373 r  U_SegDisplay/g0_b0__2_i_722/O
                         net (fo=1, routed)           0.980     9.353    U_SegDisplay/g0_b0__2_i_722_n_0
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.477 r  U_SegDisplay/g0_b0__2_i_672/O
                         net (fo=1, routed)           0.000     9.477    U_SegDisplay/g0_b0__2_i_672_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.009 r  U_SegDisplay/g0_b0__2_i_514/CO[3]
                         net (fo=1, routed)           0.000    10.009    U_SegDisplay/g0_b0__2_i_514_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.231 r  U_SegDisplay/g0_b0__2_i_512/O[0]
                         net (fo=7, routed)           0.950    11.181    U_SegDisplay/g0_b0__2_i_512_n_7
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.299    11.480 r  U_SegDisplay/g0_b0__2_i_513/O
                         net (fo=6, routed)           1.017    12.497    U_SegDisplay/g0_b0__2_i_513_n_0
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.124    12.621 f  U_SegDisplay/g0_b0__2_i_258/O
                         net (fo=13, routed)          1.480    14.101    U_SegDisplay/g0_b0__2_i_258_n_0
    SLICE_X48Y21         LUT5 (Prop_lut5_I2_O)        0.152    14.253 r  U_SegDisplay/g0_b0__2_i_637/O
                         net (fo=1, routed)           0.581    14.835    U_SegDisplay/g0_b0__2_i_637_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.332    15.167 r  U_SegDisplay/g0_b0__2_i_465/O
                         net (fo=1, routed)           0.877    16.043    U_SegDisplay/g0_b0__2_i_465_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.167 r  U_SegDisplay/g0_b0__2_i_203/O
                         net (fo=1, routed)           0.951    17.119    U_SegDisplay/g0_b0__2_i_203_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    17.243 r  U_SegDisplay/g0_b0__2_i_52/O
                         net (fo=1, routed)           1.055    18.298    U_SegDisplay/g0_b0__2_i_52_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.422 r  U_SegDisplay/g0_b0__2_i_11/O
                         net (fo=1, routed)           0.953    19.375    U_SegDisplay/g0_b0__2_i_11_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.499 r  U_SegDisplay/g0_b0__2_i_1/O
                         net (fo=7, routed)           0.834    20.332    U_SegDisplay/char_index[0]
    SLICE_X56Y24         LUT5 (Prop_lut5_I0_O)        0.150    20.482 r  U_SegDisplay/g0_b3__2/O
                         net (fo=1, routed)           2.111    22.594    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    26.353 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.353    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_SegDisplay/scroll_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.208ns  (logic 6.744ns (31.800%)  route 14.464ns (68.200%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.553     5.074    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  U_SegDisplay/scroll_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_SegDisplay/scroll_ptr_reg[2]/Q
                         net (fo=80, routed)          2.719     8.249    U_SegDisplay/scroll_ptr_reg[2]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.373 r  U_SegDisplay/g0_b0__2_i_722/O
                         net (fo=1, routed)           0.980     9.353    U_SegDisplay/g0_b0__2_i_722_n_0
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.477 r  U_SegDisplay/g0_b0__2_i_672/O
                         net (fo=1, routed)           0.000     9.477    U_SegDisplay/g0_b0__2_i_672_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.009 r  U_SegDisplay/g0_b0__2_i_514/CO[3]
                         net (fo=1, routed)           0.000    10.009    U_SegDisplay/g0_b0__2_i_514_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.231 r  U_SegDisplay/g0_b0__2_i_512/O[0]
                         net (fo=7, routed)           0.950    11.181    U_SegDisplay/g0_b0__2_i_512_n_7
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.299    11.480 r  U_SegDisplay/g0_b0__2_i_513/O
                         net (fo=6, routed)           1.017    12.497    U_SegDisplay/g0_b0__2_i_513_n_0
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.124    12.621 f  U_SegDisplay/g0_b0__2_i_258/O
                         net (fo=13, routed)          1.480    14.101    U_SegDisplay/g0_b0__2_i_258_n_0
    SLICE_X48Y21         LUT5 (Prop_lut5_I2_O)        0.152    14.253 r  U_SegDisplay/g0_b0__2_i_637/O
                         net (fo=1, routed)           0.581    14.835    U_SegDisplay/g0_b0__2_i_637_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.332    15.167 r  U_SegDisplay/g0_b0__2_i_465/O
                         net (fo=1, routed)           0.877    16.043    U_SegDisplay/g0_b0__2_i_465_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.167 r  U_SegDisplay/g0_b0__2_i_203/O
                         net (fo=1, routed)           0.951    17.119    U_SegDisplay/g0_b0__2_i_203_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    17.243 r  U_SegDisplay/g0_b0__2_i_52/O
                         net (fo=1, routed)           1.055    18.298    U_SegDisplay/g0_b0__2_i_52_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.422 r  U_SegDisplay/g0_b0__2_i_11/O
                         net (fo=1, routed)           0.953    19.375    U_SegDisplay/g0_b0__2_i_11_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.499 r  U_SegDisplay/g0_b0__2_i_1/O
                         net (fo=7, routed)           0.837    20.335    U_SegDisplay/char_index[0]
    SLICE_X56Y24         LUT5 (Prop_lut5_I0_O)        0.150    20.485 r  U_SegDisplay/g0_b1__2/O
                         net (fo=1, routed)           2.064    22.549    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    26.282 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.282    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_SegDisplay/scroll_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.982ns  (logic 6.520ns (31.075%)  route 14.462ns (68.925%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.553     5.074    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  U_SegDisplay/scroll_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_SegDisplay/scroll_ptr_reg[2]/Q
                         net (fo=80, routed)          2.719     8.249    U_SegDisplay/scroll_ptr_reg[2]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.373 r  U_SegDisplay/g0_b0__2_i_722/O
                         net (fo=1, routed)           0.980     9.353    U_SegDisplay/g0_b0__2_i_722_n_0
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.477 r  U_SegDisplay/g0_b0__2_i_672/O
                         net (fo=1, routed)           0.000     9.477    U_SegDisplay/g0_b0__2_i_672_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.009 r  U_SegDisplay/g0_b0__2_i_514/CO[3]
                         net (fo=1, routed)           0.000    10.009    U_SegDisplay/g0_b0__2_i_514_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.231 r  U_SegDisplay/g0_b0__2_i_512/O[0]
                         net (fo=7, routed)           0.950    11.181    U_SegDisplay/g0_b0__2_i_512_n_7
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.299    11.480 r  U_SegDisplay/g0_b0__2_i_513/O
                         net (fo=6, routed)           1.017    12.497    U_SegDisplay/g0_b0__2_i_513_n_0
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.124    12.621 r  U_SegDisplay/g0_b0__2_i_258/O
                         net (fo=13, routed)          1.480    14.101    U_SegDisplay/g0_b0__2_i_258_n_0
    SLICE_X48Y21         LUT5 (Prop_lut5_I2_O)        0.152    14.253 f  U_SegDisplay/g0_b0__2_i_637/O
                         net (fo=1, routed)           0.581    14.835    U_SegDisplay/g0_b0__2_i_637_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.332    15.167 f  U_SegDisplay/g0_b0__2_i_465/O
                         net (fo=1, routed)           0.877    16.043    U_SegDisplay/g0_b0__2_i_465_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.167 f  U_SegDisplay/g0_b0__2_i_203/O
                         net (fo=1, routed)           0.951    17.119    U_SegDisplay/g0_b0__2_i_203_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    17.243 f  U_SegDisplay/g0_b0__2_i_52/O
                         net (fo=1, routed)           1.055    18.298    U_SegDisplay/g0_b0__2_i_52_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.422 f  U_SegDisplay/g0_b0__2_i_11/O
                         net (fo=1, routed)           0.953    19.375    U_SegDisplay/g0_b0__2_i_11_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.499 f  U_SegDisplay/g0_b0__2_i_1/O
                         net (fo=7, routed)           0.834    20.332    U_SegDisplay/char_index[0]
    SLICE_X56Y24         LUT5 (Prop_lut5_I0_O)        0.124    20.456 r  U_SegDisplay/g0_b2__2/O
                         net (fo=1, routed)           2.065    22.521    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    26.056 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.056    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_SegDisplay/scroll_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.813ns  (logic 6.496ns (31.211%)  route 14.317ns (68.789%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.553     5.074    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  U_SegDisplay/scroll_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_SegDisplay/scroll_ptr_reg[2]/Q
                         net (fo=80, routed)          2.719     8.249    U_SegDisplay/scroll_ptr_reg[2]
    SLICE_X54Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.373 r  U_SegDisplay/g0_b0__2_i_722/O
                         net (fo=1, routed)           0.980     9.353    U_SegDisplay/g0_b0__2_i_722_n_0
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.477 r  U_SegDisplay/g0_b0__2_i_672/O
                         net (fo=1, routed)           0.000     9.477    U_SegDisplay/g0_b0__2_i_672_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.009 r  U_SegDisplay/g0_b0__2_i_514/CO[3]
                         net (fo=1, routed)           0.000    10.009    U_SegDisplay/g0_b0__2_i_514_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.231 r  U_SegDisplay/g0_b0__2_i_512/O[0]
                         net (fo=7, routed)           0.950    11.181    U_SegDisplay/g0_b0__2_i_512_n_7
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.299    11.480 r  U_SegDisplay/g0_b0__2_i_513/O
                         net (fo=6, routed)           1.017    12.497    U_SegDisplay/g0_b0__2_i_513_n_0
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.124    12.621 f  U_SegDisplay/g0_b0__2_i_258/O
                         net (fo=13, routed)          1.480    14.101    U_SegDisplay/g0_b0__2_i_258_n_0
    SLICE_X48Y21         LUT5 (Prop_lut5_I2_O)        0.152    14.253 r  U_SegDisplay/g0_b0__2_i_637/O
                         net (fo=1, routed)           0.581    14.835    U_SegDisplay/g0_b0__2_i_637_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.332    15.167 r  U_SegDisplay/g0_b0__2_i_465/O
                         net (fo=1, routed)           0.877    16.043    U_SegDisplay/g0_b0__2_i_465_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.167 r  U_SegDisplay/g0_b0__2_i_203/O
                         net (fo=1, routed)           0.951    17.119    U_SegDisplay/g0_b0__2_i_203_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    17.243 r  U_SegDisplay/g0_b0__2_i_52/O
                         net (fo=1, routed)           1.055    18.298    U_SegDisplay/g0_b0__2_i_52_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.422 r  U_SegDisplay/g0_b0__2_i_11/O
                         net (fo=1, routed)           0.953    19.375    U_SegDisplay/g0_b0__2_i_11_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    19.499 r  U_SegDisplay/g0_b0__2_i_1/O
                         net (fo=7, routed)           0.837    20.335    U_SegDisplay/char_index[0]
    SLICE_X56Y24         LUT5 (Prop_lut5_I0_O)        0.124    20.459 r  U_SegDisplay/g0_b0__2/O
                         net (fo=1, routed)           1.917    22.376    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    25.887 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.887    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Game/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.360ns  (logic 4.315ns (37.983%)  route 7.045ns (62.017%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.632     5.153    U_Game/clk_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  U_Game/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  U_Game/FSM_sequential_state_reg[1]/Q
                         net (fo=84, routed)          2.857     8.467    U_Game/state__0[1]
    SLICE_X59Y31         LUT4 (Prop_lut4_I2_O)        0.152     8.619 r  U_Game/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.187    12.806    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    16.513 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.513    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Game/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.333ns  (logic 4.309ns (41.700%)  route 6.024ns (58.300%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.632     5.153    U_Game/clk_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  U_Game/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  U_Game/FSM_sequential_state_reg[1]/Q
                         net (fo=84, routed)          2.294     7.903    U_Game/state__0[1]
    SLICE_X58Y30         LUT4 (Prop_lut4_I0_O)        0.150     8.053 r  U_Game/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.730    11.784    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.703    15.486 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.486    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_SegDisplay/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.011ns  (logic 4.371ns (43.661%)  route 5.640ns (56.339%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.564     5.085    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X54Y34         FDCE                                         r  U_SegDisplay/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  U_SegDisplay/refresh_counter_reg[18]/Q
                         net (fo=52, routed)          3.754     9.357    U_SegDisplay/digit_select[0]
    SLICE_X60Y25         LUT2 (Prop_lut2_I1_O)        0.150     9.507 r  U_SegDisplay/an_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           1.887    11.394    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    15.097 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.097    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Game/score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.367ns (76.572%)  route 0.418ns (23.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.589     1.472    U_Game/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  U_Game/score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_Game/score_reg[2]/Q
                         net (fo=10, routed)          0.418     2.031    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.258 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.258    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Game/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.391ns (74.930%)  route 0.466ns (25.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.589     1.472    U_Game/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  U_Game/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  U_Game/score_reg[1]/Q
                         net (fo=11, routed)          0.466     2.066    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.263     3.329 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.329    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Game/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.386ns (74.368%)  route 0.478ns (25.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.589     1.472    U_Game/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  U_Game/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  U_Game/score_reg[3]/Q
                         net (fo=12, routed)          0.478     2.078    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.258     3.336 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.336    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Game/score_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.357ns (64.684%)  route 0.741ns (35.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.473    U_Game/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  U_Game/score_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U_Game/score_reg[6]/Q
                         net (fo=13, routed)          0.741     2.355    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.572 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.572    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Game/score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.363ns (58.630%)  route 0.962ns (41.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.473    U_Game/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  U_Game/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U_Game/score_reg[7]/Q
                         net (fo=11, routed)          0.962     2.576    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.799 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.799    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Game/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.360ns (57.494%)  route 1.006ns (42.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.473    U_Game/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  U_Game/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U_Game/score_reg[4]/Q
                         net (fo=11, routed)          1.006     2.620    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.839 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.839    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Game/score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.389ns (56.673%)  route 1.062ns (43.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.473    U_Game/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  U_Game/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  U_Game/score_reg[5]/Q
                         net (fo=11, routed)          1.062     2.663    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.261     3.925 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.925    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Game/new_record_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.488ns (55.265%)  route 1.204ns (44.735%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.558     1.441    U_Game/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  U_Game/new_record_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_Game/new_record_reg/Q
                         net (fo=7, routed)           0.143     1.725    U_Game/new_record
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.770 r  U_Game/g0_b0__2_i_19/O
                         net (fo=6, routed)           0.252     2.022    U_SegDisplay/g0_b0__2_i_1_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.067 r  U_SegDisplay/g0_b0__2_i_3/O
                         net (fo=7, routed)           0.334     2.401    U_SegDisplay/char_index[2]
    SLICE_X56Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.446 r  U_SegDisplay/g0_b0__2/O
                         net (fo=1, routed)           0.476     2.921    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.133 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.133    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Game/new_record_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.508ns (55.355%)  route 1.216ns (44.645%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.558     1.441    U_Game/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  U_Game/new_record_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_Game/new_record_reg/Q
                         net (fo=7, routed)           0.143     1.725    U_Game/new_record
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.770 r  U_Game/g0_b0__2_i_19/O
                         net (fo=6, routed)           0.252     2.022    U_SegDisplay/g0_b0__2_i_1_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.067 r  U_SegDisplay/g0_b0__2_i_3/O
                         net (fo=7, routed)           0.163     2.230    U_SegDisplay/char_index[2]
    SLICE_X56Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.275 r  U_SegDisplay/g0_b6/O
                         net (fo=1, routed)           0.659     2.934    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.166 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.166    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Game/new_record_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.497ns (54.668%)  route 1.241ns (45.332%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.558     1.441    U_Game/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  U_Game/new_record_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_Game/new_record_reg/Q
                         net (fo=7, routed)           0.143     1.725    U_Game/new_record
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.770 r  U_Game/g0_b0__2_i_19/O
                         net (fo=6, routed)           0.272     2.041    U_SegDisplay/g0_b0__2_i_1_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.086 r  U_SegDisplay/g0_b0__2_i_5/O
                         net (fo=7, routed)           0.264     2.350    U_SegDisplay/char_index[4]
    SLICE_X56Y24         LUT5 (Prop_lut5_I4_O)        0.045     2.395 r  U_SegDisplay/g0_b4__2/O
                         net (fo=1, routed)           0.563     2.958    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.179 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.179    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           217 Endpoints
Min Delay           217 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Debounce/r_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Game/timer_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.946ns  (logic 1.336ns (12.206%)  route 9.610ns (87.794%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  U_Debounce/r_btn/btn_shift_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U_Debounce/r_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           1.255     1.674    U_Debounce/r_btn/p_0_in__2[8]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.297     1.971 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.804     2.775    U_Debounce/r_btn/led_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.899 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           1.123     4.021    U_Debounce/r_btn/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     4.145 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           3.216     7.361    U_Debounce/d_btn/FSM_sequential_state_reg[3]
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.485 f  U_Debounce/d_btn/FSM_sequential_state[2]_i_2/O
                         net (fo=9, routed)           1.101     8.587    U_Game/state10_out
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.711 r  U_Game/score[15]_i_3/O
                         net (fo=29, routed)          2.111    10.822    U_Game/score[15]_i_3_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.946 r  U_Game/timer_count[28]_i_1/O
                         net (fo=1, routed)           0.000    10.946    U_Game/timer_count[28]
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.518     4.859    U_Game/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[28]/C

Slack:                    inf
  Source:                 U_Debounce/r_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Game/timer_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.942ns  (logic 1.336ns (12.210%)  route 9.606ns (87.790%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  U_Debounce/r_btn/btn_shift_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U_Debounce/r_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           1.255     1.674    U_Debounce/r_btn/p_0_in__2[8]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.297     1.971 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.804     2.775    U_Debounce/r_btn/led_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.899 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           1.123     4.021    U_Debounce/r_btn/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     4.145 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           3.216     7.361    U_Debounce/d_btn/FSM_sequential_state_reg[3]
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.485 f  U_Debounce/d_btn/FSM_sequential_state[2]_i_2/O
                         net (fo=9, routed)           1.101     8.587    U_Game/state10_out
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.711 r  U_Game/score[15]_i_3/O
                         net (fo=29, routed)          2.108    10.818    U_Game/score[15]_i_3_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124    10.942 r  U_Game/timer_count[25]_i_1/O
                         net (fo=1, routed)           0.000    10.942    U_Game/timer_count[25]
    SLICE_X60Y43         FDRE                                         r  U_Game/timer_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.518     4.859    U_Game/clk_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  U_Game/timer_count_reg[25]/C

Slack:                    inf
  Source:                 U_Debounce/r_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Game/timer_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.804ns  (logic 1.336ns (12.366%)  route 9.468ns (87.634%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  U_Debounce/r_btn/btn_shift_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U_Debounce/r_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           1.255     1.674    U_Debounce/r_btn/p_0_in__2[8]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.297     1.971 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.804     2.775    U_Debounce/r_btn/led_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.899 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           1.123     4.021    U_Debounce/r_btn/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     4.145 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           3.216     7.361    U_Debounce/d_btn/FSM_sequential_state_reg[3]
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.485 f  U_Debounce/d_btn/FSM_sequential_state[2]_i_2/O
                         net (fo=9, routed)           1.101     8.587    U_Game/state10_out
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.711 r  U_Game/score[15]_i_3/O
                         net (fo=29, routed)          1.969    10.680    U_Game/score[15]_i_3_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.804 r  U_Game/timer_count[29]_i_1/O
                         net (fo=1, routed)           0.000    10.804    U_Game/timer_count[29]
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.518     4.859    U_Game/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[29]/C

Slack:                    inf
  Source:                 U_Debounce/r_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Game/timer_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.752ns  (logic 1.336ns (12.426%)  route 9.416ns (87.574%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  U_Debounce/r_btn/btn_shift_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U_Debounce/r_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           1.255     1.674    U_Debounce/r_btn/p_0_in__2[8]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.297     1.971 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.804     2.775    U_Debounce/r_btn/led_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.899 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           1.123     4.021    U_Debounce/r_btn/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     4.145 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           3.216     7.361    U_Debounce/d_btn/FSM_sequential_state_reg[3]
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.485 f  U_Debounce/d_btn/FSM_sequential_state[2]_i_2/O
                         net (fo=9, routed)           1.101     8.587    U_Game/state10_out
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.711 r  U_Game/score[15]_i_3/O
                         net (fo=29, routed)          1.917    10.628    U_Game/score[15]_i_3_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.752 r  U_Game/timer_count[31]_i_2/O
                         net (fo=1, routed)           0.000    10.752    U_Game/timer_count[31]
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.518     4.859    U_Game/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[31]/C

Slack:                    inf
  Source:                 U_Debounce/r_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Game/timer_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.735ns  (logic 1.336ns (12.446%)  route 9.399ns (87.554%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  U_Debounce/r_btn/btn_shift_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U_Debounce/r_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           1.255     1.674    U_Debounce/r_btn/p_0_in__2[8]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.297     1.971 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.804     2.775    U_Debounce/r_btn/led_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.899 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           1.123     4.021    U_Debounce/r_btn/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     4.145 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           3.216     7.361    U_Debounce/d_btn/FSM_sequential_state_reg[3]
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.485 f  U_Debounce/d_btn/FSM_sequential_state[2]_i_2/O
                         net (fo=9, routed)           1.101     8.587    U_Game/state10_out
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.711 r  U_Game/score[15]_i_3/O
                         net (fo=29, routed)          1.900    10.611    U_Game/score[15]_i_3_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.735 r  U_Game/timer_count[30]_i_1/O
                         net (fo=1, routed)           0.000    10.735    U_Game/timer_count[30]
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.518     4.859    U_Game/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  U_Game/timer_count_reg[30]/C

Slack:                    inf
  Source:                 U_Debounce/r_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Game/timer_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.608ns  (logic 1.336ns (12.594%)  route 9.272ns (87.406%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  U_Debounce/r_btn/btn_shift_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U_Debounce/r_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           1.255     1.674    U_Debounce/r_btn/p_0_in__2[8]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.297     1.971 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.804     2.775    U_Debounce/r_btn/led_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.899 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           1.123     4.021    U_Debounce/r_btn/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     4.145 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           3.216     7.361    U_Debounce/d_btn/FSM_sequential_state_reg[3]
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.485 f  U_Debounce/d_btn/FSM_sequential_state[2]_i_2/O
                         net (fo=9, routed)           1.101     8.587    U_Game/state10_out
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.711 r  U_Game/score[15]_i_3/O
                         net (fo=29, routed)          1.774    10.484    U_Game/score[15]_i_3_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.608 r  U_Game/timer_count[24]_i_1/O
                         net (fo=1, routed)           0.000    10.608    U_Game/timer_count[24]
    SLICE_X60Y42         FDRE                                         r  U_Game/timer_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.517     4.858    U_Game/clk_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  U_Game/timer_count_reg[24]/C

Slack:                    inf
  Source:                 U_Debounce/r_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Game/timer_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.591ns  (logic 1.336ns (12.614%)  route 9.255ns (87.386%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  U_Debounce/r_btn/btn_shift_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U_Debounce/r_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           1.255     1.674    U_Debounce/r_btn/p_0_in__2[8]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.297     1.971 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.804     2.775    U_Debounce/r_btn/led_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.899 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           1.123     4.021    U_Debounce/r_btn/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     4.145 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           3.216     7.361    U_Debounce/d_btn/FSM_sequential_state_reg[3]
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.485 f  U_Debounce/d_btn/FSM_sequential_state[2]_i_2/O
                         net (fo=9, routed)           1.101     8.587    U_Game/state10_out
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.711 r  U_Game/score[15]_i_3/O
                         net (fo=29, routed)          1.757    10.467    U_Game/score[15]_i_3_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.591 r  U_Game/timer_count[23]_i_1/O
                         net (fo=1, routed)           0.000    10.591    U_Game/timer_count[23]
    SLICE_X60Y42         FDRE                                         r  U_Game/timer_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.517     4.858    U_Game/clk_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  U_Game/timer_count_reg[23]/C

Slack:                    inf
  Source:                 U_Debounce/r_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Game/timer_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.586ns  (logic 1.336ns (12.621%)  route 9.250ns (87.379%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  U_Debounce/r_btn/btn_shift_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U_Debounce/r_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           1.255     1.674    U_Debounce/r_btn/p_0_in__2[8]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.297     1.971 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.804     2.775    U_Debounce/r_btn/led_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.899 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           1.123     4.021    U_Debounce/r_btn/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     4.145 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           3.216     7.361    U_Debounce/d_btn/FSM_sequential_state_reg[3]
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.485 f  U_Debounce/d_btn/FSM_sequential_state[2]_i_2/O
                         net (fo=9, routed)           1.101     8.587    U_Game/state10_out
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.711 r  U_Game/score[15]_i_3/O
                         net (fo=29, routed)          1.751    10.462    U_Game/score[15]_i_3_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.124    10.586 r  U_Game/timer_count[27]_i_1/O
                         net (fo=1, routed)           0.000    10.586    U_Game/timer_count[27]
    SLICE_X60Y43         FDRE                                         r  U_Game/timer_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.518     4.859    U_Game/clk_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  U_Game/timer_count_reg[27]/C

Slack:                    inf
  Source:                 U_Debounce/r_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Game/timer_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.431ns  (logic 1.336ns (12.808%)  route 9.095ns (87.192%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  U_Debounce/r_btn/btn_shift_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U_Debounce/r_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           1.255     1.674    U_Debounce/r_btn/p_0_in__2[8]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.297     1.971 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.804     2.775    U_Debounce/r_btn/led_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.899 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           1.123     4.021    U_Debounce/r_btn/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     4.145 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           3.216     7.361    U_Debounce/d_btn/FSM_sequential_state_reg[3]
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.485 f  U_Debounce/d_btn/FSM_sequential_state[2]_i_2/O
                         net (fo=9, routed)           1.101     8.587    U_Game/state10_out
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.711 r  U_Game/score[15]_i_3/O
                         net (fo=29, routed)          1.597    10.307    U_Game/score[15]_i_3_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.431 r  U_Game/timer_count[20]_i_1/O
                         net (fo=1, routed)           0.000    10.431    U_Game/timer_count[20]
    SLICE_X60Y41         FDRE                                         r  U_Game/timer_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.517     4.858    U_Game/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  U_Game/timer_count_reg[20]/C

Slack:                    inf
  Source:                 U_Debounce/r_btn/btn_shift_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_Game/timer_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.417ns  (logic 1.336ns (12.825%)  route 9.081ns (87.175%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  U_Debounce/r_btn/btn_shift_reg[7]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U_Debounce/r_btn/btn_shift_reg[7]/Q
                         net (fo=2, routed)           1.255     1.674    U_Debounce/r_btn/p_0_in__2[8]
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.297     1.971 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.804     2.775    U_Debounce/r_btn/led_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124     2.899 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           1.123     4.021    U_Debounce/r_btn/led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     4.145 f  U_Debounce/r_btn/led_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           3.216     7.361    U_Debounce/d_btn/FSM_sequential_state_reg[3]
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.485 f  U_Debounce/d_btn/FSM_sequential_state[2]_i_2/O
                         net (fo=9, routed)           1.101     8.587    U_Game/state10_out
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.124     8.711 r  U_Game/score[15]_i_3/O
                         net (fo=29, routed)          1.583    10.293    U_Game/score[15]_i_3_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.417 r  U_Game/timer_count[17]_i_1/O
                         net (fo=1, routed)           0.000    10.417    U_Game/timer_count[17]
    SLICE_X60Y41         FDRE                                         r  U_Game/timer_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.517     4.858    U_Game/clk_IBUF_BUFG
    SLICE_X60Y41         FDRE                                         r  U_Game/timer_count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Debounce/c_btn/btn_shift_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_SegDisplay/scroll_timer_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.209ns (24.397%)  route 0.648ns (75.603%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  U_Debounce/c_btn/btn_shift_reg[16]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U_Debounce/c_btn/btn_shift_reg[16]/Q
                         net (fo=2, routed)           0.182     0.346    U_Debounce/c_btn/p_0_in__3[17]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.391 f  U_Debounce/c_btn/FSM_sequential_state[3]_i_1/O
                         net (fo=90, routed)          0.466     0.857    U_SegDisplay/AR[0]
    SLICE_X63Y25         FDCE                                         f  U_SegDisplay/scroll_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.850     1.977    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  U_SegDisplay/scroll_timer_reg[0]/C

Slack:                    inf
  Source:                 U_Debounce/c_btn/btn_shift_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_SegDisplay/scroll_timer_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.209ns (24.397%)  route 0.648ns (75.603%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  U_Debounce/c_btn/btn_shift_reg[16]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U_Debounce/c_btn/btn_shift_reg[16]/Q
                         net (fo=2, routed)           0.182     0.346    U_Debounce/c_btn/p_0_in__3[17]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.391 f  U_Debounce/c_btn/FSM_sequential_state[3]_i_1/O
                         net (fo=90, routed)          0.466     0.857    U_SegDisplay/AR[0]
    SLICE_X63Y25         FDCE                                         f  U_SegDisplay/scroll_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.850     1.977    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  U_SegDisplay/scroll_timer_reg[1]/C

Slack:                    inf
  Source:                 U_Debounce/c_btn/btn_shift_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_SegDisplay/scroll_timer_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.209ns (24.397%)  route 0.648ns (75.603%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  U_Debounce/c_btn/btn_shift_reg[16]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U_Debounce/c_btn/btn_shift_reg[16]/Q
                         net (fo=2, routed)           0.182     0.346    U_Debounce/c_btn/p_0_in__3[17]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.391 f  U_Debounce/c_btn/FSM_sequential_state[3]_i_1/O
                         net (fo=90, routed)          0.466     0.857    U_SegDisplay/AR[0]
    SLICE_X63Y25         FDCE                                         f  U_SegDisplay/scroll_timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.850     1.977    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  U_SegDisplay/scroll_timer_reg[2]/C

Slack:                    inf
  Source:                 U_Debounce/c_btn/btn_shift_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_SegDisplay/scroll_timer_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.209ns (24.397%)  route 0.648ns (75.603%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  U_Debounce/c_btn/btn_shift_reg[16]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U_Debounce/c_btn/btn_shift_reg[16]/Q
                         net (fo=2, routed)           0.182     0.346    U_Debounce/c_btn/p_0_in__3[17]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.391 f  U_Debounce/c_btn/FSM_sequential_state[3]_i_1/O
                         net (fo=90, routed)          0.466     0.857    U_SegDisplay/AR[0]
    SLICE_X63Y25         FDCE                                         f  U_SegDisplay/scroll_timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.850     1.977    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  U_SegDisplay/scroll_timer_reg[3]/C

Slack:                    inf
  Source:                 U_Debounce/c_btn/btn_shift_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_SegDisplay/scroll_timer_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.209ns (22.474%)  route 0.721ns (77.526%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  U_Debounce/c_btn/btn_shift_reg[16]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U_Debounce/c_btn/btn_shift_reg[16]/Q
                         net (fo=2, routed)           0.182     0.346    U_Debounce/c_btn/p_0_in__3[17]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.391 f  U_Debounce/c_btn/FSM_sequential_state[3]_i_1/O
                         net (fo=90, routed)          0.539     0.930    U_SegDisplay/AR[0]
    SLICE_X63Y27         FDCE                                         f  U_SegDisplay/scroll_timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.853     1.980    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  U_SegDisplay/scroll_timer_reg[10]/C

Slack:                    inf
  Source:                 U_Debounce/c_btn/btn_shift_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_SegDisplay/scroll_timer_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.209ns (22.474%)  route 0.721ns (77.526%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  U_Debounce/c_btn/btn_shift_reg[16]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U_Debounce/c_btn/btn_shift_reg[16]/Q
                         net (fo=2, routed)           0.182     0.346    U_Debounce/c_btn/p_0_in__3[17]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.391 f  U_Debounce/c_btn/FSM_sequential_state[3]_i_1/O
                         net (fo=90, routed)          0.539     0.930    U_SegDisplay/AR[0]
    SLICE_X63Y27         FDCE                                         f  U_SegDisplay/scroll_timer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.853     1.980    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  U_SegDisplay/scroll_timer_reg[11]/C

Slack:                    inf
  Source:                 U_Debounce/c_btn/btn_shift_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_SegDisplay/scroll_timer_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.209ns (22.474%)  route 0.721ns (77.526%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  U_Debounce/c_btn/btn_shift_reg[16]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U_Debounce/c_btn/btn_shift_reg[16]/Q
                         net (fo=2, routed)           0.182     0.346    U_Debounce/c_btn/p_0_in__3[17]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.391 f  U_Debounce/c_btn/FSM_sequential_state[3]_i_1/O
                         net (fo=90, routed)          0.539     0.930    U_SegDisplay/AR[0]
    SLICE_X63Y27         FDCE                                         f  U_SegDisplay/scroll_timer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.853     1.980    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  U_SegDisplay/scroll_timer_reg[8]/C

Slack:                    inf
  Source:                 U_Debounce/c_btn/btn_shift_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_SegDisplay/scroll_timer_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.209ns (22.474%)  route 0.721ns (77.526%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  U_Debounce/c_btn/btn_shift_reg[16]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U_Debounce/c_btn/btn_shift_reg[16]/Q
                         net (fo=2, routed)           0.182     0.346    U_Debounce/c_btn/p_0_in__3[17]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.391 f  U_Debounce/c_btn/FSM_sequential_state[3]_i_1/O
                         net (fo=90, routed)          0.539     0.930    U_SegDisplay/AR[0]
    SLICE_X63Y27         FDCE                                         f  U_SegDisplay/scroll_timer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.853     1.980    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  U_SegDisplay/scroll_timer_reg[9]/C

Slack:                    inf
  Source:                 U_Debounce/c_btn/btn_shift_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_SegDisplay/scroll_timer_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.209ns (21.300%)  route 0.772ns (78.700%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  U_Debounce/c_btn/btn_shift_reg[16]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U_Debounce/c_btn/btn_shift_reg[16]/Q
                         net (fo=2, routed)           0.182     0.346    U_Debounce/c_btn/p_0_in__3[17]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.391 f  U_Debounce/c_btn/FSM_sequential_state[3]_i_1/O
                         net (fo=90, routed)          0.590     0.981    U_SegDisplay/AR[0]
    SLICE_X63Y26         FDCE                                         f  U_SegDisplay/scroll_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.851     1.978    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  U_SegDisplay/scroll_timer_reg[4]/C

Slack:                    inf
  Source:                 U_Debounce/c_btn/btn_shift_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_SegDisplay/scroll_timer_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.209ns (21.300%)  route 0.772ns (78.700%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  U_Debounce/c_btn/btn_shift_reg[16]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U_Debounce/c_btn/btn_shift_reg[16]/Q
                         net (fo=2, routed)           0.182     0.346    U_Debounce/c_btn/p_0_in__3[17]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.391 f  U_Debounce/c_btn/FSM_sequential_state[3]_i_1/O
                         net (fo=90, routed)          0.590     0.981    U_SegDisplay/AR[0]
    SLICE_X63Y26         FDCE                                         f  U_SegDisplay/scroll_timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.851     1.978    U_SegDisplay/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  U_SegDisplay/scroll_timer_reg[5]/C





