*$
* TPS54335
*****************************************************************************
* (C) Copyright 2014 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: Analog eLab Design Center, Texas Instruments Inc.
* Part: TPS54335
* Date: 29DEC2014
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS54335EVM-556
* EVM Users Guide: SLVU915–JUNE 2013
* Datasheet: SLVSC03C –MAY 2013–REVISED DECEMBER 2014
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS54335_TRANS BOOT COMP EN GND PAD PH RT VIN VSENSE PARAMS: FAST_STARTUP=0
.IC         V(EN )=0
X_U8_S4    LDRVIN 0 U8_N16831601 LDRV Driver_U8_S4 
C_U8_C77         U8_N16831621 0  1n  
X_U8_S5    U8_N16831587 0 LDRV 0 Driver_U8_S5 
R_U8_R244         U8_N16831519 BOOT_UVLO  1  
E_U8_ABM167         U8_N16831519 0 VALUE { {IF((V(BOOT) - V(PH)) < 2.1,0,1)}   
+  }
V_U8_V49         U8_N16831601 0 5
X_U8_S3    U8_N16831498 0 HDRV PH Driver_U8_S3 
X_U8_D16         U8_N16826020 PH D_nideal 
C_U8_C140         0 BOOT_UVLO  1n  
X_U8_U619         U8_SDWN_N PWM_FINAL U8_N16831621 HDRVIN AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U610         HDRVIN U8_N16831498 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_S30    HDRV PH U8_N16831494 PH Driver_U8_S30 
X_U8_S31    LDRV 0 PH U8_N16826020 Driver_U8_S31 
C_U8_C78         U8_N16831628 0  1n  
X_U8_U620         U8_BOOT_ON PBIAS VIN LDRVIN AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U8_ABM170         U8_N16831622 0 VALUE { {IF(V(LDRV) > 1.1,0,1)}    }
X_U8_H1    VIN U8_N16831494 ISW 0 Driver_U8_H1 
X_U8_U621         PWM_FINAL U8_N16831633 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U8_R245         0 BOOT  10MEG  
E_U8_ABM79         U8_N16831630 0 VALUE { {IF((V(HDRV) - V(PH)) > 1.1  
+ ,0,1)}   }
X_U8_D15         PH U8_N16831494 D_nideal 
X_U8_U616         LDRVIN U8_N16831587 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_S34    U8_BOOT_ON 0 BOOT VIN Driver_U8_S34 
X_U8_U622         U8_SDWN_N U8_N16831633 OCLOWLIMIT U8_N16831628 U8_BOOT_ON
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U613         SDWN U8_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U8_R144         U8_N16831630 U8_N16831628  18  
X_U8_H2    U8_N16826020 0 OCLOW 0 Driver_U8_H2 
X_U8_S2    HDRVIN 0 BOOT HDRV Driver_U8_S2 
R_U8_R143         U8_N16831622 U8_N16831621  18  
E_U12_ABM154         U12_N16766365 0 VALUE { IF(V(SS_TR)<30m,1,V(HDRVIN))    }
X_U12_U646         OCLOWLIMIT U12_N16760921 U12_N16760925 SET1 U12_N16760761
+  DFF_R PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U12_U647         SYSCLK U12_N16766365 U12_N16760925 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U12_R3         0 U12_N16760921  10k  
E_U12_ABM153         U12_N16764096 0 VALUE { {IF(V(LDRVIN) > 0.5, {IF(V(OCLOW)
+  > -50m,1,0)},0)}    }
R_U12_R2         U12_N16764096 U12_N16760761  1  
C_U12_C2         U12_N16760761 0  1n  
X_U11_U136         U11_N16496294 U11_N6045102 SDWN OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U11_U603         SDWN U11_N6045130 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U11_V64         U11_N6045018 0 3.82
C_U11_C163         U11_N6045130 U11_N6045136  140.5p  
X_U11_U604         ENAB U11_N16496294 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U11_R287         0 U11_N6045136  1k  
E_U11_ABM173         SS_DISCH 0 VALUE { {IF(V(SS_TR)  < 54m,0,  
+ IF(V(U11_N6045136) > 0.5,1,0))}   }
X_U11_U827         U11_N6045018 VIN U11_N16630658 U11_N6045102
+  COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
V_U11_V65         U11_N16630658 0 0.18
V_U9_V2         U9_N16624483 0 0.752Vdc
X_U9_U2         VSENSE U9_N16624483 U9_N16624491 U9_UVP COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U9_V3         U9_N16625442 0 0.848Vdc
V_U9_V1         U9_N16624491 0 0.018Vdc
V_U9_V4         U9_N16625450 0 0.018Vdc
X_U9_U3         U9_N16625442 VSENSE U9_N16625450 OVP COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U10_ABM8         U10_N16764636 0 VALUE { {IF(V(COMP) > 1.35,1,0)}    }
X_U10_U652         U10_OUT3 U10_N16812994 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U10_V2         U10_N16742499 0 513
X_U10_U614         U10_N16764636 SYSCLK U10_HICCUP_N U10_OUT1 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U607         HICCUP U10_N16740659 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
R_U10_R4         U10_OUT3 U10_N16814906  14.43k  
X_U10_U613         SDWN U10_H_END U10_N16753229 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U616         U10_N16814906 U10_N16812994 U10_OUT4 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U608         HICCUP U10_N16740659 U10_N47452 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U10_D10         U10_N09606 U10_N16743145 D_D2 
X_U10_U612         H_CHECK U10_N16810171 U10_N16810137 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U10_ABM9         U10_OUT3 0 VALUE { {IF(V(COMP) > 1,1,0)}    }
X_U10_U611         U10_N16810137 U10_N16810150 U10_H_END AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U648         U10_OUT1 U10_OUT2 N16826226 MONONEG_PS PARAMS: PW=500N
X_U10_S2    U10_N16735952 0 U10_N09606 0 Hiccup_U10_S2 
X_U10_U30         U10_N16741497 U10_N16753229 HICCUP U10_HICCUP_N SRLATCHRHP
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U610         U10_N16810137 U10_N16810150 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
G_U10_G3         0 U10_N09606 U10_OUT2 0 1
C_U10_C1         0 U10_N09606  500n IC=0 
C_U10_C5         U10_N16814906 0  1n  
X_U10_U609         U10_N09606 U10_N16742499 U10_N16741497 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U10_V4         U10_N16810171 0 2
V_U10_V1         U10_N16743145 0 520
X_U10_U615         U10_OUT4 U10_N47452 U10_N16735952 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U5_R4         0 COMP  3.07MEG  
C_U5_C11         0 OCB  1n  
V_U5_V5         U5_N7407325 0 0.25
G_U5_ABM2I3         0 U5_N7406901 VALUE { {V(VREF_GM) - V(VSENSE)}    }
C_U5_C10         0 U5_N7406901  79.6n  
R_U5_R12         U5_N7406885 OCB  1  
E_U5_ABM8         U5_N7406885 0 VALUE { {IF(V(COMP) > 1.5,5,0)}    }
D_U5_D10         COMP U5_N7407271 D_D 
D_U5_D9         U5_N7407325 COMP D_D 
G_U5_ABM2I1         0 COMP VALUE { {LIMIT((V(U5_N7406901) - V(0))*1300u,
+  -100u,100u)}    }
R_U5_R7         0 U5_N7406901  1  
V_U5_V6         U5_N7407271 0 1.5
C_U5_C5         0 COMP  20.7p  
V_V47         SET0 0 0Vdc
V_U3_V44         U3_N16692430 0 0.5
C_U3_C82         H_CHECK 0  {5.14692p*16384} IC=0 
D_U3_D11         U3_RAMP U3_N16692458 D_D2 
V_U3_V46         U3_N16692390 0 2
G_U3_ABMI1         U3_N16697094 H_CHECK VALUE { {-I(V_U3_V44)}    }
X_U3_U607         HICCUP U3_N16697150 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
V_U3_V47         U3_N16697094 0 5
X_U3_U135         SYSCLK U3_N16692386 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=40n
D_U3_D13         H_CHECK U3_N16697094 D_D2 
X_U3_U131         U3_RAMP U3_N16692390 SYSCLK COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U3_F1    RT U3_N16692430 U3_N16692458 U3_RAMP Oscillator_U3_F1 
X_U3_S26    U3_N16692544 0 U3_RAMP 0 Oscillator_U3_S26 
E_U3_ABM4         ISLOPE 0 VALUE { MAX(V(U3_RAMP)-0.4,0)*1.875u    }
V_U3_V45         U3_N16692458 0 5
X_U3_S35    U3_N16697150 0 H_CHECK 0 Oscillator_U3_S35 
C_U3_C79         U3_RAMP 0  5.14692p  
X_U3_U134         SDWN U3_N16692386 U3_N16692544 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_V46         SET1 0 1
V_U4_V72         U4_N7406021 0 -0.1mVdc
C_U4_C15         0 U4_N7398492  100n  
G_U4_ABMII1         U4_N7397984 SS_TR VALUE { {IF(V(U4_N16661875) >
+  0.5,2.3u,0)}    }
G_U4_ABMI5         SS_TR 0 VALUE { {IF(V(SS_DISCH) > 2.5, 1.25e-3,0)}    }
V_U4_V70         U4_N7397984 0 1.7
R_U4_R15         U4_N16661179 U4_N7398492  1  
X_U4_U827         U4_HICCUP_N U4_N16661855 U4_N16661875 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U4_D63         0 SS_TR D_D2 
E_U4_ABM174         VREF_GM 0 VALUE { IF(V(SS_TR) < 800m, V(SS_TR),800m)    }
X_U4_U825         SDWN OCB HICCUP U4_N16661179 OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U1         SDWN U4_N16661855 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D62         SS_TR U4_N7397984 D_D2 
C_U4_C8         0 SS_TR  0.1p  
X_U4_U2         HICCUP U4_HICCUP_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C9         SS_TR 0  5.75n IC={FAST_STARTUP*1.7} 
X_U4_S68    U4_N7398492 0 SS_TR U4_N7406021 SoftStart_U4_S68 
V_U1_V2         U1_N16623972 0 1.2Vdc
D_U1_D9         EN VIN D_D2 
R_U1_R256         EN U1_N7335522  100MEG  
X_U1_U2         EN U1_N16623972 U1_N16623980 ENAB COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U1_ABMII1         VIN EN VALUE { {1.15u+ 3.4u*V(ENAB)}    }
D_U1_D8         EN U1_N7335522 D_D2 
E_U1_ABM173         U1_N7335522 0 VALUE { {IF(V(VIN) > 4,3,0)}    }
V_U1_V1         U1_N16623980 0 0.04Vdc
X_U7_U823         U7_N16497188 PWM_CLK U7_N16489522 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U822         PWM_CLK U7_N16497188 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
R_U7_R272         U7_N16489522 U7_INDELAYED1  13.68k  
D_U7_D9         U7_N16489522 U7_INDELAYED1 D_D 
X_U7_U824         U7_N16489522 U7_INDELAYED1 PWM_CLK PWM_FINAL OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U7_C172         0 U7_INDELAYED1  10p  
R_U6_R257         0 U6_N16888053  10k  
X_U6_U612         U6_N16599542 VSENSE PBIAS COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U647         U6_2 U6_N16645498 U6_N16885818 U6_N16887847 SDWN DFF_R
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
R_U6_R2         U6_CLK U6_CLK1  216.45  
X_U6_U643         U6_N16864392 U6_N16846021 U6_N16650498 U6_N16848187
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U632         U6_2 U6_S_HIGH U6_N16650498 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U6_C2         0 U6_CLK1  1n  
V_U6_V86         U6_N16599542 SS_TR 20m
C_U6_C147         U6_DISABLE 0  1n  
R_U6_R255         U6_N16489395 U6_N16489275  14.4k  
E_U6_ABM154         U6_SLEEP_N 0 VALUE { {IF(V(SS_TR) > 1.4,  
+ V(U6_N16864392),V(U6_N16848187))}   }
E_U6_ABM164         U6_ICTRL 0 VALUE { (((V(COMP)
+  -0.25)/62.5k)-V(ISLOPE))*500000    }
C_U6_C146         0 U6_N16489275  5p  
R_U6_R256         U6_DISABLE_PRE U6_DISABLE  144k  
X_U6_U600         U6_ICTRL U6_ISWF U6_CTRL COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U630         U6_CTRL U6_SLEEP_N U6_SKIP_N AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U6_ABM165         U6_N16964317 0 VALUE { IF(V(U6_DISABLE)<0.5 & V(SS_TR)<1.4,
+  V(SYSCLK), 0)    }
X_U6_U603         PWM_CLK N16528816 SYSCLK SET1 U6_CLK_LOW SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U6_ABM151         U6_N16489395 0 VALUE { {IF(V(HDRVIN) > 0.5, 1,0)}    }
D_U6_D59         U6_DISABLE U6_DISABLE_PRE D_D2 
X_U6_U605         U6_N16867594 ISW U6_CBC_ILIMIT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U6_U629         VREF_GM U6_N16801909 U6_S_HIGH COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U6_C3         0 U6_N16885818  1n  
X_U6_U606         COMP U6_N16744471 U6_N16864392 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
D_U6_D58         U6_N16489275 U6_N16489395 D_D1 
R_U6_R3         U6_CLK U6_N16885818  173.16  
X_U6_U621         U6_CBC_ILIMIT U6_VALLEY_ILIMIT U6_N16867494 U6_ILIM
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U628         VREF_GM VSENSE U6_HIGH COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U611         OCLOW U6_N16867611 U6_N16867490 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U6_V85         U6_N16801909 VSENSE 0.01
X_U6_U631         U6_HIGH U6_N16645498 U6_N16846021 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U620         HICCUP U6_N16867494 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U6_ABM4         U6_DISABLE_PRE 0 VALUE { IF(V(U6_DISABLE_PRE)<0.5,
+  IF(V(COMP)>0.28, 1,0),IF(V(COMP)>0.27, 1, 0))    }
V_U6_V82         U6_N16867611 0 -4.7
X_U6_U646         U6_N16887847 U6_N16888053 U6_CLK1 PH SDWN DFF_R PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
V_U6_V83         U6_N16867594 0 4.9
E_U6_ABM152         U6_ISWF 0 VALUE { {IF(V(U6_N16489275) > 0.5,  
+ V(ISW), -50)}   }
X_U6_U648         U6_N16964317 U6_CLK N16948223 MONONEG_PS PARAMS: PW=200N
X_U6_U609         U6_SKIP_N U6_ILIM OVP BOOT_UVLO U6_CLK_LOW AND4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U6_V84         U6_N16744471 0 0.25
X_U6_U613         U6_N16867490 HDRV U6_VALLEY_ILIMIT OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
.ENDS  TPS54335_TRANS
*$
.subckt Driver_U8_S4 1 2 3 4  
S_U8_S4         3 4 1 2 _U8_S4
RS_U8_S4         1 2 1G
.MODEL         _U8_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U8_S4
*$
.subckt Driver_U8_S5 1 2 3 4  
S_U8_S5         3 4 1 2 _U8_S5
RS_U8_S5         1 2 1G
.MODEL         _U8_S5 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U8_S5
*$
.subckt Driver_U8_S3 1 2 3 4  
S_U8_S3         3 4 1 2 _U8_S3
RS_U8_S3         1 2 1G
.MODEL         _U8_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U8_S3
*$
.subckt Driver_U8_S30 1 2 3 4  
S_U8_S30         3 4 1 2 _U8_S30
RS_U8_S30         1 2 1G
.MODEL         _U8_S30 VSWITCH Roff=10e6 Ron=160m Voff=0.4 Von=1.1
.ends Driver_U8_S30
*$
.subckt Driver_U8_S31 1 2 3 4  
S_U8_S31         3 4 1 2 _U8_S31
RS_U8_S31         1 2 1G
.MODEL         _U8_S31 VSWITCH Roff=10e6 Ron=84m Voff=0.4 Von=1.1
.ends Driver_U8_S31
*$
.subckt Driver_U8_H1 1 2 3 4  
H_U8_H1         3 4 VH_U8_H1 1
VH_U8_H1         1 2 0V
.ends Driver_U8_H1
*$
.subckt Driver_U8_S34 1 2 3 4  
S_U8_S34         3 4 1 2 _U8_S34
RS_U8_S34         1 2 1G
.MODEL         _U8_S34 VSWITCH Roff=1000e6 Ron=1m Voff=0.2 Von=0.8
.ends Driver_U8_S34
*$
.subckt Driver_U8_H2 1 2 3 4  
H_U8_H2         3 4 VH_U8_H2 1
VH_U8_H2         1 2 0V
.ends Driver_U8_H2
*$
.subckt Driver_U8_S2 1 2 3 4  
S_U8_S2         3 4 1 2 _U8_S2
RS_U8_S2         1 2 1G
.MODEL         _U8_S2 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U8_S2
*$
.subckt Hiccup_U10_S2 1 2 3 4  
S_U10_S2         3 4 1 2 _U10_S2
RS_U10_S2         1 2 1G
.MODEL         _U10_S2 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25 Von=0.75
.ends Hiccup_U10_S2
*$
.subckt Oscillator_U3_F1 1 2 3 4  
F_U3_F1         3 4 VF_U3_F1 -1
VF_U3_F1         1 2 0V
.ends Oscillator_U3_F1
*$
.subckt Oscillator_U3_S26 1 2 3 4  
S_U3_S26         3 4 1 2 _U3_S26
RS_U3_S26         1 2 1G
.MODEL         _U3_S26 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Oscillator_U3_S26
*$
.subckt Oscillator_U3_S35 1 2 3 4  
S_U3_S35         3 4 1 2 _U3_S35
RS_U3_S35         1 2 1G
.MODEL         _U3_S35 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2V Von=0.8V
.ends Oscillator_U3_S35
*$
.subckt SoftStart_U4_S68 1 2 3 4  
S_U4_S68         3 4 1 2 _U4_S68
RS_U4_S68         1 2 1G
.MODEL         _U4_S68 VSWITCH Roff=100e6 Ron=3571 Voff=0.2 Von=0.8
.ends SoftStart_U4_S68
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
*$
.model D_D d
+ is=1e-015
+ n=0.01
+ tt=1e-011
*$
.model D_D2 d
+ is=1e-015
+ n=0.1
+ tt=1e-011
*$
.subckt D_nideal 1 2
d1 1 3 dd1
vdc 2 3 425m
.model dd1 d
.ends D_nideal
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABM Yint 0 VALUE {IF (V(INP) >
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} ,
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D2
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D2
V2 MYVSS 0 {VSS}
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1
Cdummy1 Q 0 1n
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT SRLATCHRHP S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
EQB 10 0 Value ={ IF( V(R) > 0.6, 1,IF (  V(R)< 0.6 & V(Q)>0.5 , 0 , 1)) }
EQ 20 0 Value ={ IF( V(R) > 0.6, 0, IF ( V(S) < 0.4 & V(QB) > 0.5 , 0 , 1)) }
RD1 10 QB 5
CD1 QB 0 1E-9 IC = 1
RD2 20 Q 5
CD2 Q 0 1E-9 IC=0
.ENDS SRLATCHRHP
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH},
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D2
V1 MY5 0 5
D_D11 0 Qint D_D2
EQ Qqq 0 Qint 0 1
X3 Qqq Q BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1
Cdummy2 QB 0 1nF
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH},
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D2
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D2
V2 MYVSS 0 {VSS}
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1
Cdummy1 Q 0 1nF
Cdummy2 QB 0 1nF
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT MONONEG_PS in Q Qn PARAMS: PW=1u
VS VSUP 0 DC 1
GIN VSUP YA VALUE={IF(V(IN)<0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)<0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 0, 1)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(YTD)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p IC=0
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONONEG_PS
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT DFF_R Q QB CLK D R PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(CLKint)> {VTHRESH},
+ IF(V(D)> {VTHRESH},5,-5),0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D2
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D2                          	
V2 MYVSS 0 {VSS}
EQ Qqq 0 Qint 0 1
X3 Qqq Q BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1
Cdummy2 QB 0 1nF
.IC V(Qint) {VSS}
.ENDS DFF_R
*$