#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Oct 31 12:50:49 2016
# Process ID: 9904
# Current directory: C:/Users/flynng/Desktop/ECE491/fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9876 C:\Users\flynng\Desktop\ECE491\fifo\fifo.xpr
# Log file: C:/Users/flynng/Desktop/ECE491/fifo/vivado.log
# Journal file: C:/Users/flynng/Desktop/ECE491/fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/flynng/Desktop/ECE491/fifo/fifo.xpr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-564] A project save was requested while parsing the project. To prevent a partially loaded project from being committed to disk, this save will not occur.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/flynng/Desktop/ECE491/fifo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'correlator_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/flynng/Desktop/ECE491/fifo/fifo.sim/sim_1/behav'
"xvlog -m64 --relax -prj correlator_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/p_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/sasc_fifo4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sasc_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sim
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_sim.sv:47]
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_sim.sv:55]
WARNING: [VRFC 10-2167] variable data must explicitly be declared as automatic or static [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_sim.sv:64]
WARNING: [VRFC 10-2167] variable data must explicitly be declared as automatic or static [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_sim.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_upgrade_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_upgrade_sim
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_upgrade_sim.sv:36]
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_upgrade_sim.sv:44]
WARNING: [VRFC 10-2167] variable data must explicitly be declared as automatic or static [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_upgrade_sim.sv:53]
WARNING: [VRFC 10-2167] variable data must explicitly be declared as automatic or static [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/fifo_upgrade_sim.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/correlator_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flynng/Desktop/ECE491/fifo/fifo.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/flynng/Desktop/ECE491/fifo/fifo.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 105e55ba3fe643b197a0abe472c6e3c9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot correlator_test_behav xil_defaultlib.correlator_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port csum [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/correlator_test.sv:34]
WARNING: [VRFC 10-597] element index 17 into match_count is out of bounds [C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/correlator.sv:57]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sources_1/imports/Downloads/correlator.sv" Line 25. Module correlator_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.correlator_default
Compiling module xil_defaultlib.correlator_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot correlator_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/flynng/Desktop/ECE491/fifo/fifo.sim/sim_1/behav/xsim.dir/correlator_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 31 12:52:33 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/flynng/Desktop/ECE491/fifo/fifo.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "correlator_test_behav -key {Behavioral:sim_1:Functional:correlator_test} -tclbatch {correlator_test.tcl} -view {C:/Users/flynng/Desktop/ECE491/fifo/fifo_sim_behav.wcfg} -view {C:/Users/flynng/Desktop/ECE491/fifo/fifo_upgrade_sim_behav.wcfg} -view {C:/Users/flynng/Desktop/ECE491/fifo/correlator_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/flynng/Desktop/ECE491/fifo/fifo_sim_behav.wcfg
WARNING: Simulation object /fifo_sim/clk was not found in the design.
WARNING: Simulation object /fifo_sim/rst was not found in the design.
WARNING: Simulation object /fifo_sim/clr was not found in the design.
WARNING: Simulation object /fifo_sim/din was not found in the design.
WARNING: Simulation object /fifo_sim/dout was not found in the design.
WARNING: Simulation object /fifo_sim/we was not found in the design.
WARNING: Simulation object /fifo_sim/re was not found in the design.
WARNING: Simulation object /fifo_sim/full was not found in the design.
WARNING: Simulation object /fifo_sim/empty was not found in the design.
WARNING: Simulation object /fifo_sim/DUV/mem was not found in the design.
WARNING: Simulation object /fifo_sim/DUV/rp was not found in the design.
open_wave_config C:/Users/flynng/Desktop/ECE491/fifo/fifo_upgrade_sim_behav.wcfg
WARNING: Simulation object /fifo_upgrade_sim/clk was not found in the design.
WARNING: Simulation object /fifo_upgrade_sim/rst was not found in the design.
WARNING: Simulation object /fifo_upgrade_sim/clr was not found in the design.
WARNING: Simulation object /fifo_upgrade_sim/we was not found in the design.
WARNING: Simulation object /fifo_upgrade_sim/re was not found in the design.
WARNING: Simulation object /fifo_upgrade_sim/din was not found in the design.
WARNING: Simulation object /fifo_upgrade_sim/dout was not found in the design.
WARNING: Simulation object /fifo_upgrade_sim/empty was not found in the design.
WARNING: Simulation object /fifo_upgrade_sim/full was not found in the design.
WARNING: Simulation object /fifo_upgrade_sim/DUV/mem was not found in the design.
WARNING: Simulation object /fifo_upgrade_sim/DUV/wp was not found in the design.
WARNING: Simulation object /fifo_upgrade_sim/DUV/rp was not found in the design.
open_wave_config C:/Users/flynng/Desktop/ECE491/fifo/correlator_test_behav.wcfg
source correlator_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
$finish called at time : 206 ns : File "C:/Users/flynng/Desktop/ECE491/fifo/fifo.srcs/sim_1/new/correlator_test.sv" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'correlator_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 12:53:12 2016...
