#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat May  9 16:20:27 2020
# Process ID: 5548
# Current directory: E:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.runs/impl_1
# Command line: vivado.exe -log ps_clock_led_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ps_clock_led_wrapper.tcl -notrace
# Log file: E:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.runs/impl_1/ps_clock_led_wrapper.vdi
# Journal file: E:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ps_clock_led_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 620.781 ; gain = 350.570
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.srcs/sources_1/bd/ps_clock_led/ip/ps_clock_led_led_0_0/ps_clock_led_led_0_0.dcp' for cell 'ps_clock_led_i/led_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.srcs/sources_1/bd/ps_clock_led/ip/ps_clock_led_zynq_ultra_ps_e_0_0/ps_clock_led_zynq_ultra_ps_e_0_0.dcp' for cell 'ps_clock_led_i/zynq_ultra_ps_e_0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xczu2eg-sfva625-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.srcs/sources_1/bd/ps_clock_led/ip/ps_clock_led_zynq_ultra_ps_e_0_0/ps_clock_led_zynq_ultra_ps_e_0_0.xdc] for cell 'ps_clock_led_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [e:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.srcs/sources_1/bd/ps_clock_led/ip/ps_clock_led_zynq_ultra_ps_e_0_0/ps_clock_led_zynq_ultra_ps_e_0_0.xdc] for cell 'ps_clock_led_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [E:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [E:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.srcs/constrs_1/new/led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 956.348 ; gain = 335.566
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 976.008 ; gain = 19.660
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15bfec626

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1387.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 290 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 235325b6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1387.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a5ecdcb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 35 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a5ecdcb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.691 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a5ecdcb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1387.691 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a5ecdcb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1387.691 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2b960637a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1387.691 ; gain = 0.000
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1387.691 ; gain = 431.344
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.264 . Memory (MB): peak = 1387.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.runs/impl_1/ps_clock_led_wrapper_opt.dcp' has been generated.
Command: report_drc -file ps_clock_led_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.runs/impl_1/ps_clock_led_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1407.117 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c67572c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1407.117 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1407.117 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 80dc2fcb

Time (s): cpu = 00:01:22 ; elapsed = 00:13:03 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e2fd4f83

Time (s): cpu = 00:01:23 ; elapsed = 00:13:05 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e2fd4f83

Time (s): cpu = 00:01:23 ; elapsed = 00:13:05 . Memory (MB): peak = 2743.340 ; gain = 1336.223
Phase 1 Placer Initialization | Checksum: e2fd4f83

Time (s): cpu = 00:01:23 ; elapsed = 00:13:05 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 105a8db13

Time (s): cpu = 00:01:24 ; elapsed = 00:13:08 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 105a8db13

Time (s): cpu = 00:01:24 ; elapsed = 00:13:08 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 181efefbe

Time (s): cpu = 00:01:24 ; elapsed = 00:13:08 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 205a12c6b

Time (s): cpu = 00:01:24 ; elapsed = 00:13:08 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 205a12c6b

Time (s): cpu = 00:01:24 ; elapsed = 00:13:08 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 1bc748cf4

Time (s): cpu = 00:01:24 ; elapsed = 00:13:08 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 1bc748cf4

Time (s): cpu = 00:01:24 ; elapsed = 00:13:09 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 3.7 Small Shape Clustering
Phase 3.7 Small Shape Clustering | Checksum: 17b1f1219

Time (s): cpu = 00:01:25 ; elapsed = 00:13:09 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 3.8 DP Optimization
Phase 3.8 DP Optimization | Checksum: 152d277a8

Time (s): cpu = 00:01:25 ; elapsed = 00:13:10 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 3.9 Flow Legalize Slice Clusters
Phase 3.9 Flow Legalize Slice Clusters | Checksum: 16ee3229e

Time (s): cpu = 00:01:25 ; elapsed = 00:13:10 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 3.10 Slice Area Swap
Phase 3.10 Slice Area Swap | Checksum: 1ac11526b

Time (s): cpu = 00:01:25 ; elapsed = 00:13:10 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 3.11 Commit Slice Clusters
Phase 3.11 Commit Slice Clusters | Checksum: 1735272b7

Time (s): cpu = 00:01:25 ; elapsed = 00:13:10 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 3.12 Re-assign LUT pins
Phase 3.12 Re-assign LUT pins | Checksum: 181b20883

Time (s): cpu = 00:01:25 ; elapsed = 00:13:10 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 3.13 Pipeline Register Optimization
Phase 3.13 Pipeline Register Optimization | Checksum: 181b20883

Time (s): cpu = 00:01:25 ; elapsed = 00:13:10 . Memory (MB): peak = 2743.340 ; gain = 1336.223
Phase 3 Detail Placement | Checksum: 181b20883

Time (s): cpu = 00:01:25 ; elapsed = 00:13:10 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ca485e48

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ca485e48

Time (s): cpu = 00:01:26 ; elapsed = 00:13:10 . Memory (MB): peak = 2743.340 ; gain = 1336.223
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.564. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 21dfc0838

Time (s): cpu = 00:01:26 ; elapsed = 00:13:10 . Memory (MB): peak = 2743.340 ; gain = 1336.223
Phase 4.1 Post Commit Optimization | Checksum: 21dfc0838

Time (s): cpu = 00:01:26 ; elapsed = 00:13:10 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21dfc0838

Time (s): cpu = 00:01:26 ; elapsed = 00:13:10 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 3092f5942

Time (s): cpu = 00:01:29 ; elapsed = 00:13:14 . Memory (MB): peak = 2743.340 ; gain = 1336.223

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 330679eb6

Time (s): cpu = 00:01:29 ; elapsed = 00:13:14 . Memory (MB): peak = 2743.340 ; gain = 1336.223
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 330679eb6

Time (s): cpu = 00:01:29 ; elapsed = 00:13:14 . Memory (MB): peak = 2743.340 ; gain = 1336.223
Ending Placer Task | Checksum: 2733ebbcb

Time (s): cpu = 00:01:29 ; elapsed = 00:13:14 . Memory (MB): peak = 2743.340 ; gain = 1336.223
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:34 ; elapsed = 00:13:17 . Memory (MB): peak = 2743.340 ; gain = 1350.238
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.315 . Memory (MB): peak = 2743.340 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.runs/impl_1/ps_clock_led_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2743.340 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2743.340 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2743.340 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e385ed5b ConstDB: 0 ShapeSum: a4857d66 RouteDB: eb33510a

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16dad643f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 2743.340 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 287a851aa

Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 2743.340 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 287a851aa

Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 2743.340 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 287a851aa

Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 2743.340 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 117c09aa7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 2743.340 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1e8bab9b4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 2743.340 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.603  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 19fa5a6bc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2743.340 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ae81de7f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2743.340 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.116  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1f91fd0c4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2743.340 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1f91fd0c4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2743.340 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f91fd0c4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2743.340 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f91fd0c4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2743.340 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1f91fd0c4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2743.340 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 175df0b78

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2743.340 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.116  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 175df0b78

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2743.340 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 175df0b78

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2743.340 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00735043 %
  Global Horizontal Routing Utilization  = 0.00722354 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 200100f10

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2743.340 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 200100f10

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2743.340 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 200100f10

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2743.340 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.116  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 200100f10

Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2743.340 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2743.340 ; gain = 0.000

Routing Is Done.
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 2743.340 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.341 . Memory (MB): peak = 2743.340 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.runs/impl_1/ps_clock_led_wrapper_routed.dcp' has been generated.
Command: report_drc -file ps_clock_led_wrapper_drc_routed.rpt -pb ps_clock_led_wrapper_drc_routed.pb -rpx ps_clock_led_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.runs/impl_1/ps_clock_led_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file ps_clock_led_wrapper_methodology_drc_routed.rpt -rpx ps_clock_led_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/fastAcess/recent/xen_on_ARM/PR/ps_clock_test/ps_clock_test/ps_clock_test.runs/impl_1/ps_clock_led_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file ps_clock_led_wrapper_power_routed.rpt -pb ps_clock_led_wrapper_power_summary_routed.pb -rpx ps_clock_led_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2743.340 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force ps_clock_led_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ps_clock_led_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2750.016 ; gain = 6.676
INFO: [Common 17-206] Exiting Vivado at Sat May  9 16:36:34 2020...
