<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_lrc.h source code [linux/drivers/gpu/drm/i915/intel_lrc.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux/drivers/gpu/drm/i915/intel_lrc.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux</a>/<a href='../../..'>drivers</a>/<a href='../..'>gpu</a>/<a href='..'>drm</a>/<a href='./'>i915</a>/<a href='intel_lrc.h.html'>intel_lrc.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright Â© 2014 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="5">5</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="6">6</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="7">7</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="8">8</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="9">9</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * The above copyright notice and this permission notice (including the next</i></td></tr>
<tr><th id="12">12</th><td><i> * paragraph) shall be included in all copies or substantial portions of the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="17">17</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="18">18</th><td><i> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</i></td></tr>
<tr><th id="19">19</th><td><i> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</i></td></tr>
<tr><th id="20">20</th><td><i> * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</i></td></tr>
<tr><th id="21">21</th><td><i> * DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="22">22</th><td><i> */</i></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/_INTEL_LRC_H_">_INTEL_LRC_H_</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/_INTEL_LRC_H_" data-ref="_M/_INTEL_LRC_H_">_INTEL_LRC_H_</dfn></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="intel_ringbuffer.h.html">"intel_ringbuffer.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="i915_gem_context.h.html">"i915_gem_context.h"</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/GEN8_LR_CONTEXT_ALIGN" data-ref="_M/GEN8_LR_CONTEXT_ALIGN">GEN8_LR_CONTEXT_ALIGN</dfn> I915_GTT_MIN_ALIGNMENT</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* Execlists regs */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/RING_ELSP" data-ref="_M/RING_ELSP">RING_ELSP</dfn>(engine)			_MMIO((engine)-&gt;mmio_base + 0x230)</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/RING_EXECLIST_STATUS_LO" data-ref="_M/RING_EXECLIST_STATUS_LO">RING_EXECLIST_STATUS_LO</dfn>(engine)		_MMIO((engine)-&gt;mmio_base + 0x234)</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/RING_EXECLIST_STATUS_HI" data-ref="_M/RING_EXECLIST_STATUS_HI">RING_EXECLIST_STATUS_HI</dfn>(engine)		_MMIO((engine)-&gt;mmio_base + 0x234 + 4)</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/RING_CONTEXT_CONTROL" data-ref="_M/RING_CONTEXT_CONTROL">RING_CONTEXT_CONTROL</dfn>(engine)		_MMIO((engine)-&gt;mmio_base + 0x244)</u></td></tr>
<tr><th id="37">37</th><td><u>#define	  <dfn class="macro" id="_M/CTX_CTRL_INHIBIT_SYN_CTX_SWITCH" data-ref="_M/CTX_CTRL_INHIBIT_SYN_CTX_SWITCH">CTX_CTRL_INHIBIT_SYN_CTX_SWITCH</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="38">38</th><td><u>#define	  <dfn class="macro" id="_M/CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT" data-ref="_M/CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT">CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="39">39</th><td><u>#define   <dfn class="macro" id="_M/CTX_CTRL_RS_CTX_ENABLE" data-ref="_M/CTX_CTRL_RS_CTX_ENABLE">CTX_CTRL_RS_CTX_ENABLE</dfn>                (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/RING_CONTEXT_STATUS_BUF_BASE" data-ref="_M/RING_CONTEXT_STATUS_BUF_BASE">RING_CONTEXT_STATUS_BUF_BASE</dfn>(engine)	_MMIO((engine)-&gt;mmio_base + 0x370)</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/RING_CONTEXT_STATUS_BUF_LO" data-ref="_M/RING_CONTEXT_STATUS_BUF_LO">RING_CONTEXT_STATUS_BUF_LO</dfn>(engine, i)	_MMIO((engine)-&gt;mmio_base + 0x370 + (i) * 8)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/RING_CONTEXT_STATUS_BUF_HI" data-ref="_M/RING_CONTEXT_STATUS_BUF_HI">RING_CONTEXT_STATUS_BUF_HI</dfn>(engine, i)	_MMIO((engine)-&gt;mmio_base + 0x370 + (i) * 8 + 4)</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/RING_CONTEXT_STATUS_PTR" data-ref="_M/RING_CONTEXT_STATUS_PTR">RING_CONTEXT_STATUS_PTR</dfn>(engine)		_MMIO((engine)-&gt;mmio_base + 0x3a0)</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>/* The docs specify that the write pointer wraps around after 5h, "After status</i></td></tr>
<tr><th id="46">46</th><td><i> * is written out to the last available status QW at offset 5h, this pointer</i></td></tr>
<tr><th id="47">47</th><td><i> * wraps to 0."</i></td></tr>
<tr><th id="48">48</th><td><i> *</i></td></tr>
<tr><th id="49">49</th><td><i> * Therefore, one must infer than even though there are 3 bits available, 6 and</i></td></tr>
<tr><th id="50">50</th><td><i> * 7 appear to be * reserved.</i></td></tr>
<tr><th id="51">51</th><td><i> */</i></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/GEN8_CSB_ENTRIES" data-ref="_M/GEN8_CSB_ENTRIES">GEN8_CSB_ENTRIES</dfn> 6</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/GEN8_CSB_PTR_MASK" data-ref="_M/GEN8_CSB_PTR_MASK">GEN8_CSB_PTR_MASK</dfn> 0x7</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/GEN8_CSB_READ_PTR_MASK" data-ref="_M/GEN8_CSB_READ_PTR_MASK">GEN8_CSB_READ_PTR_MASK</dfn> (GEN8_CSB_PTR_MASK &lt;&lt; 8)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/GEN8_CSB_WRITE_PTR_MASK" data-ref="_M/GEN8_CSB_WRITE_PTR_MASK">GEN8_CSB_WRITE_PTR_MASK</dfn> (GEN8_CSB_PTR_MASK &lt;&lt; 0)</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/GEN8_CSB_WRITE_PTR" data-ref="_M/GEN8_CSB_WRITE_PTR">GEN8_CSB_WRITE_PTR</dfn>(csb_status) \</u></td></tr>
<tr><th id="57">57</th><td><u>	(((csb_status) &amp; GEN8_CSB_WRITE_PTR_MASK) &gt;&gt; 0)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/GEN8_CSB_READ_PTR" data-ref="_M/GEN8_CSB_READ_PTR">GEN8_CSB_READ_PTR</dfn>(csb_status) \</u></td></tr>
<tr><th id="59">59</th><td><u>	(((csb_status) &amp; GEN8_CSB_READ_PTR_MASK) &gt;&gt; 8)</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>enum</b> {</td></tr>
<tr><th id="62">62</th><td>	<dfn class="enum" id="INTEL_CONTEXT_SCHEDULE_IN" title='INTEL_CONTEXT_SCHEDULE_IN' data-ref="INTEL_CONTEXT_SCHEDULE_IN" data-ref-filename="INTEL_CONTEXT_SCHEDULE_IN">INTEL_CONTEXT_SCHEDULE_IN</dfn> = <var>0</var>,</td></tr>
<tr><th id="63">63</th><td>	<dfn class="enum" id="INTEL_CONTEXT_SCHEDULE_OUT" title='INTEL_CONTEXT_SCHEDULE_OUT' data-ref="INTEL_CONTEXT_SCHEDULE_OUT" data-ref-filename="INTEL_CONTEXT_SCHEDULE_OUT">INTEL_CONTEXT_SCHEDULE_OUT</dfn>,</td></tr>
<tr><th id="64">64</th><td>	<dfn class="enum" id="INTEL_CONTEXT_SCHEDULE_PREEMPTED" title='INTEL_CONTEXT_SCHEDULE_PREEMPTED' data-ref="INTEL_CONTEXT_SCHEDULE_PREEMPTED" data-ref-filename="INTEL_CONTEXT_SCHEDULE_PREEMPTED">INTEL_CONTEXT_SCHEDULE_PREEMPTED</dfn>,</td></tr>
<tr><th id="65">65</th><td>};</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/* Logical Rings */</i></td></tr>
<tr><th id="68">68</th><td><em>void</em> <dfn class="decl fn" id="intel_logical_ring_cleanup" title='intel_logical_ring_cleanup' data-ref="intel_logical_ring_cleanup" data-ref-filename="intel_logical_ring_cleanup">intel_logical_ring_cleanup</dfn>(<b>struct</b> <a class="type" href="intel_ringbuffer.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col6 decl" id="1076engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1076engine" data-ref-filename="1076engine">engine</dfn>);</td></tr>
<tr><th id="69">69</th><td><em>int</em> <dfn class="decl fn" id="logical_render_ring_init" title='logical_render_ring_init' data-ref="logical_render_ring_init" data-ref-filename="logical_render_ring_init">logical_render_ring_init</dfn>(<b>struct</b> <a class="type" href="intel_ringbuffer.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col7 decl" id="1077engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1077engine" data-ref-filename="1077engine">engine</dfn>);</td></tr>
<tr><th id="70">70</th><td><em>int</em> <dfn class="decl fn" id="logical_xcs_ring_init" title='logical_xcs_ring_init' data-ref="logical_xcs_ring_init" data-ref-filename="logical_xcs_ring_init">logical_xcs_ring_init</dfn>(<b>struct</b> <a class="type" href="intel_ringbuffer.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col8 decl" id="1078engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1078engine" data-ref-filename="1078engine">engine</dfn>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/* Logical Ring Contexts */</i></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/*</i></td></tr>
<tr><th id="75">75</th><td><i> * We allocate a header at the start of the context image for our own</i></td></tr>
<tr><th id="76">76</th><td><i> * use, therefore the actual location of the logical state is offset</i></td></tr>
<tr><th id="77">77</th><td><i> * from the start of the VMA. The layout is</i></td></tr>
<tr><th id="78">78</th><td><i> *</i></td></tr>
<tr><th id="79">79</th><td><i> * | [guc]          | [hwsp] [logical state] |</i></td></tr>
<tr><th id="80">80</th><td><i> * |&lt;- our header -&gt;|&lt;- context image      -&gt;|</i></td></tr>
<tr><th id="81">81</th><td><i> *</i></td></tr>
<tr><th id="82">82</th><td><i> */</i></td></tr>
<tr><th id="83">83</th><td><i>/* The first page is used for sharing data with the GuC */</i></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/LRC_GUCSHR_PN" data-ref="_M/LRC_GUCSHR_PN">LRC_GUCSHR_PN</dfn>	(0)</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/LRC_GUCSHR_SZ" data-ref="_M/LRC_GUCSHR_SZ">LRC_GUCSHR_SZ</dfn>	(1)</u></td></tr>
<tr><th id="86">86</th><td><i>/* At the start of the context image is its per-process HWS page */</i></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/LRC_PPHWSP_PN" data-ref="_M/LRC_PPHWSP_PN">LRC_PPHWSP_PN</dfn>	(LRC_GUCSHR_PN + LRC_GUCSHR_SZ)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/LRC_PPHWSP_SZ" data-ref="_M/LRC_PPHWSP_SZ">LRC_PPHWSP_SZ</dfn>	(1)</u></td></tr>
<tr><th id="89">89</th><td><i>/* Finally we have the logical state for the context */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/LRC_STATE_PN" data-ref="_M/LRC_STATE_PN">LRC_STATE_PN</dfn>	(LRC_PPHWSP_PN + LRC_PPHWSP_SZ)</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><i>/*</i></td></tr>
<tr><th id="93">93</th><td><i> * Currently we include the PPHWSP in __intel_engine_context_size() so</i></td></tr>
<tr><th id="94">94</th><td><i> * the size of the header is synonymous with the start of the PPHWSP.</i></td></tr>
<tr><th id="95">95</th><td><i> */</i></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/LRC_HEADER_PAGES" data-ref="_M/LRC_HEADER_PAGES">LRC_HEADER_PAGES</dfn> LRC_PPHWSP_PN</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private" id="drm_i915_private">drm_i915_private</a>;</td></tr>
<tr><th id="99">99</th><td><b>struct</b> <a class="type" href="i915_gem_context.h.html#i915_gem_context" title='i915_gem_context' data-ref="i915_gem_context" data-ref-filename="i915_gem_context" id="i915_gem_context">i915_gem_context</a>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><em>void</em> <dfn class="decl fn" id="intel_lr_context_resume" title='intel_lr_context_resume' data-ref="intel_lr_context_resume" data-ref-filename="intel_lr_context_resume">intel_lr_context_resume</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="1079dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1079dev_priv" data-ref-filename="1079dev_priv">dev_priv</dfn>);</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/linux/types.h.html#uint64_t" title='uint64_t' data-type='__u64' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a></td></tr>
<tr><th id="104">104</th><td><dfn class="decl def fn" id="intel_lr_context_descriptor" title='intel_lr_context_descriptor' data-ref="intel_lr_context_descriptor" data-ref-filename="intel_lr_context_descriptor">intel_lr_context_descriptor</dfn>(<b>struct</b> <a class="type" href="i915_gem_context.h.html#i915_gem_context" title='i915_gem_context' data-ref="i915_gem_context" data-ref-filename="i915_gem_context">i915_gem_context</a> *<dfn class="local col0 decl" id="1080ctx" title='ctx' data-type='struct i915_gem_context *' data-ref="1080ctx" data-ref-filename="1080ctx">ctx</dfn>,</td></tr>
<tr><th id="105">105</th><td>			    <b>struct</b> <a class="type" href="intel_ringbuffer.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col1 decl" id="1081engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1081engine" data-ref-filename="1081engine">engine</dfn>)</td></tr>
<tr><th id="106">106</th><td>{</td></tr>
<tr><th id="107">107</th><td>	<b>return</b> <a class="local col0 ref" href="#1080ctx" title='ctx' data-ref="1080ctx" data-ref-filename="1080ctx">ctx</a>-&gt;<a class="ref field" href="i915_gem_context.h.html#i915_gem_context::engine" title='i915_gem_context::engine' data-ref="i915_gem_context::engine" data-ref-filename="i915_gem_context..engine">engine</a>[<a class="local col1 ref" href="#1081engine" title='engine' data-ref="1081engine" data-ref-filename="1081engine">engine</a>-&gt;<a class="ref field" href="intel_ringbuffer.h.html#intel_engine_cs::id" title='intel_engine_cs::id' data-ref="intel_engine_cs::id" data-ref-filename="intel_engine_cs..id">id</a>].<a class="ref field" href="i915_gem_context.h.html#intel_context::lrc_desc" title='intel_context::lrc_desc' data-ref="intel_context::lrc_desc" data-ref-filename="intel_context..lrc_desc">lrc_desc</a>;</td></tr>
<tr><th id="108">108</th><td>}</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/* Execlists */</i></td></tr>
<tr><th id="112">112</th><td><em>int</em> <dfn class="decl fn" id="intel_sanitize_enable_execlists" title='intel_sanitize_enable_execlists' data-ref="intel_sanitize_enable_execlists" data-ref-filename="intel_sanitize_enable_execlists">intel_sanitize_enable_execlists</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1082dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1082dev_priv" data-ref-filename="1082dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="113">113</th><td>				    <em>int</em> <dfn class="local col3 decl" id="1083enable_execlists" title='enable_execlists' data-type='int' data-ref="1083enable_execlists" data-ref-filename="1083enable_execlists">enable_execlists</dfn>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#<span data-ppcond="24">endif</span> /* _INTEL_LRC_H_ */</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='dvo_ch7017.c.html'>linux/drivers/gpu/drm/i915/dvo_ch7017.c</a><br/>Generated on <em>2019-Oct-10</em> from project linux revision <em>4.15.10</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
