// Seed: 3667836555
module module_0 (
    output uwire id_0,
    input wand id_1,
    output supply0 id_2,
    input tri id_3,
    output wor id_4
);
  reg id_6, id_7, id_8, id_9;
  always id_8 = -1;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4
    , id_7,
    input wire id_5
    , id_8
);
  supply1 id_9 = 1;
  wire id_10;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_4,
      id_1
  );
  assign modCall_1.id_6 = 0;
  wire id_11;
  assign id_9 = 1 ** -1;
endmodule
