###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        34363   # Number of WRITE/WRITEP commands
num_reads_done                 =       586051   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       469733   # Number of read row buffer hits
num_read_cmds                  =       586054   # Number of READ/READP commands
num_writes_done                =        34366   # Number of read requests issued
num_write_row_hits             =        18805   # Number of write row buffer hits
num_act_cmds                   =       132376   # Number of ACT commands
num_pre_cmds                   =       132346   # Number of PRE commands
num_ondemand_pres              =       109816   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8979422   # Cyles of rank active rank.0
rank_active_cycles.1           =      8655836   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1020578   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1344164   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       577353   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8035   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3701   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5146   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3464   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          841   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          715   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1095   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1871   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1321   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16893   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =            6   # Write cmd latency (cycles)
write_latency[60-79]           =           46   # Write cmd latency (cycles)
write_latency[80-99]           =           91   # Write cmd latency (cycles)
write_latency[100-119]         =          152   # Write cmd latency (cycles)
write_latency[120-139]         =          259   # Write cmd latency (cycles)
write_latency[140-159]         =          379   # Write cmd latency (cycles)
write_latency[160-179]         =          545   # Write cmd latency (cycles)
write_latency[180-199]         =          760   # Write cmd latency (cycles)
write_latency[200-]            =        32115   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       232834   # Read request latency (cycles)
read_latency[40-59]            =        81543   # Read request latency (cycles)
read_latency[60-79]            =        75678   # Read request latency (cycles)
read_latency[80-99]            =        36354   # Read request latency (cycles)
read_latency[100-119]          =        27038   # Read request latency (cycles)
read_latency[120-139]          =        23074   # Read request latency (cycles)
read_latency[140-159]          =        15525   # Read request latency (cycles)
read_latency[160-179]          =        11988   # Read request latency (cycles)
read_latency[180-199]          =         9217   # Read request latency (cycles)
read_latency[200-]             =        72798   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.7154e+08   # Write energy
read_energy                    =  2.36297e+09   # Read energy
act_energy                     =  3.62181e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.89877e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.45199e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.60316e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.40124e+09   # Active standby energy rank.1
average_read_latency           =      108.721   # Average read request latency (cycles)
average_interarrival           =      16.1176   # Average request interarrival latency (cycles)
total_energy                   =  1.57408e+10   # Total energy (pJ)
average_power                  =      1574.08   # Average power (mW)
average_bandwidth              =      5.29423   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        33771   # Number of WRITE/WRITEP commands
num_reads_done                 =       629889   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       485052   # Number of read row buffer hits
num_read_cmds                  =       629893   # Number of READ/READP commands
num_writes_done                =        33777   # Number of read requests issued
num_write_row_hits             =        18252   # Number of write row buffer hits
num_act_cmds                   =       160964   # Number of ACT commands
num_pre_cmds                   =       160935   # Number of PRE commands
num_ondemand_pres              =       138806   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8885517   # Cyles of rank active rank.0
rank_active_cycles.1           =      8777209   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1114483   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1222791   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       621942   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7068   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3529   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4915   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3662   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          755   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          712   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1093   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1753   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1403   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16856   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =           22   # Write cmd latency (cycles)
write_latency[80-99]           =           51   # Write cmd latency (cycles)
write_latency[100-119]         =           71   # Write cmd latency (cycles)
write_latency[120-139]         =          149   # Write cmd latency (cycles)
write_latency[140-159]         =          248   # Write cmd latency (cycles)
write_latency[160-179]         =          463   # Write cmd latency (cycles)
write_latency[180-199]         =          657   # Write cmd latency (cycles)
write_latency[200-]            =        32104   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       224902   # Read request latency (cycles)
read_latency[40-59]            =        78887   # Read request latency (cycles)
read_latency[60-79]            =        86708   # Read request latency (cycles)
read_latency[80-99]            =        41529   # Read request latency (cycles)
read_latency[100-119]          =        32891   # Read request latency (cycles)
read_latency[120-139]          =        27902   # Read request latency (cycles)
read_latency[140-159]          =        18989   # Read request latency (cycles)
read_latency[160-179]          =        14831   # Read request latency (cycles)
read_latency[180-199]          =        12054   # Read request latency (cycles)
read_latency[200-]             =        91195   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.68585e+08   # Write energy
read_energy                    =  2.53973e+09   # Read energy
act_energy                     =  4.40398e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.34952e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   5.8694e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.54456e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.47698e+09   # Active standby energy rank.1
average_read_latency           =      119.624   # Average read request latency (cycles)
average_interarrival           =      15.0672   # Average request interarrival latency (cycles)
total_energy                   =  1.59968e+10   # Total energy (pJ)
average_power                  =      1599.68   # Average power (mW)
average_bandwidth              =      5.66328   # Average bandwidth
