# HG changeset patch
# Parent 62b4ba583de38b2ebaf300fc37f1a4db32219a90
# User Joel Hestness <jthestness@gmail.com>
shader: Fix REM operation latency

The modulo operator has the same latency as integer division in Fermi and
Maxwell hardware. Configure the REM (remainder) instruction consistently with
DIV.

diff --git a/cuda-sim/cuda-sim.cc b/cuda-sim/cuda-sim.cc
--- a/cuda-sim/cuda-sim.cc
+++ b/cuda-sim/cuda-sim.cc
@@ -735,6 +735,26 @@
 		   break;
 	   }
 	   break;
+   case REM_OP:
+       // Integer only int div latency
+       op = SFU_OP;
+       switch(get_type()){
+       case F64_TYPE:
+       case FF64_TYPE:
+       case F32_TYPE:
+           panic("REM_OP must be int type, not: %d\n", get_type());
+           break;
+       case B32_TYPE:
+       case U32_TYPE:
+       case S32_TYPE:
+           latency = int_latency[4];
+           initiation_interval = int_init[4];
+           break;
+       default:
+           panic("Unknown REM_OP type: %d\n", get_type());
+           break;
+       }
+       break;
    case SQRT_OP: case SIN_OP: case COS_OP: case EX2_OP: case LG2_OP: case RSQRT_OP: case RCP_OP:
 	   //Using double to approximate those
 	  latency = dp_latency[2];
