// Seed: 553298615
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input wand id_4,
    output uwire id_5,
    output uwire id_6,
    input wor id_7,
    input wand id_8,
    input uwire id_9,
    input wand id_10,
    output wand id_11,
    input wire id_12,
    output tri id_13,
    output uwire id_14,
    input uwire id_15,
    input wire id_16,
    input uwire id_17
);
  assign id_14 = {id_10 - 1'b0} == id_8;
  wire id_19;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    output wire id_5,
    input wand id_6,
    output tri id_7
);
  module_0(
      id_7,
      id_0,
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_3,
      id_3,
      id_0,
      id_7,
      id_6,
      id_7,
      id_7,
      id_2,
      id_0,
      id_3
  );
endmodule
