
---------- Begin Simulation Statistics ----------
final_tick                               1587433324500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 717675                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742560                       # Number of bytes of host memory used
host_op_rate                                  1329290                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   696.69                       # Real time elapsed on the host
host_tick_rate                             2278522261                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     926108318                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.587433                       # Number of seconds simulated
sim_ticks                                1587433324500                       # Number of ticks simulated
system.cpu.Branches                          97272121                       # Number of branches fetched
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     926108318                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       3174866649                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 3174866649                       # Number of busy cycles
system.cpu.num_cc_register_reads            471189056                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           315819682                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     80891275                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               66962253                       # Number of float alu accesses
system.cpu.num_fp_insts                      66962253                       # number of float instructions
system.cpu.num_fp_register_reads             66563577                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              468178                       # number of times the floating registers were written
system.cpu.num_func_calls                     7840844                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             924574575                       # Number of integer alu accesses
system.cpu.num_int_insts                    924574575                       # number of integer instructions
system.cpu.num_int_register_reads          1749952228                       # number of times the integer registers were read
system.cpu.num_int_register_writes          722270665                       # number of times the integer registers were written
system.cpu.num_load_insts                    99037150                       # Number of load instructions
system.cpu.num_mem_refs                     207919468                       # number of memory refs
system.cpu.num_store_insts                  108882318                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               1378184      0.15%      0.15% # Class of executed instruction
system.cpu.op_class::IntAlu                 715003313     77.20%     77.35% # Class of executed instruction
system.cpu.op_class::IntMult                    36141      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::IntDiv                   1783433      0.19%     77.55% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1649      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1286      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdAlu                     7864      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdCvt                     7400      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12996      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdShift                    727      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  36      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   6      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  6      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.55% # Class of executed instruction
system.cpu.op_class::MemRead                 98601636     10.65%     88.20% # Class of executed instruction
system.cpu.op_class::MemWrite                42392217      4.58%     92.77% # Class of executed instruction
system.cpu.op_class::FloatMemRead              435514      0.05%     92.82% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66490101      7.18%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  926152553                       # Class of executed instruction
system.cpu.workload.numSyscalls                   197                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8377047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16787140                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10587882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1344                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21176787                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1344                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    198511790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        198511790                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    198511790                       # number of overall hits
system.cpu.dcache.overall_hits::total       198511790                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9363877                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9363877                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9363877                       # number of overall misses
system.cpu.dcache.overall_misses::total       9363877                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 705567632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 705567632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 705567632000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 705567632000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    207875667                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    207875667                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    207875667                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    207875667                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045046                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045046                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045046                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045046                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75349.946609                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75349.946609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75349.946609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75349.946609                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9007787                       # number of writebacks
system.cpu.dcache.writebacks::total           9007787                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      9363877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9363877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      9363877                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9363877                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 696203755000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 696203755000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 696203755000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 696203755000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.045046                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045046                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.045046                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045046                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74349.946609                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74349.946609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74349.946609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74349.946609                       # average overall mshr miss latency
system.cpu.dcache.replacements                9363365                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     98352340                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        98352340                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       684975                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        684975                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17600447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17600447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     99037315                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     99037315                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006916                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006916                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25695.021716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25695.021716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       684975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       684975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16915472500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16915472500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24695.021716                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24695.021716                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    100159450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      100159450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8678902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8678902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 687967184500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 687967184500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    108838352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    108838352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.079741                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.079741                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79268.919559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79268.919559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      8678902                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8678902                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 679288282500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 679288282500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.079741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.079741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78268.919559                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78268.919559                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.980777                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           207875667                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9363877                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.199743                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.980777                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         425115211                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        425115211                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    99037366                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   108882339                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        243942                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        220932                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    667257116                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        667257116                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    667257116                       # number of overall hits
system.cpu.icache.overall_hits::total       667257116                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1225028                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1225028                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1225028                       # number of overall misses
system.cpu.icache.overall_misses::total       1225028                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  16097211000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16097211000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  16097211000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16097211000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    668482144                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    668482144                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    668482144                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    668482144                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001833                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001833                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001833                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001833                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13140.280059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13140.280059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13140.280059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13140.280059                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1224517                       # number of writebacks
system.cpu.icache.writebacks::total           1224517                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1225028                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1225028                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1225028                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1225028                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14872183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14872183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14872183000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14872183000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001833                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001833                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001833                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001833                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12140.280059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12140.280059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12140.280059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12140.280059                       # average overall mshr miss latency
system.cpu.icache.replacements                1224517                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    667257116                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       667257116                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1225028                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1225028                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  16097211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16097211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    668482144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    668482144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001833                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001833                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13140.280059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13140.280059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1225028                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1225028                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14872183000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14872183000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001833                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001833                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12140.280059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12140.280059                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           495.879696                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           668482144                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1225028                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            545.687237                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   495.879696                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968515                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968515                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1338189316                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1338189316                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   668482198                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           206                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1587433324500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1222845                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               955967                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2178812                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1222845                       # number of overall hits
system.l2.overall_hits::.cpu.data              955967                       # number of overall hits
system.l2.overall_hits::total                 2178812                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2183                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8407910                       # number of demand (read+write) misses
system.l2.demand_misses::total                8410093                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2183                       # number of overall misses
system.l2.overall_misses::.cpu.data           8407910                       # number of overall misses
system.l2.overall_misses::total               8410093                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    176511500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 672091398000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     672267909500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    176511500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 672091398000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    672267909500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1225028                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          9363877                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10588905                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1225028                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         9363877                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10588905                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.897909                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.794236                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.897909                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.794236                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80857.306459                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79935.608017                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79935.847261                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80857.306459                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79935.608017                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79935.847261                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8360605                       # number of writebacks
system.l2.writebacks::total                   8360605                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       8407910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8410093                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      8407910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8410093                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    154681500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 588012298000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 588166979500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    154681500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 588012298000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 588166979500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.897909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.794236                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.897909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.794236                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70857.306459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69935.608017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69935.847261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70857.306459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69935.608017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69935.847261                       # average overall mshr miss latency
system.l2.replacements                        8378389                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9007787                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9007787                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9007787                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9007787                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1224517                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1224517                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1224517                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1224517                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            381457                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                381457                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8297445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8297445                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 662260900500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  662260900500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       8678902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8678902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.956048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79815.039509                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79815.039509                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      8297445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8297445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 579286450500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 579286450500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.956048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69815.039509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69815.039509                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1222845                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1222845                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    176511500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    176511500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1225028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1225028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80857.306459                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80857.306459                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2183                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2183                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    154681500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    154681500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70857.306459                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70857.306459                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        574510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            574510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       110465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          110465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9830497500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9830497500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       684975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        684975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.161269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.161269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88991.965781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88991.965781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       110465                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       110465                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8725847500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8725847500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.161269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.161269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78991.965781                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78991.965781                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32705.106460                       # Cycle average of tags in use
system.l2.tags.total_refs                    21176784                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8411157                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.517702                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     118.881226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       196.681098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32389.544136                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998081                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1790                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30773                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 177825445                       # Number of tag accesses
system.l2.tags.data_accesses                177825445                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   8360605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8407898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005550990500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       521858                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       521858                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25058127                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7853232                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8410093                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8360605                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8410093                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8360605                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8410093                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8360605                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8410080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 519275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 524554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       521858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.115606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.043912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.689634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       521855    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521858                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.020785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.019572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.205245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           516508     98.97%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.01%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5149      0.99%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              166      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521858                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               538245952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            535078720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    339.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    337.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1587432835500                       # Total gap between requests
system.mem_ctrls.avgGap                      94655.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       139712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    538105472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    535076800                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 88011.255555571523                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 338978314.046348452568                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 337070409.031847178936                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      8407910                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      8360605                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     65298750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 245296664500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 38272645262000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29912.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29174.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4577736.33                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       139712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    538106240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     538245952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       139712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       139712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    535078720                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    535078720                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      8407910                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        8410093                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      8360605                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       8360605                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        88011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    338978798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        339066809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        88011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        88011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    337071619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       337071619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    337071619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        88011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    338978798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       676138428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              8410081                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             8360575                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       525295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       525203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       525728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       525601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       525640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       525891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       525880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       525668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       525880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       526038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       525742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       525710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       525727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       525486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       525512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       525080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       522142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       522174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       522504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       522418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       522486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       522736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       522797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       522697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       522958                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       522921                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       522611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       522691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       522625                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       522416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       522327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       522072                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             87672944500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           42050405000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       245361963250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10424.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29174.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             7653988                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7673735                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1442930                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   743.848830                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   519.175694                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   393.882045                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       268523     18.61%     18.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        39441      2.73%     21.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        48403      3.35%     24.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        47312      3.28%     27.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        34430      2.39%     30.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        55463      3.84%     34.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        31499      2.18%     36.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        71816      4.98%     41.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       846043     58.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1442930                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             538245184                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          535076800                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              339.066325                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              337.070409                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.28                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      5155972500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2740460580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    30023028840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   21819359880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 125310344640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 282375734250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 371784304800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  839209205490                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   528.657924                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 959646906250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  53007760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 574778658250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      5146569120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2735458770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    30024949500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   21822841620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 125310344640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 281598497070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 372438820320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  839077481040                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   528.574944                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 961358794250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  53007760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 573066770250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             112648                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8360605                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16442                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8297445                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8297445                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        112648                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     25197233                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     25197233                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               25197233                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1073324672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1073324672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1073324672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8410093                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8410093    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8410093                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         50240052500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44236139500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1910003                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17368392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1224517                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          373362                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8678902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8678902                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1225028                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       684975                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3674573                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     28091119                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              31765692                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    156770880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1175786496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1332557376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         8378389                       # Total snoops (count)
system.tol2bus.snoopTraffic                 535078720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18967294                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000071                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008421                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18965949     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1345      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18967294                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1587433324500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        20820697500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1837542000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14045815500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
