Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "axi_vdma_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\Users\joshuas2\Desktop\427\pcores\" "C:\Users\joshuas2\Downloads\Atlys_BSB_Support_v_3_4\Atlys_BSB_Support_v_3_4\Atlys_AXI_BSB_Support\lib\Digilent\pcores\" "C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx45csg324-3
Output File Name                   : "../implementation/axi_vdma_0_wrapper.ngc"

---- Source Options
Top Module Name                    : axi_vdma_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/util_axis2vector.v" into library axi_vdma_v5_00_a
Parsing module <util_axis2vector>.
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/util_vector2axis.v" into library axi_vdma_v5_00_a
Parsing module <util_vector2axis>.
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_register_slice.v" into library axi_vdma_v5_00_a
Parsing module <axisc_register_slice>.
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axis_register_slice.v" into library axi_vdma_v5_00_a
Parsing module <axis_register_slice>.
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_upsizer.v" into library axi_vdma_v5_00_a
Parsing module <axisc_upsizer>.
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_downsizer.v" into library axi_vdma_v5_00_a
Parsing module <axisc_downsizer>.
WARNING:HDLCompiler:248 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axisc_downsizer.v" Line 455: Block identifier is required on this block
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/verilog/axis_dwidth_converter.v" into library axi_vdma_v5_00_a
Parsing module <axis_dwidth_converter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_reset>.
Parsing architecture <implementation> of entity <axi_datamover_reset>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_afifo_autord>.
Parsing architecture <imp> of entity <axi_datamover_afifo_autord>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_sfifo_autord>.
Parsing architecture <imp> of entity <axi_datamover_sfifo_autord>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_fifo>.
Parsing architecture <imp> of entity <axi_datamover_fifo>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_cmd_status>.
Parsing architecture <implementation> of entity <axi_datamover_cmd_status>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_scc>.
Parsing architecture <implementation> of entity <axi_datamover_scc>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_strb_gen2>.
Parsing architecture <implementation> of entity <axi_datamover_strb_gen2>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_pcc>.
Parsing architecture <implementation> of entity <axi_datamover_pcc>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_addr_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_addr_cntl>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rdmux>.
Parsing architecture <implementation> of entity <axi_datamover_rdmux>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rddata_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_rddata_cntl>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rd_status_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_rd_status_cntl>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_demux>.
Parsing architecture <implementation> of entity <axi_datamover_wr_demux>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wrdata_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_wrdata_cntl>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_status_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_wr_status_cntl>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_skid2mm_buf>.
Parsing architecture <implementation> of entity <axi_datamover_skid2mm_buf>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_skid_buf>.
Parsing architecture <implementation> of entity <axi_datamover_skid_buf>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rd_sf>.
Parsing architecture <implementation> of entity <axi_datamover_rd_sf>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_sf>.
Parsing architecture <implementation> of entity <axi_datamover_wr_sf>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_stbs_set>.
Parsing architecture <implementation> of entity <axi_datamover_stbs_set>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_ibttcc>.
Parsing architecture <implementation> of entity <axi_datamover_ibttcc>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_indet_btt>.
Parsing architecture <implementation> of entity <axi_datamover_indet_btt>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux2_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux2_1_x_n>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux4_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux4_1_x_n>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux8_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux8_1_x_n>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_dre>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_dre>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_dre>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_dre>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_ms_strb_set>.
Parsing architecture <implementation> of entity <axi_datamover_ms_strb_set>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mssai_skid_buf>.
Parsing architecture <implementation> of entity <axi_datamover_mssai_skid_buf>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_scatter>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_scatter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_realign>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_realign>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_basic_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_basic_wrap>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_omit_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_omit_wrap>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_full_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_full_wrap>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_basic_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_basic_wrap>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_omit_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_omit_wrap>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_full_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_full_wrap>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover>.
Parsing architecture <implementation> of entity <axi_datamover>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_reset>.
Parsing architecture <implementation> of entity <axi_datamover_reset>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_afifo_autord>.
Parsing architecture <imp> of entity <axi_datamover_afifo_autord>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_sfifo_autord>.
Parsing architecture <imp> of entity <axi_datamover_sfifo_autord>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_fifo>.
Parsing architecture <imp> of entity <axi_datamover_fifo>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_cmd_status>.
Parsing architecture <implementation> of entity <axi_datamover_cmd_status>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_scc>.
Parsing architecture <implementation> of entity <axi_datamover_scc>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_strb_gen2>.
Parsing architecture <implementation> of entity <axi_datamover_strb_gen2>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_pcc>.
Parsing architecture <implementation> of entity <axi_datamover_pcc>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_addr_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_addr_cntl>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rdmux>.
Parsing architecture <implementation> of entity <axi_datamover_rdmux>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rddata_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_rddata_cntl>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rd_status_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_rd_status_cntl>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_demux>.
Parsing architecture <implementation> of entity <axi_datamover_wr_demux>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wrdata_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_wrdata_cntl>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_status_cntl>.
Parsing architecture <implementation> of entity <axi_datamover_wr_status_cntl>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_skid2mm_buf>.
Parsing architecture <implementation> of entity <axi_datamover_skid2mm_buf>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_skid_buf>.
Parsing architecture <implementation> of entity <axi_datamover_skid_buf>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_rd_sf>.
Parsing architecture <implementation> of entity <axi_datamover_rd_sf>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_wr_sf>.
Parsing architecture <implementation> of entity <axi_datamover_wr_sf>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_stbs_set>.
Parsing architecture <implementation> of entity <axi_datamover_stbs_set>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_ibttcc>.
Parsing architecture <implementation> of entity <axi_datamover_ibttcc>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_indet_btt>.
Parsing architecture <implementation> of entity <axi_datamover_indet_btt>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux2_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux2_1_x_n>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux4_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux4_1_x_n>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_dre_mux8_1_x_n>.
Parsing architecture <implementation> of entity <axi_datamover_dre_mux8_1_x_n>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_dre>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_dre>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_dre>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_dre>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_ms_strb_set>.
Parsing architecture <implementation> of entity <axi_datamover_ms_strb_set>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mssai_skid_buf>.
Parsing architecture <implementation> of entity <axi_datamover_mssai_skid_buf>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_scatter>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_scatter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_realign>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_realign>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_basic_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_basic_wrap>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_omit_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_omit_wrap>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_s2mm_full_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_s2mm_full_wrap>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_basic_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_basic_wrap>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_omit_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_omit_wrap>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover_mm2s_full_wrap>.
Parsing architecture <implementation> of entity <axi_datamover_mm2s_full_wrap>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover.vhd" into library axi_datamover_v3_00_a
Parsing entity <axi_datamover>.
Parsing architecture <implementation> of entity <axi_datamover>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_pkg.vhd" into library axi_sg_v3_00_a
Parsing package <axi_sg_pkg>.
Parsing package body <axi_sg_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_sm.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_sm>.
Parsing architecture <implementation> of entity <axi_sg_ftch_sm>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_pntr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_pntr>.
Parsing architecture <implementation> of entity <axi_sg_ftch_pntr>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_cmdsts_if.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_sg_ftch_cmdsts_if>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_mngr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_mngr>.
Parsing architecture <implementation> of entity <axi_sg_ftch_mngr>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_afifo_autord.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_afifo_autord>.
Parsing architecture <imp> of entity <axi_sg_afifo_autord>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_queue.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_queue>.
Parsing architecture <implementation> of entity <axi_sg_ftch_queue>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_noqueue.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_noqueue>.
Parsing architecture <implementation> of entity <axi_sg_ftch_noqueue>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_ftch_q_mngr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_ftch_q_mngr>.
Parsing architecture <implementation> of entity <axi_sg_ftch_q_mngr>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_cmdsts_if.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_sg_updt_cmdsts_if>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_sm.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_sm>.
Parsing architecture <implementation> of entity <axi_sg_updt_sm>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_mngr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_mngr>.
Parsing architecture <implementation> of entity <axi_sg_updt_mngr>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_queue.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_queue>.
Parsing architecture <implementation> of entity <axi_sg_updt_queue>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_noqueue.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_noqueue>.
Parsing architecture <implementation> of entity <axi_sg_updt_noqueue>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_updt_q_mngr.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_updt_q_mngr>.
Parsing architecture <implementation> of entity <axi_sg_updt_q_mngr>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg_intrpt.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg_intrpt>.
Parsing architecture <implementation> of entity <axi_sg_intrpt>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_sg_v3_00_a/hdl/vhdl/axi_sg.vhd" into library axi_sg_v3_00_a
Parsing entity <axi_sg>.
Parsing architecture <implementation> of entity <axi_sg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_pkg.vhd" into library axi_vdma_v5_00_a
Parsing package <axi_vdma_pkg>.
Parsing package body <axi_vdma_pkg>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cdc.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_cdc>.
Parsing architecture <implementation> of entity <axi_vdma_cdc>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_vid_cdc>.
Parsing architecture <implementation> of entity <axi_vdma_vid_cdc>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sg_cdc.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_sg_cdc>.
Parsing architecture <implementation> of entity <axi_vdma_sg_cdc>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_reset>.
Parsing architecture <implementation> of entity <axi_vdma_reset>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_rst_module.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_rst_module>.
Parsing architecture <implementation> of entity <axi_vdma_rst_module>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_lite_if.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_lite_if>.
Parsing architecture <implementation> of entity <axi_vdma_lite_if>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_register.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_register>.
Parsing architecture <implementation> of entity <axi_vdma_register>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_regdirect.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_regdirect>.
Parsing architecture <implementation> of entity <axi_vdma_regdirect>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_mux.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_reg_mux>.
Parsing architecture <implementation> of entity <axi_vdma_reg_mux>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_module.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_reg_module>.
Parsing architecture <implementation> of entity <axi_vdma_reg_module>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_reg_if>.
Parsing architecture <implementation> of entity <axi_vdma_reg_if>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_intrpt.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_intrpt>.
Parsing architecture <implementation> of entity <axi_vdma_intrpt>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sof_gen.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_sof_gen>.
Parsing architecture <implementation> of entity <axi_vdma_sof_gen>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_skid_buf.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_skid_buf>.
Parsing architecture <implementation> of entity <axi_vdma_skid_buf>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sfifo_autord.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_sfifo_autord>.
Parsing architecture <imp> of entity <axi_vdma_sfifo_autord>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_afifo_autord.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_afifo_autord>.
Parsing architecture <imp> of entity <axi_vdma_afifo_autord>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_mm2s_linebuf>.
Parsing architecture <implementation> of entity <axi_vdma_mm2s_linebuf>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_s2mm_linebuf.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_s2mm_linebuf>.
Parsing architecture <implementation> of entity <axi_vdma_s2mm_linebuf>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_blkmem.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_blkmem>.
Parsing architecture <implementation> of entity <axi_vdma_blkmem>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_fsync_gen.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_fsync_gen>.
Parsing architecture <implementation> of entity <axi_vdma_fsync_gen>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vregister.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_vregister>.
Parsing architecture <implementation> of entity <axi_vdma_vregister>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sgregister.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_sgregister>.
Parsing architecture <implementation> of entity <axi_vdma_sgregister>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vaddrreg_mux.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_vaddrreg_mux>.
Parsing architecture <implementation> of entity <axi_vdma_vaddrreg_mux>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vidreg_module.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_vidreg_module>.
Parsing architecture <implementation> of entity <axi_vdma_vidreg_module>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_genlock_mux.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_genlock_mux>.
Parsing architecture <implementation> of entity <axi_vdma_genlock_mux>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_greycoder.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_greycoder>.
Parsing architecture <implementation> of entity <axi_vdma_greycoder>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_genlock_mngr.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_genlock_mngr>.
Parsing architecture <implementation> of entity <axi_vdma_genlock_mngr>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sg_if.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_sg_if>.
Parsing architecture <implementation> of entity <axi_vdma_sg_if>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sm.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_sm>.
Parsing architecture <implementation> of entity <axi_vdma_sm>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cmdsts_if.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_cmdsts_if>.
Parsing architecture <implementation> of entity <axi_vdma_cmdsts_if>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sts_mngr.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_sts_mngr>.
Parsing architecture <implementation> of entity <axi_vdma_sts_mngr>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mngr.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_mngr>.
Parsing architecture <implementation> of entity <axi_vdma_mngr>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_axis_dwidth_converter.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_mm2s_axis_dwidth_converter>.
Parsing architecture <implementation> of entity <axi_vdma_mm2s_axis_dwidth_converter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_s2mm_axis_dwidth_converter.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma_s2mm_axis_dwidth_converter>.
Parsing architecture <implementation> of entity <axi_vdma_s2mm_axis_dwidth_converter>.
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" into library axi_vdma_v5_00_a
Parsing entity <axi_vdma>.
Parsing architecture <implementation> of entity <axi_vdma>.
Parsing VHDL file "C:\Users\joshuas2\Desktop\427\hdl\axi_vdma_0_wrapper.vhd" into library work
Parsing entity <axi_vdma_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <axi_vdma_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <axi_vdma_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <axi_vdma> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_rst_module> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_reset> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_cdc> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_cdc> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_reg_if> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.
WARNING:HDLCompiler:871 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" Line 344: Using initial value 87 for rev_num since it is never assigned

Elaborating entity <axi_vdma_lite_if> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_cdc> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_cdc> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.
WARNING:HDLCompiler:634 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" Line 354: Net <s2mm_rddata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" Line 356: Net <s2mm_frame_ptr_ref[4]> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" Line 357: Net <s2mm_frame_store[4]> does not have a driver.

Elaborating entity <axi_vdma_intrpt> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" Line 1783: Assignment to mm2s_ftch_interr_set ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" Line 1790: Assignment to s2mm_ftch_interr_set ignored, since the identifier is never used

Elaborating entity <axi_vdma_reg_module> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_register> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_regdirect> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_reg_mux> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_mngr> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_sm> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sm.vhd" Line 542. Case statement is complete. others clause is never selected

Elaborating entity <axi_vdma_cmdsts_if> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_sts_mngr> (architecture <implementation>) from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_vidreg_module> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_vregister> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_vaddrreg_mux> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_genlock_mngr> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_greycoder> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_fsync_gen> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_vid_cdc> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_cdc> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_sof_gen> (architecture <implementation>) from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_mm2s_linebuf> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_afifo_autord> (architecture <imp>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <async_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_vdma_skid_buf> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_cdc> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.

Elaborating entity <axi_vdma_cdc> (architecture <implementation>) with generics from library <axi_vdma_v5_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" Line 2856: Assignment to s2mm_cmdsts_idle ignored, since the identifier is never used

Elaborating entity <axi_datamover> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_mm2s_full_wrap> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_reset> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_cmd_status> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 161: <muxcy_l> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 171: <xorcy> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 180: <fds> remains a black-box since it has no binding entity.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" Line 197: <srlc16e> remains a black-box since it has no binding entity.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <axi_datamover_rd_status_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_pcc> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" Line 950: Assignment to sig_input_reg_full ignored, since the identifier is never used

Elaborating entity <axi_datamover_strb_gen2> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_strb_gen2> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" Line 1249: Assignment to sig_xfer_reg_full ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd" Line 2458. Case statement is complete. others clause is never selected

Elaborating entity <axi_datamover_addr_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" Line 618: Assignment to sig_next_tag_reg ignored, since the identifier is never used

Elaborating entity <axi_datamover_rddata_cntl> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_rdmux> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_fifo> (architecture <imp>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" Line 1396: Assignment to sig_coelsc_reg_empty ignored, since the identifier is never used

Elaborating entity <axi_datamover_skid_buf> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.

Elaborating entity <axi_datamover_s2mm_omit_wrap> (architecture <implementation>) with generics from library <axi_datamover_v3_00_a>.
WARNING:HDLCompiler:634 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" Line 1049: Net <all_lasts_rcvd> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" Line 1193: Net <sg2cdc_ftch_error> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <axi_vdma_0_wrapper>.
    Related source file is "c:/users/joshuas2/desktop/427/hdl/axi_vdma_0_wrapper.vhd".
    Summary:
	no macro.
Unit <axi_vdma_0_wrapper> synthesized.

Synthesizing Unit <axi_vdma>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd".
        C_S_AXI_LITE_ADDR_WIDTH = 32
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_DLYTMR_RESOLUTION = 125
        C_PRMRY_IS_ACLK_ASYNC = 1
        C_ENABLE_VIDPRMTR_READS = 1
        C_NUM_FSTORES = 3
        C_USE_FSYNC = 0
        C_FLUSH_ON_FSYNC = 1
        C_INCLUDE_INTERNAL_GENLOCK = 0
        C_INCLUDE_SG = 0
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXI_SG_DATA_WIDTH = 32
        C_INCLUDE_MM2S = 1
        C_MM2S_GENLOCK_MODE = 0
        C_MM2S_GENLOCK_NUM_MASTERS = 1
        C_MM2S_GENLOCK_REPEAT_EN = 0
        C_MM2S_SOF_ENABLE = 0
        C_INCLUDE_MM2S_DRE = 0
        C_INCLUDE_MM2S_SF = 0
        C_MM2S_LINEBUFFER_DEPTH = 1024
        C_MM2S_LINEBUFFER_THRESH = 512
        C_MM2S_MAX_BURST_LENGTH = 16
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_M_AXI_MM2S_DATA_WIDTH = 32
        C_M_AXIS_MM2S_TDATA_WIDTH = 32
        C_M_AXIS_MM2S_TUSER_BITS = 1
        C_INCLUDE_S2MM = 0
        C_S2MM_GENLOCK_MODE = 0
        C_S2MM_GENLOCK_NUM_MASTERS = 1
        C_S2MM_GENLOCK_REPEAT_EN = 0
        C_S2MM_SOF_ENABLE = 0
        C_INCLUDE_S2MM_DRE = 0
        C_INCLUDE_S2MM_SF = 0
        C_S2MM_LINEBUFFER_DEPTH = 128
        C_S2MM_LINEBUFFER_THRESH = 4
        C_S2MM_MAX_BURST_LENGTH = 16
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_M_AXI_S2MM_DATA_WIDTH = 32
        C_S_AXIS_S2MM_TDATA_WIDTH = 32
        C_S_AXIS_S2MM_TUSER_BITS = 1
        C_FAMILY = "spartan6"
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "RUN_NGCBUILD". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <s2mm_frame_ptr_in<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_rdata<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_rresp<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_tdata<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_tkeep<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_tuser<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_fsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_arready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_rlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_sg_rvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_tvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_s2mm_tlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1259: Output port <s2mm_soft_reset_clr> of the instance <I_RST_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1259: Output port <s2mm_axis_resetn> of the instance <I_RST_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1259: Output port <m_axi_sg_resetn> of the instance <I_RST_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1259: Output port <m_axi_dm_sg_resetn> of the instance <I_RST_MODULE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1356: Output port <s2mm_axi2ip_wrce> of the instance <AXI_LITE_REG_INTERFACE_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1356: Output port <s2mm_axi2ip_wrdata> of the instance <AXI_LITE_REG_INTERFACE_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1356: Output port <s2mm_axi2ip_rdaddr> of the instance <AXI_LITE_REG_INTERFACE_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1356: Output port <s2mm_axi2ip_rden> of the instance <AXI_LITE_REG_INTERFACE_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1426: Output port <ch2_irqdelay_status> of the instance <I_AXI_DMA_INTRPT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1426: Output port <ch2_irqthresh_status> of the instance <I_AXI_DMA_INTRPT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1426: Output port <ch2_ioc_irq_set> of the instance <I_AXI_DMA_INTRPT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1426: Output port <ch2_dly_irq_set> of the instance <I_AXI_DMA_INTRPT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1875: Output port <reg_index> of the instance <GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1875: Output port <curdesc> of the instance <GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1875: Output port <taildesc> of the instance <GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1967: Output port <frmstr_error_addr> of the instance <GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1967: Output port <update_frmstore> of the instance <GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 1967: Output port <m_axis_ftch_tready> of the instance <GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2126: Output port <cdc2othrchnl_fsync> of the instance <GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <m_axi_mm2s_arid> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <mm2s_dbg_data> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <m_axis_s2mm_sts_tdata> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <m_axis_s2mm_sts_tkeep> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <s2mm_wr_len> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <m_axi_s2mm_awid> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <s2mm_dbg_data> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <m_axis_mm2s_sts_tlast> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <mm2s_addr_req_posted> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <mm2s_rd_xfer_cmplt> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <s2mm_err> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <s_axis_s2mm_cmd_tready> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <m_axis_s2mm_sts_tvalid> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <m_axis_s2mm_sts_tlast> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <s2mm_addr_req_posted> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <s2mm_wr_xfer_cmplt> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <s2mm_ld_nxt_len> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma.vhd" line 2894: Output port <s_axis_s2mm_tready> of the instance <I_PRMRY_DATAMOVER> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'all_lasts_rcvd', unconnected in block 'axi_vdma', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'sg2cdc_ftch_error', unconnected in block 'axi_vdma', is tied to its initial value (0).
    Summary:
	no macro.
Unit <axi_vdma> synthesized.

Synthesizing Unit <axi_vdma_rst_module>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_rst_module.vhd".
        C_INCLUDE_MM2S = 1
        C_INCLUDE_S2MM = 0
        C_INCLUDE_SG = 0
        C_PRMRY_IS_ACLK_ASYNC = 1
    Set property "KEEP = TRUE" for signal <mm2s_prmry_resetn>.
    Set property "equivalent_register_removal = no" for signal <mm2s_prmry_resetn>.
    Set property "KEEP = TRUE" for signal <mm2s_dm_prmry_resetn>.
    Set property "equivalent_register_removal = no" for signal <mm2s_dm_prmry_resetn>.
    Set property "KEEP = TRUE" for signal <mm2s_axis_resetn>.
    Set property "equivalent_register_removal = no" for signal <mm2s_axis_resetn>.
    Set property "KEEP = TRUE" for signal <mm2s_axis_reset_out_n>.
    Set property "equivalent_register_removal = no" for signal <mm2s_axis_reset_out_n>.
    Set property "KEEP = TRUE" for signal <s2mm_prmry_resetn>.
    Set property "equivalent_register_removal = no" for signal <s2mm_prmry_resetn>.
    Set property "KEEP = TRUE" for signal <s2mm_dm_prmry_resetn>.
    Set property "equivalent_register_removal = no" for signal <s2mm_dm_prmry_resetn>.
    Set property "KEEP = TRUE" for signal <s2mm_axis_resetn>.
    Set property "equivalent_register_removal = no" for signal <s2mm_axis_resetn>.
    Set property "KEEP = TRUE" for signal <s2mm_axis_reset_out_n>.
    Set property "equivalent_register_removal = no" for signal <s2mm_axis_reset_out_n>.
    Set property "KEEP = TRUE" for signal <m_axi_sg_resetn>.
    Set property "equivalent_register_removal = no" for signal <m_axi_sg_resetn>.
    Set property "KEEP = TRUE" for signal <m_axi_dm_sg_resetn>.
    Set property "equivalent_register_removal = no" for signal <m_axi_dm_sg_resetn>.
WARNING:Xst:647 - Input <s_axis_s2mm_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_soft_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_all_idle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_fsize_mismatch_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_halt_cmplt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_run_stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ftch_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_rst_module.vhd" line 379: Output port <axi_sg_resetn> of the instance <GEN_RESET_FOR_MM2S.RESET_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_rst_module.vhd" line 379: Output port <axi_dm_sg_resetn> of the instance <GEN_RESET_FOR_MM2S.RESET_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <mm2s_hrd_resetn_d1>.
    Found 1-bit register for signal <mm2s_hrd_resetn>.
    Found 1-bit register for signal <s2mm_hrd_resetn_d1>.
    Found 1-bit register for signal <s2mm_hrd_resetn>.
    Found 1-bit register for signal <hrd_resetn_i>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <axi_vdma_rst_module> synthesized.

Synthesizing Unit <axi_vdma_reset>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 1
        C_INCLUDE_SG = 0
WARNING:Xst:647 - Input <m_axi_sg_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 415: Output port <prmry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 415: Output port <scndry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 415: Output port <prmry_out> of the instance <GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 437: Output port <prmry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 437: Output port <scndry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 437: Output port <prmry_out> of the instance <GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 479: Output port <prmry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 479: Output port <scndry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 479: Output port <scndry_out> of the instance <GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 501: Output port <prmry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 501: Output port <scndry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 501: Output port <prmry_out> of the instance <GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 526: Output port <prmry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 526: Output port <scndry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 526: Output port <prmry_out> of the instance <GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 548: Output port <prmry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 548: Output port <scndry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 548: Output port <prmry_out> of the instance <GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 590: Output port <prmry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 590: Output port <scndry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 590: Output port <scndry_out> of the instance <GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 612: Output port <prmry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 612: Output port <scndry_vect_out> of the instance <GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 612: Output port <prmry_out> of the instance <GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 945: Output port <prmry_vect_out> of the instance <GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 945: Output port <scndry_vect_out> of the instance <GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 945: Output port <prmry_out> of the instance <GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 1027: Output port <prmry_vect_out> of the instance <GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 1027: Output port <scndry_vect_out> of the instance <GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reset.vhd" line 1027: Output port <prmry_out> of the instance <GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <assert_sftrst_d1>.
    Found 1-bit register for signal <soft_reset_d1>.
    Found 1-bit register for signal <run_stop_d1>.
    Found 3-bit register for signal <prmry_min_count>.
    Found 1-bit register for signal <prmry_min_assert_sftrst>.
    Found 3-bit register for signal <lite_min_count>.
    Found 1-bit register for signal <lite_min_assert_sftrst>.
    Found 3-bit register for signal <axis_min_count>.
    Found 1-bit register for signal <axis_min_assert_sftrst>.
    Found 1-bit register for signal <min_assert_sftrst>.
    Found 1-bit register for signal <s_soft_reset_i>.
    Found 1-bit register for signal <halt_i>.
    Found 1-bit register for signal <prmry_resetn_i>.
    Found 1-bit register for signal <halt_reset>.
    Found 1-bit register for signal <s_soft_reset_i_d1>.
    Found 3-bit adder for signal <prmry_min_count[2]_GND_14_o_add_1_OUT> created at line 1241.
    Found 3-bit adder for signal <lite_min_count[2]_GND_14_o_add_8_OUT> created at line 1241.
    Found 3-bit adder for signal <axis_min_count[2]_GND_14_o_add_15_OUT> created at line 1241.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <axi_vdma_reset> synthesized.

Synthesizing Unit <axi_vdma_cdc_1>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cdc.vhd".
        C_CDC_TYPE = 0
        C_RESET_STATE = 0
        C_VECTOR_WIDTH = 1
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_d1>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_d3>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_re>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_s_h>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_s_h_d1>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_s_h_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_s_h_d3>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_in_s_h>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_d1>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_d3>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_re>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_s_h>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_s_h_d1>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_s_h_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_s_h_d3>.
    Found 1-bit register for signal <p_vect_in_d1>.
    Found 1-bit register for signal <s_vect_out_d1>.
    Found 1-bit register for signal <s_vect_out_d2>.
    Found 1-bit register for signal <s_vect_in_d1>.
    Found 1-bit register for signal <p_vect_out_d1>.
    Found 1-bit register for signal <p_vect_out_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_in_s_h>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <axi_vdma_cdc_1> synthesized.

Synthesizing Unit <axi_vdma_cdc_2>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cdc.vhd".
        C_CDC_TYPE = 1
        C_RESET_STATE = 0
        C_VECTOR_WIDTH = 1
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.s_level_out_d1>.
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.s_level_out_d2>.
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.s_level_in_d1>.
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.p_level_out_d1>.
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.p_level_out_d2>.
    Found 1-bit register for signal <p_vect_in_d1>.
    Found 1-bit register for signal <s_vect_out_d1>.
    Found 1-bit register for signal <s_vect_out_d2>.
    Found 1-bit register for signal <s_vect_in_d1>.
    Found 1-bit register for signal <p_vect_out_d1>.
    Found 1-bit register for signal <p_vect_out_d2>.
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.p_level_in_d1>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <axi_vdma_cdc_2> synthesized.

Synthesizing Unit <axi_vdma_reg_if>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd".
        C_INCLUDE_MM2S = 1
        C_INCLUDE_S2MM = 0
        C_INCLUDE_SG = 0
        C_ENABLE_VIDPRMTR_READS = 1
        C_TOTAL_NUM_REGISTER = 59
        C_PRMRY_IS_ACLK_ASYNC = 1
        C_S_AXI_LITE_ADDR_WIDTH = 32
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_VERSION_MAJOR = "0101"
        C_VERSION_MINOR = "00000000"
        C_VERSION_REVISION = "1010"
        C_REVISION_NUMBER = "Build Number: O87"
WARNING:Xst:647 - Input <s2mm_ip2axi_rddata<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_ip2axi_frame_ptr_ref<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_ip2axi_frame_store<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_s2mm_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_hrd_resetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_ip2axi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_ip2axi_introut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 393: Output port <axi2ip_wraddr> of the instance <GEN_AXI_LITE_IF.AXI_LITE_IF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 485: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 509: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 509: Output port <prmry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 509: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 533: Output port <scndry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 533: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 556: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 556: Output port <prmry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 579: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 579: Output port <prmry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 579: Output port <scndry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 601: Output port <prmry_vect_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 601: Output port <prmry_out> of the instance <GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 1135: Output port <prmry_vect_out> of the instance <GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 1135: Output port <scndry_vect_out> of the instance <GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 1135: Output port <prmry_out> of the instance <GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 1169: Output port <prmry_vect_out> of the instance <GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 1169: Output port <scndry_vect_out> of the instance <GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 1169: Output port <prmry_out> of the instance <GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 1204: Output port <prmry_vect_out> of the instance <GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 1204: Output port <scndry_vect_out> of the instance <GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_if.vhd" line 1204: Output port <prmry_out> of the instance <GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 's2mm_rddata', unconnected in block 'axi_vdma_reg_if', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 's2mm_frame_ptr_ref', unconnected in block 'axi_vdma_reg_if', is tied to its initial value (00000).
WARNING:Xst:2935 - Signal 's2mm_frame_store', unconnected in block 'axi_vdma_reg_if', is tied to its initial value (00000).
    Found 1-bit register for signal <delay_rden>.
    Found 1-bit register for signal <delayed_rden>.
    Found 1-bit register for signal <delayed_mm2s_axi2ip_wren_d1>.
    Found 1-bit register for signal <delayed_wren>.
    Found 1-bit register for signal <ip2axi_wrack>.
    Found 1-bit register for signal <s_h_mm2s_rddata_valid>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <axi_vdma_reg_if> synthesized.

Synthesizing Unit <axi_vdma_lite_if>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_lite_if.vhd".
        C_NUM_CE = 59
        C_S_AXI_LITE_ADDR_WIDTH = 32
        C_S_AXI_LITE_DATA_WIDTH = 32
    Register <arvalid_re_d1> equivalent to <arready_i> has been removed
    Found 32-bit register for signal <awaddr>.
    Found 1-bit register for signal <wvalid>.
    Found 32-bit register for signal <wdata>.
    Found 1-bit register for signal <arvalid>.
    Found 32-bit register for signal <araddr>.
    Found 1-bit register for signal <awvalid_d1>.
    Found 1-bit register for signal <awready_i>.
    Found 1-bit register for signal <write_in_progress>.
    Found 1-bit register for signal <wr_addr_cap>.
    Found 1-bit register for signal <wvalid_d1>.
    Found 1-bit register for signal <wready_i>.
    Found 1-bit register for signal <wr_data_cap>.
    Found 32-bit register for signal <axi2ip_wraddr_i>.
    Found 32-bit register for signal <axi2ip_wrdata_i>.
    Found 1-bit register for signal <addr_data_cap_d1>.
    Found 59-bit register for signal <axi2ip_wrce>.
    Found 32-bit register for signal <axi2ip_wrdata>.
    Found 1-bit register for signal <axi2ip_wren>.
    Found 32-bit register for signal <axi2ip_wraddr>.
    Found 1-bit register for signal <bvalid_i>.
    Found 1-bit register for signal <rst_wvalid_re>.
    Found 1-bit register for signal <arvalid_d1>.
    Found 1-bit register for signal <arready_i>.
    Found 1-bit register for signal <read_in_progress>.
    Found 32-bit register for signal <axi2ip_rdaddr_i>.
    Found 32-bit register for signal <axi2ip_rdaddr>.
    Found 1-bit register for signal <axi2ip_rden>.
    Found 59-bit register for signal <axi2ip_rdce>.
    Found 32-bit register for signal <s_axi_lite_rdata>.
    Found 1-bit register for signal <s_axi_lite_rvalid_i>.
    Found 1-bit register for signal <rst_rvalid_re>.
    Found 1-bit register for signal <awvalid>.
    Summary:
	inferred 458 D-type flip-flop(s).
	inferred 118 Multiplexer(s).
Unit <axi_vdma_lite_if> synthesized.

Synthesizing Unit <axi_vdma_cdc_3>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cdc.vhd".
        C_CDC_TYPE = 0
        C_RESET_STATE = 0
        C_VECTOR_WIDTH = 32
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_d1>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_d3>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_re>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_s_h>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_s_h_d1>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_s_h_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_s_h_d3>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_in_s_h>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_d1>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_d3>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_re>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_s_h>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_s_h_d1>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_s_h_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_s_h_d3>.
    Found 32-bit register for signal <p_vect_in_d1>.
    Found 32-bit register for signal <s_vect_out_d1>.
    Found 32-bit register for signal <s_vect_out_d2>.
    Found 32-bit register for signal <s_vect_in_d1>.
    Found 32-bit register for signal <p_vect_out_d1>.
    Found 32-bit register for signal <p_vect_out_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_in_s_h>.
    Summary:
	inferred 210 D-type flip-flop(s).
Unit <axi_vdma_cdc_3> synthesized.

Synthesizing Unit <axi_vdma_cdc_4>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cdc.vhd".
        C_CDC_TYPE = 1
        C_RESET_STATE = 0
        C_VECTOR_WIDTH = 5
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.s_level_out_d1>.
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.s_level_out_d2>.
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.s_level_in_d1>.
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.p_level_out_d1>.
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.p_level_out_d2>.
    Found 5-bit register for signal <p_vect_in_d1>.
    Found 5-bit register for signal <s_vect_out_d1>.
    Found 5-bit register for signal <s_vect_out_d2>.
    Found 5-bit register for signal <s_vect_in_d1>.
    Found 5-bit register for signal <p_vect_out_d1>.
    Found 5-bit register for signal <p_vect_out_d2>.
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.p_level_in_d1>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <axi_vdma_cdc_4> synthesized.

Synthesizing Unit <axi_vdma_intrpt>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_intrpt.vhd".
        C_INCLUDE_CH1 = 1
        C_INCLUDE_CH2 = 0
        C_INCLUDE_DLYTMR = 1
        C_DLYTMR_RESOLUTION = 125
WARNING:Xst:647 - Input <ch2_irqdelay<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ch2_irqthresh<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_ch2_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axi_ch2_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ch2_irqthresh_decr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ch2_irqthresh_rstdsbl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ch2_dlyirq_dsble> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ch2_irqdelay_wren> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ch2_irqthresh_wren> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ch2_packet_sof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ch2_packet_eof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ch1_ioc_irq_set_i>.
    Found 7-bit register for signal <ch1_dly_fast_cnt>.
    Found 1-bit register for signal <ch1_dly_fast_incr>.
    Found 8-bit register for signal <ch1_delay_count>.
    Found 1-bit register for signal <ch1_dly_irq_set_i>.
    Found 1-bit register for signal <ch1_delay_cnt_en>.
    Found 8-bit register for signal <ch1_thresh_count>.
    Found 8-bit adder for signal <ch1_delay_count[7]_GND_497_o_add_15_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_497_o_GND_497_o_sub_2_OUT<7:0>> created at line 1308.
    Found 7-bit subtractor for signal <GND_497_o_GND_497_o_sub_10_OUT<6:0>> created at line 1308.
    Found 8-bit comparator equal for signal <ch1_irqdelay[7]_ch1_delay_count[7]_equal_15_o> created at line 380
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <axi_vdma_intrpt> synthesized.

Synthesizing Unit <axi_vdma_reg_module>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_module.vhd".
        C_TOTAL_NUM_REGISTER = 59
        C_INCLUDE_SG = 0
        C_CHANNEL_IS_MM2S = 1
        C_ENABLE_FLUSH_ON_FSYNC = 0
        C_ENABLE_VIDPRMTR_READS = 1
        C_NUM_FSTORES = 3
        C_LINEBUFFER_THRESH = 512
        C_GENLOCK_MODE = 0
        C_S_AXI_LITE_ADDR_WIDTH = 32
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXI_ADDR_WIDTH = 32
WARNING:Xst:647 - Input <axi2ip_wrce<58:39>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi2ip_wrce<19:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi2ip_wrce<9:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <ptr_ref_i>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <axi_vdma_reg_module> synthesized.

Synthesizing Unit <axi_vdma_register>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_register.vhd".
        C_NUM_REGISTERS = 8
        C_NUM_FSTORES = 3
        C_LINEBUFFER_THRESH = 512
        C_INCLUDE_SG = 0
        C_GENLOCK_MODE = 0
        C_ENABLE_FLUSH_ON_FSYNC = 0
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_M_AXI_SG_ADDR_WIDTH = 32
WARNING:Xst:647 - Input <axi2ip_wrce<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ftch_error_addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <new_curdesc<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idle_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idle_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ftch_slverr_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ftch_decerr_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <update_curdesc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <dmacr_i<30>>.
    Found 1-bit register for signal <dmacr_i<29>>.
    Found 1-bit register for signal <dmacr_i<28>>.
    Found 1-bit register for signal <dmacr_i<27>>.
    Found 1-bit register for signal <dmacr_i<26>>.
    Found 1-bit register for signal <dmacr_i<25>>.
    Found 1-bit register for signal <dmacr_i<24>>.
    Found 1-bit register for signal <irqdelay_wren_i>.
    Found 1-bit register for signal <dmacr_i<23>>.
    Found 1-bit register for signal <dmacr_i<22>>.
    Found 1-bit register for signal <dmacr_i<21>>.
    Found 1-bit register for signal <dmacr_i<20>>.
    Found 1-bit register for signal <dmacr_i<19>>.
    Found 1-bit register for signal <dmacr_i<18>>.
    Found 1-bit register for signal <dmacr_i<17>>.
    Found 1-bit register for signal <dmacr_i<16>>.
    Found 1-bit register for signal <irqthresh_wren_i>.
    Found 1-bit register for signal <reset_counts>.
    Found 1-bit register for signal <dmacr_i<15>>.
    Found 1-bit register for signal <dmacr_i<14>>.
    Found 1-bit register for signal <dmacr_i<13>>.
    Found 1-bit register for signal <dmacr_i<12>>.
    Found 1-bit register for signal <dmacr_i<11>>.
    Found 1-bit register for signal <dmacr_i<10>>.
    Found 1-bit register for signal <dmacr_i<9>>.
    Found 1-bit register for signal <dmacr_i<8>>.
    Found 1-bit register for signal <dmacr_i<7>>.
    Found 1-bit register for signal <dmacr_i<6>>.
    Found 1-bit register for signal <dmacr_i<5>>.
    Found 1-bit register for signal <dmacr_i<4>>.
    Found 1-bit register for signal <dmacr_i<2>>.
    Found 1-bit register for signal <dmacr_i<1>>.
    Found 1-bit register for signal <dmacr_i<0>>.
    Found 1-bit register for signal <halted>.
    Found 1-bit register for signal <dma_interr>.
    Found 1-bit register for signal <dma_slverr>.
    Found 1-bit register for signal <dma_decerr>.
    Found 1-bit register for signal <ioc_irq>.
    Found 1-bit register for signal <dly_irq>.
    Found 1-bit register for signal <error_d1>.
    Found 1-bit register for signal <err_irq>.
    Found 1-bit register for signal <introut>.
    Found 5-bit register for signal <frm_store>.
    Found 1-bit register for signal <error_frmstore_set>.
    Found 32-bit register for signal <reg_index_i>.
    Found 6-bit register for signal <num_frame_store_i>.
    Found 17-bit register for signal <linebuf_threshold_i>.
    Found 1-bit register for signal <dmacr_i<31>>.
    Found 8-bit comparator not equal for signal <n0030> created at line 402
    Found 8-bit comparator not equal for signal <n0070> created at line 457
    Summary:
	inferred 104 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <axi_vdma_register> synthesized.

Synthesizing Unit <axi_vdma_regdirect>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_regdirect.vhd".
        C_NUM_REGISTERS = 19
        C_NUM_FSTORES = 3
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_M_AXI_ADDR_WIDTH = 32
WARNING:Xst:647 - Input <axi2ip_wrce<6:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_index<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dmasr_halt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <regdir_idle_i>.
    Found 13-bit register for signal <reg_module_vsize>.
    Found 1-bit register for signal <prmtr_updt_complete_i>.
    Found 16-bit register for signal <reg_module_hsize>.
    Found 5-bit register for signal <reg_module_frmdly>.
    Found 16-bit register for signal <reg_module_strid>.
    Found 32-bit register for signal <reg_module_start_address1_i>.
    Found 32-bit register for signal <reg_module_start_address2_i>.
    Found 32-bit register for signal <reg_module_start_address3_i>.
    Found 1-bit register for signal <run_stop_d1>.
    Summary:
	inferred 149 D-type flip-flop(s).
Unit <axi_vdma_regdirect> synthesized.

Synthesizing Unit <axi_vdma_reg_mux>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_reg_mux.vhd".
        C_TOTAL_NUM_REGISTER = 59
        C_INCLUDE_SG = 0
        C_CHANNEL_IS_MM2S = 1
        C_NUM_FSTORES = 3
        C_ENABLE_VIDPRMTR_READS = 1
        C_S_AXI_LITE_ADDR_WIDTH = 32
        C_S_AXI_LITE_DATA_WIDTH = 32
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXI_ADDR_WIDTH = 32
WARNING:Xst:647 - Input <axi2ip_rdaddr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <curdesc_lsb<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <curdesc_msb<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <taildesc_lsb<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <taildesc_msb<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address4<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address5<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address6<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address7<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address8<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address9<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address10<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address11<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address12<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address13<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address14<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address15<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address16<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address17<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address18<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address19<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address20<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address21<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address22<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address23<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address24<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address25<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address26<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address27<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address28<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address29<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address30<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address31<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_module_start_address32<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <axi_vdma_reg_mux> synthesized.

Synthesizing Unit <axi_vdma_mngr>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mngr.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 0
        C_PRMY_CMDFIFO_DEPTH = 4
        C_INCLUDE_SF = 0
        C_USE_FSYNC = 0
        C_ENABLE_FLUSH_ON_FSYNC = 0
        C_NUM_FSTORES = 3
        C_GENLOCK_MODE = 0
        C_GENLOCK_NUM_MASTERS = 1
        C_GENLOCK_REPEAT_EN = 0
        C_INTERNAL_GENLOCK_ENABLE = 0
        C_EXTEND_DM_COMMAND = 0
        C_INCLUDE_SG = 0
        C_M_AXI_SG_ADDR_WIDTH = 32
        C_M_AXIS_SG_TDATA_WIDTH = 32
        C_M_AXI_ADDR_WIDTH = 32
        C_DM_STATUS_WIDTH = 8
        C_INCLUDE_MM2S = 1
        C_INCLUDE_S2MM = 0
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <m_axis_ftch_tdata<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sync_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_ftch_tvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_ftch_tlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mngr.vhd" line 1263: Output port <tag> of the instance <I_CMDSTS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mngr.vhd" line 1263: Output port <lsize_mismatch_err> of the instance <I_CMDSTS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mngr.vhd" line 1263: Output port <done> of the instance <I_CMDSTS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mngr.vhd" line 1346: Output port <crnt_frmdly> of the instance <VIDEO_REG_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mngr.vhd" line 1346: Output port <ftch_complete_clr> of the instance <VIDEO_REG_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mngr.vhd" line 1400: Output port <slv_frame_ref_out> of the instance <VIDEO_GENLOCK_I> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <num_fstore_minus1>.
    Found 1-bit register for signal <valid_frame_sync>.
    Found 1-bit register for signal <tstvect_fsync_d1>.
    Found 5-bit register for signal <tstvect_frame>.
    Found 5-bit register for signal <frame_number_i>.
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <error_d1>.
    Found 1-bit register for signal <tstvect_error>.
    Found 1-bit register for signal <initial_frame>.
    Found 5-bit adder for signal <frame_number_i[4]_GND_502_o_add_8_OUT> created at line 1241.
    Found 5-bit subtractor for signal <num_fstore_minus1_cmb<4:0>> created at line 520.
    Found 5-bit comparator equal for signal <num_fstore_minus1[4]_frame_number_i[4]_equal_8_o> created at line 1024
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <axi_vdma_mngr> synthesized.

Synthesizing Unit <axi_vdma_sm>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sm.vhd".
        C_INCLUDE_SF = 0
        C_USE_FSYNC = 0
        C_ENABLE_FLUSH_ON_FSYNC = 0
        C_M_AXI_ADDR_WIDTH = 32
        C_EXTEND_DM_COMMAND = 0
        C_PRMY_CMDFIFO_DEPTH = 4
        C_INCLUDE_MM2S = 1
        C_INCLUDE_S2MM = 0
WARNING:Xst:647 - Input <all_lines_xfred> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <all_lasts_rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <frame_sync_d2>.
    Found 1-bit register for signal <frame_sync_d3>.
    Found 1-bit register for signal <frame_sync_reg>.
    Found 1-bit register for signal <axis_data_available>.
    Found 3-bit register for signal <dmacntrl_cs>.
    Found 32-bit register for signal <extend_crnt_stride>.
    Found 32-bit register for signal <dm_address>.
    Found 13-bit register for signal <vert_count>.
    Found 16-bit register for signal <horz_count>.
    Found 1-bit register for signal <zero_hsize_err>.
    Found 1-bit register for signal <zero_vsize_err>.
    Found 1-bit register for signal <cmnd_wr_i>.
    Found 72-bit register for signal <cmnd_data>.
    Found 8-bit register for signal <cmnds_queued>.
    Found 1-bit register for signal <frame_sync_d1>.
    Found finite state machine <FSM_0> for signal <dmacntrl_cs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 10                                             |
    | Outputs            | 3                                              |
    | Clock              | prmry_aclk (rising_edge)                       |
    | Reset              | prmry_resetn_INV_200_o (positive)              |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <dm_address[31]_extend_crnt_stride[31]_add_18_OUT> created at line 591.
    Found 8-bit adder for signal <cmnds_queued[7]_GND_503_o_add_36_OUT> created at line 1241.
    Found 13-bit subtractor for signal <GND_503_o_GND_503_o_sub_24_OUT<12:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_503_o_GND_503_o_sub_38_OUT<7:0>> created at line 1308.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_vdma_sm> synthesized.

Synthesizing Unit <axi_vdma_cmdsts_if>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cmdsts_if.vhd".
        C_M_AXI_ADDR_WIDTH = 32
        C_DM_STATUS_WIDTH = 8
        C_ENABLE_FLUSH_ON_FSYNC = 0
WARNING:Xst:647 - Input <crnt_hsize<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_sts_tkeep<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <halt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 72-bit register for signal <s_axis_cmd_tdata>.
    Found 1-bit register for signal <cmnd_pending>.
    Found 1-bit register for signal <sts_tready>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <slverr_i>.
    Found 1-bit register for signal <decerr_i>.
    Found 1-bit register for signal <interr_i>.
    Found 4-bit register for signal <tag>.
    Found 1-bit register for signal <error_i>.
    Found 1-bit register for signal <s_axis_cmd_tvalid>.
    Summary:
	inferred  84 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_vdma_cmdsts_if> synthesized.

Synthesizing Unit <axi_vdma_sts_mngr>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sts_mngr.vhd".
WARNING:Xst:647 - Input <stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <datamover_idle>.
    Found 1-bit register for signal <halted_set_i>.
    Found 1-bit register for signal <halted_clr>.
    Found 1-bit register for signal <ftch_idle_d1>.
    Found 1-bit register for signal <all_idle>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_vdma_sts_mngr> synthesized.

Synthesizing Unit <axi_vdma_vidreg_module>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vidreg_module.vhd".
        C_INCLUDE_SG = 0
        C_NUM_FSTORES = 3
        C_ADDR_WIDTH = 32
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <num_fstore_minus1<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <desc_strtaddress<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <desc_vsize<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <desc_hsize<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <desc_stride<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <desc_frmdly<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <run_stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ftch_idle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tailpntr_updated> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <desc_data_wren> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <video_prmtrs_valid_i>.
    Found 1-bit register for signal <parameter_update>.
    Found 1-bit register for signal <video_reg_updated>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <axi_vdma_vidreg_module> synthesized.

Synthesizing Unit <axi_vdma_vregister>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vregister.vhd".
        C_NUM_FSTORES = 3
        C_ADDR_WIDTH = 32
    Found 16-bit register for signal <hsize_vid>.
    Found 16-bit register for signal <stride_vid>.
    Found 5-bit register for signal <frmdly_vid>.
    Found 32-bit register for signal <start_address_vid<0>>.
    Found 32-bit register for signal <start_address_vid<1>>.
    Found 32-bit register for signal <start_address_vid<2>>.
    Found 13-bit register for signal <vsize_vid>.
    Summary:
	inferred 146 D-type flip-flop(s).
Unit <axi_vdma_vregister> synthesized.

Synthesizing Unit <axi_vdma_vaddrreg_mux>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vaddrreg_mux.vhd".
        C_NUM_FSTORES = 3
        C_ADDR_WIDTH = 32
    Found 32-bit register for signal <crnt_start_address_d2>.
    Found 32-bit register for signal <crnt_start_address_d1>.
    Found 32-bit 3-to-1 multiplexer for signal <crnt_start_address_i> created at line 235.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_vdma_vaddrreg_mux> synthesized.

Synthesizing Unit <axi_vdma_genlock_mngr>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_genlock_mngr.vhd".
        C_GENLOCK_MODE = 0
        C_GENLOCK_NUM_MASTERS = 1
        C_INTERNAL_GENLOCK_ENABLE = 0
        C_NUM_FSTORES = 3
WARNING:Xst:647 - Input <mstr_in_control<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <frame_ptr_in<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <internal_frame_ptr_in<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <genlock_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_genlock_mngr.vhd" line 727: Output port <binary_out> of the instance <GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <mstr_reverse_order_d1>.
    Found 1-bit register for signal <mstr_reverse_order_d2>.
    Found 5-bit register for signal <reg_raw_frame_ptr>.
    Found 5-bit register for signal <binary_frame_ptr>.
    Found 6-bit register for signal <frame_ptr_out>.
    Found 1-bit register for signal <mstrfrm_tstsync_d1>.
    Found 1-bit register for signal <mstrfrm_tstsync_d2>.
    Found 1-bit register for signal <mstrfrm_tstsync_d3>.
    Found 1-bit register for signal <mstrfrm_tstsync_d4>.
    Found 1-bit register for signal <mstr_reverse_order>.
    Found 5-bit subtractor for signal <rvc_frame_ref_in> created at line 280.
    Found 5-bit comparator equal for signal <num_fstore_minus1[4]_mstr_frame_ref_in[4]_equal_3_o> created at line 595
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <axi_vdma_genlock_mngr> synthesized.

Synthesizing Unit <axi_vdma_greycoder>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_greycoder.vhd".
        C_DWIDTH = 5
    Summary:
Unit <axi_vdma_greycoder> synthesized.

Synthesizing Unit <axi_vdma_fsync_gen>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_fsync_gen.vhd".
        C_USE_FSYNC = 0
        C_SOF_ENABLE = 0
WARNING:Xst:647 - Input <fsync_src_select<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tuser_fsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <othrchnl_fsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <GEN_FREE_RUN_MODE.all_idle_d2>.
    Found 1-bit register for signal <GEN_FREE_RUN_MODE.frame_sync_i>.
    Found 1-bit register for signal <GEN_FREE_RUN_MODE.mask_fsync_out_i>.
    Found 1-bit register for signal <GEN_FREE_RUN_MODE.frame_sync_aligned>.
    Found 1-bit register for signal <frame_sync_out>.
    Found 1-bit register for signal <prmtr_update>.
    Found 1-bit register for signal <GEN_FREE_RUN_MODE.all_idle_d1>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <axi_vdma_fsync_gen> synthesized.

Synthesizing Unit <axi_vdma_vid_cdc>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd".
        C_PRMRY_IS_ACLK_ASYNC = 1
        C_GENLOCK_MSTR_PTR_DWIDTH = 6
        C_GENLOCK_SLVE_PTR_DWIDTH = 6
        C_INTERNAL_GENLOCK_ENABLE = 0
WARNING:Xst:647 - Input <othrchnl2cdc_frame_ptr_out<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 280: Output port <prmry_vect_out> of the instance <GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 280: Output port <scndry_vect_out> of the instance <GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 280: Output port <prmry_out> of the instance <GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 360: Output port <prmry_vect_out> of the instance <GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 360: Output port <scndry_vect_out> of the instance <GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 360: Output port <scndry_out> of the instance <GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 385: Output port <prmry_vect_out> of the instance <GEN_CDC_FOR_ASYNC.SOF_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 385: Output port <scndry_vect_out> of the instance <GEN_CDC_FOR_ASYNC.SOF_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 385: Output port <scndry_out> of the instance <GEN_CDC_FOR_ASYNC.SOF_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 413: Output port <prmry_vect_out> of the instance <GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 413: Output port <scndry_vect_out> of the instance <GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 413: Output port <scndry_out> of the instance <GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 438: Output port <prmry_vect_out> of the instance <GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 438: Output port <scndry_vect_out> of the instance <GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 438: Output port <prmry_out> of the instance <GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 462: Output port <prmry_vect_out> of the instance <GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 462: Output port <scndry_vect_out> of the instance <GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_vid_cdc.vhd" line 462: Output port <prmry_out> of the instance <GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <s_fsync_d2>.
    Found 6-bit register for signal <frame_ptr_in_d1>.
    Found 6-bit register for signal <cdc2dmac_frame_ptr_in>.
    Found 6-bit register for signal <frame_ptr_out_d1>.
    Found 6-bit register for signal <cdc2top_frame_ptr_out>.
    Found 1-bit register for signal <s_fsync_d1>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <axi_vdma_vid_cdc> synthesized.

Synthesizing Unit <axi_vdma_cdc_5>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cdc.vhd".
        C_CDC_TYPE = 0
        C_RESET_STATE = 0
        C_VECTOR_WIDTH = 6
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_d1>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_d3>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_re>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_s_h>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_s_h_d1>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_s_h_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_s_h_d3>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_in_s_h>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_d1>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_d3>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_re>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_out_s_h>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_s_h_d1>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_s_h_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.s_pulse_out_s_h_d3>.
    Found 6-bit register for signal <p_vect_in_d1>.
    Found 6-bit register for signal <s_vect_out_d1>.
    Found 6-bit register for signal <s_vect_out_d2>.
    Found 6-bit register for signal <s_vect_in_d1>.
    Found 6-bit register for signal <p_vect_out_d1>.
    Found 6-bit register for signal <p_vect_out_d2>.
    Found 1-bit register for signal <GENERATE_PULSE_CDC.p_pulse_in_s_h>.
    Summary:
	inferred  54 D-type flip-flop(s).
Unit <axi_vdma_cdc_5> synthesized.

Synthesizing Unit <axi_vdma_sof_gen>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_sof_gen.vhd".
    Found 1-bit register for signal <s_valid_d1>.
    Found 1-bit register for signal <hold_sof>.
    Found 1-bit register for signal <s_valid>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <axi_vdma_sof_gen> synthesized.
WARNING:Xst:2972 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 891. All outputs of instance <GEN_FOR_ASYNC.STOP_CDC_I> of block <axi_vdma_cdc> are unconnected in block <axi_vdma_mm2s_linebuf>. Underlying logic will be removed.

Synthesizing Unit <axi_vdma_mm2s_linebuf>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd".
        C_DATA_WIDTH = 32
        C_INCLUDE_MM2S_SF = 0
        C_MM2S_SOF_ENABLE = 0
        C_M_AXIS_MM2S_TUSER_BITS = 1
        C_TOPLVL_LINEBUFFER_DEPTH = 1024
        C_LINEBUFFER_DEPTH = 512
        C_LINEBUFFER_AE_THRESH = 512
        C_PRMRY_IS_ACLK_ASYNC = 1
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <linebuf_threshold<16:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <linebuf_threshold<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmdsts_idle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 458: Output port <AFIFO_Wr_count> of the instance <GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 458: Output port <AFIFO_Rd_count> of the instance <GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 458: Output port <AFIFO_Corr_Rd_count_minus1> of the instance <GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 458: Output port <AFIFO_DValid> of the instance <GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 458: Output port <AFIFO_Almost_full> of the instance <GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 458: Output port <AFIFO_Almost_empty> of the instance <GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 458: Output port <AFIFO_Rd_ack> of the instance <GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 845: Output port <prmry_vect_out> of the instance <GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 845: Output port <scndry_vect_out> of the instance <GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 845: Output port <prmry_out> of the instance <GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 868: Output port <scndry_vect_out> of the instance <GEN_FOR_ASYNC.VERT_CNT_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 868: Output port <prmry_out> of the instance <GEN_FOR_ASYNC.VERT_CNT_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 891: Output port <prmry_vect_out> of the instance <GEN_FOR_ASYNC.STOP_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 891: Output port <scndry_vect_out> of the instance <GEN_FOR_ASYNC.STOP_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 891: Output port <scndry_out> of the instance <GEN_FOR_ASYNC.STOP_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 915: Output port <scndry_vect_out> of the instance <GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_mm2s_linebuf.vhd" line 915: Output port <scndry_out> of the instance <GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <m_axis_tlast_d1>.
    Found 1-bit register for signal <m_axis_tvalid_d1>.
    Found 1-bit register for signal <m_axis_tready_d1>.
    Found 13-bit register for signal <vsize_counter>.
    Found 1-bit register for signal <all_lines_xfred>.
    Found 1-bit register for signal <m_skid_reset>.
    Found 1-bit register for signal <fifo_almost_empty_reg>.
    Found 13-bit subtractor for signal <GND_588_o_GND_588_o_sub_8_OUT<12:0>> created at line 1308.
    Found 10-bit comparator lessequal for signal <n0017> created at line 568
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <axi_vdma_mm2s_linebuf> synthesized.

Synthesizing Unit <axi_vdma_afifo_autord>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_afifo_autord.vhd".
        C_DWIDTH = 37
        C_DEPTH = 512
        C_CNT_WIDTH = 10
        C_USE_BLKMEM = 1
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_afifo_autord.vhd" line 325: Output port <Rd_err> of the instance <I_ASYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_afifo_autord.vhd" line 325: Output port <Wr_ack> of the instance <I_ASYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_afifo_autord.vhd" line 325: Output port <Wr_err> of the instance <I_ASYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <hold_ff_q>.
    Found 31-bit adder for signal <rd_count_int[30]_GND_589_o_add_7_OUT> created at line 465.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <axi_vdma_afifo_autord> synthesized.

Synthesizing Unit <async_fifo_fg>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd".
        C_ALLOW_2N_DEPTH = 1
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 37
        C_ENABLE_RLOCS = 0
        C_FIFO_DEPTH = 512
        C_HAS_ALMOST_EMPTY = 1
        C_HAS_ALMOST_FULL = 1
        C_HAS_RD_ACK = 1
        C_HAS_RD_COUNT = 1
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_COUNT = 1
        C_HAS_WR_ERR = 0
        C_RD_ACK_LOW = 0
        C_RD_COUNT_WIDTH = 9
        C_RD_ERR_LOW = 0
        C_USE_BLOCKMEM = 1
        C_WR_ACK_LOW = 0
        C_WR_COUNT_WIDTH = 9
        C_WR_ERR_LOW = 0
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v8_3.fifo_generator_v8_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM>.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <S_AXI_BID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <S_AXI_BRESP> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <S_AXI_BUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_AWID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_AWADDR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_AWLEN> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_AWSIZE> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_AWBURST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_AWLOCK> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_AWCACHE> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_AWPROT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_AWQOS> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_AWREGION> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_AWUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_WID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_WDATA> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_WSTRB> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_WUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <S_AXI_RID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <S_AXI_RDATA> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <S_AXI_RRESP> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <S_AXI_RUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_ARID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_ARADDR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_ARLEN> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_ARSIZE> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_ARBURST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_ARLOCK> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_ARCACHE> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_ARPROT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_ARQOS> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_ARREGION> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_ARUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXIS_TDATA> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXIS_TSTRB> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXIS_TKEEP> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXIS_TID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXIS_TDEST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXIS_TUSER> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_AW_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_AW_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_AW_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_W_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_W_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_W_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_B_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_B_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_B_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_AR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_AR_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_AR_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_R_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_R_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_R_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXIS_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXIS_WR_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXIS_RD_DATA_COUNT> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <PROG_FULL> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <PROG_EMPTY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <S_AXI_AWREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <S_AXI_WREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <S_AXI_BVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_AWVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_WLAST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_WVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_BREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <S_AXI_ARREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <S_AXI_RLAST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <S_AXI_RVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_ARVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXI_RREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <S_AXIS_TREADY> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXIS_TVALID> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <M_AXIS_TLAST> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_AW_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_AW_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_AW_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_AW_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_W_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_W_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_W_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_W_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_B_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_B_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_B_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_B_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_AR_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_AR_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_AR_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_AR_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_R_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_R_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_R_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXI_R_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXIS_SBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXIS_DBITERR> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXIS_OVERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 1344: Output port <AXIS_UNDERFLOW> of the instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <async_fifo_fg> synthesized.

Synthesizing Unit <axi_vdma_skid_buf>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_skid_buf.vhd".
        C_WDATA_WIDTH = 32
        C_TUSER_WIDTH = 1
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 32-bit register for signal <sig_data_skid_reg>.
    Found 4-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 1-bit register for signal <sig_user_skid_reg>.
    Found 32-bit register for signal <sig_data_reg_out>.
    Found 4-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_user_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 4-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred  87 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_vdma_skid_buf> synthesized.

Synthesizing Unit <axi_vdma_cdc_6>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cdc.vhd".
        C_CDC_TYPE = 1
        C_RESET_STATE = 0
        C_VECTOR_WIDTH = 13
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.s_level_out_d1>.
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.s_level_out_d2>.
    Found 13-bit register for signal <p_vect_in_d1>.
    Found 13-bit register for signal <s_vect_out_d1>.
    Found 13-bit register for signal <s_vect_out_d2>.
    Found 13-bit register for signal <s_vect_in_d1>.
    Found 13-bit register for signal <p_vect_out_d1>.
    Found 13-bit register for signal <p_vect_out_d2>.
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.p_level_in_d1>.
    WARNING:Xst:2404 -  FFs/Latches <GENERATE_LEVEL_CDC.s_level_in_d1<0:0>> (without init value) have a constant value of 0 in block <axi_vdma_cdc_6>.
    WARNING:Xst:2404 -  FFs/Latches <GENERATE_LEVEL_CDC.p_level_out_d1<0:0>> (without init value) have a constant value of 0 in block <axi_vdma_cdc_6>.
    WARNING:Xst:2404 -  FFs/Latches <GENERATE_LEVEL_CDC.p_level_out_d2<0:0>> (without init value) have a constant value of 0 in block <axi_vdma_cdc_6>.
    Summary:
	inferred  81 D-type flip-flop(s).
Unit <axi_vdma_cdc_6> synthesized.

Synthesizing Unit <axi_vdma_cdc_7>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_vdma_v5_00_a/hdl/vhdl/axi_vdma_cdc.vhd".
        C_CDC_TYPE = 1
        C_RESET_STATE = 0
        C_VECTOR_WIDTH = 10
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.s_level_in_d1>.
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.p_level_out_d1>.
    Found 1-bit register for signal <GENERATE_LEVEL_CDC.p_level_out_d2>.
    Found 10-bit register for signal <p_vect_in_d1>.
    Found 10-bit register for signal <s_vect_out_d1>.
    Found 10-bit register for signal <s_vect_out_d2>.
    Found 10-bit register for signal <s_vect_in_d1>.
    Found 10-bit register for signal <p_vect_out_d1>.
    Found 10-bit register for signal <p_vect_out_d2>.
    WARNING:Xst:2404 -  FFs/Latches <GENERATE_LEVEL_CDC.p_level_in_d1<0:0>> (without init value) have a constant value of 0 in block <axi_vdma_cdc_7>.
    WARNING:Xst:2404 -  FFs/Latches <GENERATE_LEVEL_CDC.s_level_out_d1<0:0>> (without init value) have a constant value of 0 in block <axi_vdma_cdc_7>.
    WARNING:Xst:2404 -  FFs/Latches <GENERATE_LEVEL_CDC.s_level_out_d2<0:0>> (without init value) have a constant value of 0 in block <axi_vdma_cdc_7>.
    Summary:
	inferred  63 D-type flip-flop(s).
Unit <axi_vdma_cdc_7> synthesized.

Synthesizing Unit <axi_datamover>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover.vhd".
        C_INCLUDE_MM2S = 1
        C_M_AXI_MM2S_ARID = 0
        C_M_AXI_MM2S_ID_WIDTH = 4
        C_M_AXI_MM2S_ADDR_WIDTH = 32
        C_M_AXI_MM2S_DATA_WIDTH = 32
        C_M_AXIS_MM2S_TDATA_WIDTH = 32
        C_INCLUDE_MM2S_STSFIFO = 1
        C_MM2S_STSCMD_FIFO_DEPTH = 4
        C_MM2S_STSCMD_IS_ASYNC = 0
        C_INCLUDE_MM2S_DRE = 0
        C_MM2S_BURST_SIZE = 16
        C_MM2S_BTT_USED = 16
        C_MM2S_ADDR_PIPE_DEPTH = 4
        C_MM2S_INCLUDE_SF = 0
        C_INCLUDE_S2MM = 0
        C_M_AXI_S2MM_AWID = 1
        C_M_AXI_S2MM_ID_WIDTH = 4
        C_M_AXI_S2MM_ADDR_WIDTH = 32
        C_M_AXI_S2MM_DATA_WIDTH = 32
        C_S_AXIS_S2MM_TDATA_WIDTH = 32
        C_INCLUDE_S2MM_STSFIFO = 1
        C_S2MM_STSCMD_FIFO_DEPTH = 4
        C_S2MM_STSCMD_IS_ASYNC = 0
        C_INCLUDE_S2MM_DRE = 0
        C_S2MM_BURST_SIZE = 16
        C_S2MM_BTT_USED = 16
        C_S2MM_SUPPORT_INDET_BTT = 0
        C_S2MM_ADDR_PIPE_DEPTH = 4
        C_S2MM_INCLUDE_SF = 0
        C_FAMILY = "spartan6"
    Summary:
	no macro.
Unit <axi_datamover> synthesized.

Synthesizing Unit <axi_datamover_mm2s_full_wrap>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd".
        C_INCLUDE_MM2S = 1
        C_MM2S_ARID = 0
        C_MM2S_ID_WIDTH = 4
        C_MM2S_ADDR_WIDTH = 32
        C_MM2S_MDATA_WIDTH = 32
        C_MM2S_SDATA_WIDTH = 32
        C_INCLUDE_MM2S_STSFIFO = 1
        C_MM2S_STSCMD_FIFO_DEPTH = 4
        C_MM2S_STSCMD_IS_ASYNC = 0
        C_INCLUDE_MM2S_DRE = 0
        C_MM2S_BURST_SIZE = 16
        C_MM2S_BTT_USED = 16
        C_MM2S_ADDR_PIPE_DEPTH = 4
        C_TAG_WIDTH = 4
        C_INCLUDE_MM2S_GP_SF = 0
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <mm2s_cmd_wdata<71:68>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mm2s_dbg_sel<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 989: Output port <mstr2dre_tag> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 989: Output port <mstr2dre_dre_src_align> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 989: Output port <mstr2dre_dre_dest_align> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 989: Output port <mstr2dre_btt> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 989: Output port <mstr2dre_strt_offset> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 989: Output port <mstr2dre_cmd_valid> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 989: Output port <mstr2dre_drr> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 989: Output port <mstr2dre_eof> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 989: Output port <mstr2dre_cmd_cmplt> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 989: Output port <mstr2dre_calc_error> of the instance <I_MSTR_PCC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1128: Output port <mm2s_dre_src_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1128: Output port <mm2s_dre_dest_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1128: Output port <mm2s_dre_new_align> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1128: Output port <mm2s_dre_use_autodest> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1128: Output port <mm2s_dre_flush> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1128: Output port <mm2s_data2sf_cmd_cmplt> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_mm2s_full_wrap.vhd" line 1128: Output port <data2all_dcntlr_halted> of the instance <I_RD_DATA_CNTL> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_datamover_mm2s_full_wrap> synthesized.

Synthesizing Unit <axi_datamover_reset>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_reset.vhd".
        C_STSCMD_IS_ASYNC = 0
WARNING:Xst:647 - Input <secondary_awclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <secondary_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <sig_cmd_stat_rst_user_reg_n> equivalent to <sig_cmd_stat_rst_int_reg_n> has been removed
    Register <sig_stream_rst_reg_n> equivalent to <sig_cmd_stat_rst_int_reg_n> has been removed
    Register <sig_mmap_rst_reg_n> equivalent to <sig_cmd_stat_rst_int_reg_n> has been removed
    Found 1-bit register for signal <sig_cmd_stat_rst_int_reg_n>.
    Found 1-bit register for signal <sig_s_h_halt_reg>.
    Found 1-bit register for signal <sig_halt_cmplt>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <axi_datamover_reset> synthesized.

Synthesizing Unit <axi_datamover_cmd_status>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd".
        C_ADDR_WIDTH = 32
        C_INCLUDE_STSFIFO = 1
        C_STSCMD_FIFO_DEPTH = 4
        C_STSCMD_IS_ASYNC = 0
        C_CMD_WIDTH = 68
        C_STS_WIDTH = 8
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <secondary_awclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 349: Output port <fifo_wr_full> of the instance <I_CMD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 349: Output port <fifo_rd_empty> of the instance <I_CMD_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 422: Output port <fifo_wr_full> of the instance <GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_cmd_status.vhd" line 422: Output port <fifo_rd_empty> of the instance <GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_datamover_cmd_status> synthesized.

Synthesizing Unit <axi_datamover_fifo_1>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 68
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_1> synthesized.

Synthesizing Unit <srl_fifo_f_1>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 68
        C_DEPTH = 4
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_1> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_1>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 68
        C_DEPTH = 4
        C_FAMILY = "spartan6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_1> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_1>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 3
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_1> synthesized.

Synthesizing Unit <dynshreg_f_1>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 68
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_1> synthesized.

Synthesizing Unit <axi_datamover_fifo_2>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 8
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_2> synthesized.

Synthesizing Unit <srl_fifo_f_2>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 8
        C_DEPTH = 4
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_2> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_2>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 8
        C_DEPTH = 4
        C_FAMILY = "spartan6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_2> synthesized.

Synthesizing Unit <dynshreg_f_2>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 8
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_2> synthesized.

Synthesizing Unit <axi_datamover_rd_status_cntl>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rd_status_cntl.vhd".
        C_STS_WIDTH = 8
        C_TAG_WIDTH = 4
WARNING:Xst:647 - Input <calc2rsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2rsc_calc_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2rsc_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_rd_sts_interr_reg>.
    Found 1-bit register for signal <sig_rd_sts_decerr_reg>.
    Found 1-bit register for signal <sig_rd_sts_slverr_reg>.
    Found 1-bit register for signal <sig_rd_sts_okay_reg>.
    Found 1-bit register for signal <sig_rd_sts_reg_full>.
    Found 1-bit register for signal <sig_rd_sts_reg_empty>.
    Found 4-bit register for signal <sig_rd_sts_tag_reg>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <axi_datamover_rd_status_cntl> synthesized.

Synthesizing Unit <axi_datamover_pcc>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_pcc.vhd".
        C_IS_MM2S = 1
        C_DRE_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 2
        C_ADDR_WIDTH = 32
        C_STREAM_DWIDTH = 32
        C_MAX_BURST_LEN = 16
        C_CMD_WIDTH = 68
        C_TAG_WIDTH = 4
        C_BTT_USED = 16
        C_SUPPORT_INDET_BTT = 0
        C_NATIVE_XFER_WIDTH = 32
        C_STRT_SF_OFFSET_WIDTH = 1
WARNING:Xst:647 - Input <cmd2mstr_command<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_input_burst_type_reg>.
    Found 4-bit register for signal <sig_input_tag_reg>.
    Found 6-bit register for signal <sig_input_dsa_reg>.
    Found 1-bit register for signal <sig_input_drr_reg>.
    Found 1-bit register for signal <sig_input_eof_reg>.
    Found 1-bit register for signal <sig_input_reg_empty>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_calc_error_pushed>.
    Found 2-bit register for signal <sig_strbgen_addr_ireg2>.
    Found 3-bit register for signal <sig_strbgen_bytes_ireg2>.
    Found 2-bit register for signal <sig_finish_addr_offset_ireg2>.
    Found 4-bit register for signal <sig_xfer_strt_strb_ireg3>.
    Found 4-bit register for signal <sig_xfer_end_strb_ireg3>.
    Found 1-bit register for signal <sig_xfer_len_eq_0_ireg3>.
    Found 32-bit register for signal <sig_xfer_addr_reg>.
    Found 1-bit register for signal <sig_xfer_type_reg>.
    Found 8-bit register for signal <sig_xfer_len_reg>.
    Found 4-bit register for signal <sig_xfer_tag_reg>.
    Found 6-bit register for signal <sig_xfer_dsa_reg>.
    Found 1-bit register for signal <sig_xfer_drr_reg>.
    Found 1-bit register for signal <sig_xfer_eof_reg>.
    Found 4-bit register for signal <sig_xfer_strt_strb_reg>.
    Found 4-bit register for signal <sig_xfer_end_strb_reg>.
    Found 1-bit register for signal <sig_xfer_is_seq_reg>.
    Found 1-bit register for signal <sig_xfer_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_xfer_calc_err_reg>.
    Found 16-bit register for signal <sig_xfer_btt_reg>.
    Found 1-bit register for signal <sig_xfer_dre_eof_reg>.
    Found 1-bit register for signal <sig_xfer_reg_empty>.
    Found 16-bit register for signal <sig_btt_cntr_im0>.
    Found 16-bit register for signal <sig_bytes_to_mbaa_ireg1>.
    Found 1-bit register for signal <sig_addr_aligned_ireg1>.
    Found 1-bit register for signal <sig_btt_lt_b2mbaa_ireg1>.
    Found 1-bit register for signal <sig_btt_eq_b2mbaa_ireg1>.
    Found 1-bit register for signal <sig_brst_cnt_eq_zero_ireg1>.
    Found 1-bit register for signal <sig_brst_cnt_eq_one_ireg1>.
    Found 1-bit register for signal <sig_no_btt_residue_ireg1>.
    Found 16-bit register for signal <sig_addr_cntr_incr_ireg2>.
    Found 16-bit register for signal <sig_predict_addr_lsh_ireg3>.
    Found 16-bit register for signal <sig_adjusted_addr_incr_ireg2>.
    Found 16-bit register for signal <sig_addr_cntr_lsh_im0>.
    Found 16-bit register for signal <sig_addr_cntr_im0_msh>.
    Found 1-bit register for signal <sig_first_xfer_im0>.
    Found 1-bit register for signal <sig_cmd2data_valid>.
    Found 1-bit register for signal <sig_cmd2addr_valid>.
    Found 1-bit register for signal <sig_clr_cmd2dre_valid>.
    Found 3-bit register for signal <sig_pcc_sm_state>.
    Found 1-bit register for signal <sig_sm_halt_reg>.
    Found 1-bit register for signal <sig_sm_pop_input_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc1_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc2_reg>.
    Found 1-bit register for signal <sig_sm_ld_calc3_reg>.
    Found 1-bit register for signal <sig_ld_xfer_reg>.
    Found 1-bit register for signal <sig_parent_done>.
    Found 1-bit register for signal <sig_mmap_reset_reg>.
    Found finite state machine <FSM_1> for signal <sig_pcc_sm_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 7                                              |
    | Clock              | primary_aclk (rising_edge)                     |
    | Reset              | sig_mmap_reset_reg (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <n0331> created at line 1399.
    Found 16-bit adder for signal <sig_adjusted_addr_incr_im1> created at line 1387.
    Found 16-bit adder for signal <sig_predict_addr_lsh_im1> created at line 1586.
    Found 16-bit adder for signal <sig_predict_addr_lsh_im2> created at line 1623.
    Found 16-bit adder for signal <sig_addr_cntr_im0_msh[15]_GND_1227_o_add_111_OUT> created at line 1783.
    Found 2-bit subtractor for signal <sig_last_addr_offset_im2> created at line 752.
    Found 16-bit subtractor for signal <GND_1227_o_GND_1227_o_sub_65_OUT<15:0>> created at line 1339.
    Found 16-bit subtractor for signal <sig_bytes_to_mbaa_im0> created at line 710.
    Found 16-bit comparator lessequal for signal <n0192> created at line 1464
    Found 16-bit comparator greater for signal <GND_1227_o_sig_bytes_to_mbaa_im0[15]_LessThan_87_o> created at line 1509
    Found 16-bit comparator equal for signal <GND_1227_o_sig_bytes_to_mbaa_im0[15]_equal_88_o> created at line 1516
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 244 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_datamover_pcc> synthesized.

Synthesizing Unit <axi_datamover_strb_gen2_1>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd".
        C_OP_MODE = 0
        C_STRB_WIDTH = 4
        C_OFFSET_WIDTH = 2
        C_NUM_BYTES_WIDTH = 3
WARNING:Xst:647 - Input <end_addr_offset<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit adder for signal <GEN_OFF_LEN_CASE.lsig_end_addr_us> created at line 2523.
    Found 3-bit subtractor for signal <GEN_OFF_LEN_CASE.lsig_incr_offset_bytes_us> created at line 2504.
    Found 31-bit comparator lessequal for signal <n0009> created at line 2410
    Found 31-bit comparator lessequal for signal <n0012> created at line 2410
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <axi_datamover_strb_gen2_1> synthesized.

Synthesizing Unit <axi_datamover_strb_gen2_2>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_strb_gen2.vhd".
        C_OP_MODE = 1
        C_STRB_WIDTH = 4
        C_OFFSET_WIDTH = 2
        C_NUM_BYTES_WIDTH = 2
WARNING:Xst:647 - Input <num_valid_bytes<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4x4-bit Read Only RAM for signal <GEN_4BIT_CASE.lsig_cmplt_vect>
    Summary:
	inferred   1 RAM(s).
Unit <axi_datamover_strb_gen2_2> synthesized.

Synthesizing Unit <axi_datamover_addr_cntl>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd".
        C_ADDR_FIFO_DEPTH = 4
        C_ADDR_WIDTH = 32
        C_ADDR_ID = 0
        C_ADDR_ID_WIDTH = 4
        C_TAG_WIDTH = 4
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi>.
    Set property "KEEP = TRUE" for signal <sig_posted_to_axi_2>.
    Set property "equivalent_register_removal = no" for signal <sig_posted_to_axi_2>.
WARNING:Xst:647 - Input <data2addr_data_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_addr_cntl.vhd" line 506: Output port <fifo_wr_full> of the instance <GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <sig_next_addr_reg>.
    Found 8-bit register for signal <sig_next_len_reg>.
    Found 3-bit register for signal <sig_next_size_reg>.
    Found 2-bit register for signal <sig_next_burst_reg>.
    Found 1-bit register for signal <sig_addr_valid_reg>.
    Found 1-bit register for signal <sig_calc_error_reg>.
    Found 1-bit register for signal <sig_addr_reg_empty>.
    Found 1-bit register for signal <sig_addr_reg_full>.
    Found 1-bit register for signal <sig_posted_to_axi>.
    Found 1-bit register for signal <sig_posted_to_axi_2>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <axi_datamover_addr_cntl> synthesized.

Synthesizing Unit <axi_datamover_fifo_3>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 51
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_3> synthesized.

Synthesizing Unit <srl_fifo_f_3>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 51
        C_DEPTH = 4
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_3> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_3>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 51
        C_DEPTH = 4
        C_FAMILY = "virtex6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_3> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f_2>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 3
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f_2> synthesized.

Synthesizing Unit <dynshreg_f_3>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 51
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_3> synthesized.

Synthesizing Unit <axi_datamover_rddata_cntl>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd".
        C_INCLUDE_DRE = 0
        C_ALIGN_WIDTH = 1
        C_SEL_ADDR_WIDTH = 2
        C_DATA_CNTL_FIFO_DEPTH = 4
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
        C_TAG_WIDTH = 4
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" line 954: Output port <fifo_wr_full> of the instance <GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rddata_cntl.vhd" line 954: Output port <fifo_rd_empty> of the instance <GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO> is unconnected or connected to loadless signal.
    Register <sig_rd_xfer_cmplt> equivalent to <sig_last_mmap_dbeat_reg> has been removed
    Found 1-bit register for signal <sig_last_mmap_dbeat_reg>.
    Found 4-bit register for signal <sig_next_tag_reg>.
    Found 4-bit register for signal <sig_next_strt_strb_reg>.
    Found 4-bit register for signal <sig_next_last_strb_reg>.
    Found 1-bit register for signal <sig_next_eof_reg>.
    Found 1-bit register for signal <sig_next_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_next_sequential_reg>.
    Found 1-bit register for signal <sig_next_calc_error_reg>.
    Found 1-bit register for signal <sig_dqual_reg_empty>.
    Found 1-bit register for signal <sig_dqual_reg_full>.
    Found 2-bit register for signal <sig_ls_addr_cntr[1]_sig_addr_incr_unsgnd[1]_add_24_OUT>.
    Found 3-bit register for signal <sig_addr_posted_cntr>.
    Found 1-bit register for signal <sig_first_dbeat>.
    Found 1-bit register for signal <sig_last_dbeat>.
    Found 8-bit register for signal <sig_dbeat_cntr>.
    Found 1-bit register for signal <sig_ld_new_cmd_reg>.
    Found 4-bit register for signal <sig_coelsc_tag_reg>.
    Found 1-bit register for signal <sig_coelsc_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_coelsc_interr_reg>.
    Found 1-bit register for signal <sig_coelsc_decerr_reg>.
    Found 1-bit register for signal <sig_coelsc_slverr_reg>.
    Found 1-bit register for signal <sig_coelsc_okay_reg>.
    Found 1-bit register for signal <sig_coelsc_reg_full>.
    Found 1-bit register for signal <sig_halt_reg>.
    Found 1-bit register for signal <sig_halt_reg_dly1>.
    Found 1-bit register for signal <sig_halt_reg_dly2>.
    Found 1-bit register for signal <sig_halt_reg_dly3>.
    Found 3-bit adder for signal <sig_addr_posted_cntr[2]_GND_1413_o_add_31_OUT> created at line 1198.
    Found 3-bit subtractor for signal <GND_1413_o_GND_1413_o_sub_33_OUT<2:0>> created at line 1204.
    Found 8-bit subtractor for signal <GND_1413_o_GND_1413_o_sub_42_OUT<7:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_rddata_cntl> synthesized.

Synthesizing Unit <axi_datamover_rdmux>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_rdmux.vhd".
        C_SEL_ADDR_WIDTH = 2
        C_MMAP_DWIDTH = 32
        C_STREAM_DWIDTH = 32
WARNING:Xst:647 - Input <mstr2data_saddr_lsb<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_datamover_rdmux> synthesized.

Synthesizing Unit <axi_datamover_fifo_4>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd".
        C_DWIDTH = 29
        C_DEPTH = 4
        C_IS_ASYNC = 0
        C_PRIM_TYPE = 2
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <fifo_async_rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_async_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_fifo.vhd" line 507: Output port <Addr> of the instance <USE_SRL_FIFO.I_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_init_reg2>.
    Found 1-bit register for signal <sig_init_done>.
    Found 1-bit register for signal <sig_inhibit_rdy_n>.
    Found 1-bit register for signal <sig_init_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <axi_datamover_fifo_4> synthesized.

Synthesizing Unit <srl_fifo_f_4>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 29
        C_DEPTH = 4
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f_4> synthesized.

Synthesizing Unit <srl_fifo_rbu_f_4>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 29
        C_DEPTH = 4
        C_FAMILY = "spartan6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 3-bit comparator lessequal for signal <n0015> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f_4> synthesized.

Synthesizing Unit <dynshreg_f_4>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 4
        C_DWIDTH = 29
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 281: Output port <Q15> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f_4> synthesized.

Synthesizing Unit <axi_datamover_skid_buf>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_skid_buf.vhd".
        C_WDATA_WIDTH = 32
    Set property "KEEP = TRUE" for signal <sig_m_valid_out>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_out>.
    Set property "KEEP = TRUE" for signal <sig_m_valid_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_m_valid_dup>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_out>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_out>.
    Set property "KEEP = TRUE" for signal <sig_s_ready_dup>.
    Set property "equivalent_register_removal = no" for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_s_ready_out>.
    Found 1-bit register for signal <sig_s_ready_dup>.
    Found 1-bit register for signal <sig_m_valid_out>.
    Found 1-bit register for signal <sig_m_valid_dup>.
    Found 32-bit register for signal <sig_data_skid_reg>.
    Found 4-bit register for signal <sig_strb_skid_reg>.
    Found 1-bit register for signal <sig_last_skid_reg>.
    Found 32-bit register for signal <sig_data_reg_out>.
    Found 4-bit register for signal <sig_strb_reg_out>.
    Found 1-bit register for signal <sig_last_reg_out>.
    Found 1-bit register for signal <sig_stop_request>.
    Found 4-bit register for signal <sig_sstrb_stop_mask>.
    Found 1-bit register for signal <sig_sready_stop_reg>.
    Found 1-bit register for signal <sig_mvalid_stop_reg>.
    Found 1-bit register for signal <sig_reset_reg>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_datamover_skid_buf> synthesized.

Synthesizing Unit <axi_datamover_s2mm_omit_wrap>.
    Related source file is "c:/xilinx/13.4/ise_ds/edk/hw/xilinxprocessoriplib/pcores/axi_datamover_v3_00_a/hdl/vhdl/axi_datamover_s2mm_omit_wrap.vhd".
        C_INCLUDE_S2MM = 0
        C_S2MM_AWID = 1
        C_S2MM_ID_WIDTH = 4
        C_S2MM_ADDR_WIDTH = 32
        C_S2MM_MDATA_WIDTH = 32
        C_S2MM_SDATA_WIDTH = 32
        C_INCLUDE_S2MM_STSFIFO = 1
        C_S2MM_STSCMD_FIFO_DEPTH = 4
        C_S2MM_STSCMD_IS_ASYNC = 0
        C_INCLUDE_S2MM_DRE = 0
        C_S2MM_BURST_SIZE = 16
        C_S2MM_SUPPORT_INDET_BTT = 0
        C_S2MM_ADDR_PIPE_DEPTH = 4
        C_TAG_WIDTH = 4
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <s2mm_cmd_wdata<71:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_bresp<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_strm_wdata<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_strm_wstrb<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_dbg_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_cmdsts_awclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_cmdsts_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_cmd_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_sts_wready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_allow_addr_req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_awready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_wready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_bvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_strm_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2mm_strm_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_datamover_s2mm_omit_wrap> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 26
 13-bit subtractor                                     : 2
 16-bit adder                                          : 4
 16-bit subtractor                                     : 2
 17-bit subtractor                                     : 1
 2-bit subtractor                                      : 1
 3-bit adder                                           : 4
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 2
# Registers                                            : 2294
 1-bit register                                        : 2137
 10-bit register                                       : 6
 13-bit register                                       : 11
 16-bit register                                       : 15
 17-bit register                                       : 1
 2-bit register                                        : 4
 3-bit register                                        : 6
 32-bit register                                       : 48
 4-bit register                                        : 18
 5-bit register                                        : 22
 59-bit register                                       : 2
 6-bit register                                        : 14
 7-bit register                                        : 1
 72-bit register                                       : 2
 8-bit register                                        : 7
# Comparators                                          : 15
 10-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 3-bit comparator lessequal                            : 4
 31-bit comparator lessequal                           : 2
 5-bit comparator equal                                : 2
 8-bit comparator equal                                : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 207
 1-bit 2-to-1 multiplexer                              : 155
 13-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 4
 31-bit 2-to-1 multiplexer                             : 8
 32-bit 2-to-1 multiplexer                             : 8
 32-bit 3-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 10
 5-bit 2-to-1 multiplexer                              : 7
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 72-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 2
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================
WARNING:Xst:638 - in unit axi_vdma_rst_module Conflict on KEEP property on signal s2mm_all_idle and s2mm_dm_prmry_resetn s2mm_dm_prmry_resetn signal will be lost.
WARNING:Xst:638 - in unit axi_vdma_rst_module Conflict on KEEP property on signal s2mm_all_idle and s2mm_axis_resetn s2mm_axis_resetn signal will be lost.
WARNING:Xst:638 - in unit axi_vdma_rst_module Conflict on KEEP property on signal s2mm_all_idle and s2mm_axis_reset_out_n s2mm_axis_reset_out_n signal will be lost.
WARNING:Xst:638 - in unit axi_vdma_rst_module Conflict on KEEP property on signal s2mm_all_idle and m_axi_sg_resetn m_axi_sg_resetn signal will be lost.
WARNING:Xst:638 - in unit axi_vdma_rst_module Conflict on KEEP property on signal s2mm_all_idle and m_axi_dm_sg_resetn m_axi_dm_sg_resetn signal will be lost.
Overriding Xilinx file <arwz> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/bin/nt64/arwz.exe>
Release 13.4 - generatecore $Revision: 1.65.4.2 $ (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   'C:\Xilinx\13.4\ISE_DS\EDK\coregen' is not a valid directory
INFO:encore:403 - Generating cell 'axi_vdma_0_wrapper_fifo_generator_v8_3' of
   component 'axi_vdma_0_wrapper_fifo_generator_v8_3' using IPEngine
   generatecore flow.
INFO:sim:172 - Generating IP...
Delivering EJava files for 'axi_vdma_0_wrapper_fifo_generator_v8_3'...
Generating implementation netlist for
'axi_vdma_0_wrapper_fifo_generator_v8_3'...
INFO:sim - Pre-processing HDL files for
   'axi_vdma_0_wrapper_fifo_generator_v8_3'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'axi_vdma_0_wrapper_fifo_generator_v8_3'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'axi_vdma_0_wrapper_fifo_generator_v8_3'.

End of process call...

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/axi_vdma_0_wrapper_fifo_generator_v8_3.ngc>.
Loading core <axi_vdma_0_wrapper_fifo_generator_v8_3> for timing and area information for instance <USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM>.
WARNING:Xst:2404 -  FFs/Latches <frame_ptr_out<5:3>> (without init value) have a constant value of 0 in block <axi_vdma_genlock_mngr>.
WARNING:Xst:2404 -  FFs/Latches <cmnd_data<71:66>> (without init value) have a constant value of 0 in block <axi_vdma_sm>.

Synthesizing (advanced) Unit <axi_datamover_pcc>.
The following registers are absorbed into accumulator <sig_btt_cntr_im0>: 1 register on signal <sig_btt_cntr_im0>.
The following registers are absorbed into counter <sig_addr_cntr_im0_msh>: 1 register on signal <sig_addr_cntr_im0_msh>.
Unit <axi_datamover_pcc> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_rddata_cntl>.
The following registers are absorbed into counter <sig_addr_posted_cntr>: 1 register on signal <sig_addr_posted_cntr>.
The following registers are absorbed into counter <sig_dbeat_cntr>: 1 register on signal <sig_dbeat_cntr>.
Unit <axi_datamover_rddata_cntl> synthesized (advanced).

Synthesizing (advanced) Unit <axi_datamover_strb_gen2_2>.
INFO:Xst:3231 - The small RAM <Mram_GEN_4BIT_CASE.lsig_cmplt_vect> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <end_addr_offset> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <GEN_4BIT_CASE.lsig_cmplt_vect> |          |
    -----------------------------------------------------------------------
Unit <axi_datamover_strb_gen2_2> synthesized (advanced).

Synthesizing (advanced) Unit <axi_vdma_intrpt>.
The following registers are absorbed into counter <ch1_dly_fast_cnt>: 1 register on signal <ch1_dly_fast_cnt>.
The following registers are absorbed into counter <ch1_delay_count>: 1 register on signal <ch1_delay_count>.
Unit <axi_vdma_intrpt> synthesized (advanced).

Synthesizing (advanced) Unit <axi_vdma_mngr>.
The following registers are absorbed into counter <frame_number_i>: 1 register on signal <frame_number_i>.
Unit <axi_vdma_mngr> synthesized (advanced).

Synthesizing (advanced) Unit <axi_vdma_reset>.
The following registers are absorbed into counter <lite_min_count>: 1 register on signal <lite_min_count>.
The following registers are absorbed into counter <axis_min_count>: 1 register on signal <axis_min_count>.
The following registers are absorbed into counter <prmry_min_count>: 1 register on signal <prmry_min_count>.
Unit <axi_vdma_reset> synthesized (advanced).

Synthesizing (advanced) Unit <axi_vdma_sm>.
The following registers are absorbed into accumulator <dm_address>: 1 register on signal <dm_address>.
The following registers are absorbed into counter <vert_count>: 1 register on signal <vert_count>.
The following registers are absorbed into counter <cmnds_queued>: 1 register on signal <cmnds_queued>.
Unit <axi_vdma_sm> synthesized (advanced).
WARNING:Xst:2677 - Node <sig_input_dsa_reg_1> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_2> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_3> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_4> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_input_dsa_reg_5> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_1> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_2> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_3> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_4> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_xfer_dsa_reg_5> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_6> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_7> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_8> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_9> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_10> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_11> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_12> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_13> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_14> of sequential type is unconnected in block <axi_datamover_pcc>.
WARNING:Xst:2677 - Node <sig_adjusted_addr_incr_ireg2_15> of sequential type is unconnected in block <axi_datamover_pcc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 13
 13-bit subtractor                                     : 1
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 31-bit adder                                          : 1
 5-bit subtractor                                      : 2
 6-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Counters                                             : 11
 13-bit down counter                                   : 1
 16-bit up counter                                     : 1
 3-bit up counter                                      : 3
 3-bit updown counter                                  : 1
 5-bit up counter                                      : 1
 7-bit down counter                                    : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
 8-bit updown counter                                  : 1
# Accumulators                                         : 2
 16-bit down loadable accumulator                      : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 4608
 Flip-Flops                                            : 4608
# Comparators                                          : 15
 10-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 3-bit comparator lessequal                            : 4
 31-bit comparator lessequal                           : 2
 5-bit comparator equal                                : 2
 8-bit comparator equal                                : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 214
 1-bit 2-to-1 multiplexer                              : 174
 13-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 8
 32-bit 2-to-1 multiplexer                             : 7
 32-bit 3-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 10
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 1
 72-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <p_vect_in_d1_0> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_1> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_2> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_3> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_4> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_5> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GENERATE_PULSE_CDC.s_pulse_in_s_h> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_in_d1_0> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_in_d1_1> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_in_d1_2> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_in_d1_3> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_in_d1_4> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_in_d1_5> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_out_d1_5> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_0> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_1> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_2> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_3> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_4> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_5> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_out_d1_4> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_out_d1_3> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_out_d1_2> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_out_d1_1> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_out_d1_0> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GENERATE_PULSE_CDC.p_pulse_out_d1> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_1> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_0> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_out_d2_5> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_2> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_3> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_4> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_5> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_out_d2_4> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_out_d2_3> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_out_d2_2> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_out_d2_1> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_out_d2_0> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GENERATE_PULSE_CDC.p_pulse_out_d2> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GENERATE_PULSE_CDC.p_pulse_out_d3> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <GENERATE_PULSE_CDC.p_pulse_out_re> has a constant value of 0 in block <axi_vdma_cdc_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> is unconnected in block <axi_vdma_cdc_5>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> is unconnected in block <axi_vdma_cdc_5>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> is unconnected in block <axi_vdma_cdc_5>.
WARNING:Xst:2677 - Node <GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_cdc_5>.
WARNING:Xst:1293 - FF/Latch <sig_xfer_len_reg_4> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_5> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_6> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_xfer_len_reg_7> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_index_i_31> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_30> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_29> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_28> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_27> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_26> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_25> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_24> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_23> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_22> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_21> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_20> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_19> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_18> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_17> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_16> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_15> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_14> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_13> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_12> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_11> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_10> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_9> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_8> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_7> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_6> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_5> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_4> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_3> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_2> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_index_i_1> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmacr_i_15> has a constant value of 0 in block <axi_vdma_register>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmnd_data_29> (without init value) has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_28> (without init value) has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_27> (without init value) has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_26> (without init value) has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_25> (without init value) has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_24> (without init value) has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_22> (without init value) has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_21> (without init value) has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_20> (without init value) has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_19> (without init value) has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_18> (without init value) has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_17> (without init value) has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmnd_data_16> (without init value) has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_31> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_30> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_29> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_28> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_27> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_26> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_25> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_24> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_23> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_22> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_21> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_20> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_19> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_18> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_17> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <extend_crnt_stride_16> has a constant value of 0 in block <axi_vdma_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_vect_in_d1_12> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_11> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_10> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_9> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_8> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_7> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_6> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_5> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_4> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_3> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_2> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_1> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_0> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_12> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_11> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_10> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_9> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_8> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_7> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_6> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_5> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_4> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_3> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_2> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_1> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_0> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_12> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_11> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_10> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_9> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_8> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_7> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_6> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_5> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_4> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_3> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_2> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_1> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_0> has a constant value of 0 in block <axi_vdma_cdc_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_vect_in_d1_0> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_1> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_2> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_3> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_4> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_5> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_6> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_7> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_8> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <p_vect_in_d1_9> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_9> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_8> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_7> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_6> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_5> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_4> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_3> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_2> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_1> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d1_0> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_0> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_1> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_2> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_3> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_4> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_5> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_6> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_7> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_8> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_vect_out_d2_9> has a constant value of 0 in block <axi_vdma_cdc_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_sstrb_stop_mask_0> has a constant value of 0 in block <axi_vdma_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_1> has a constant value of 0 in block <axi_vdma_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_2> has a constant value of 0 in block <axi_vdma_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sstrb_stop_mask_3> has a constant value of 0 in block <axi_vdma_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_stop_request> has a constant value of 0 in block <axi_vdma_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_sready_stop_reg> has a constant value of 0 in block <axi_vdma_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_user_reg_out_0> has a constant value of 0 in block <axi_vdma_skid_buf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_mvalid_stop_reg> has a constant value of 0 in block <axi_vdma_skid_buf>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rst_rvalid_re> in Unit <axi_vdma_lite_if> is equivalent to the following FF/Latch, which will be removed : <s_axi_lite_rvalid_i> 
INFO:Xst:2261 - The FF/Latch <bvalid_i> in Unit <axi_vdma_lite_if> is equivalent to the following FF/Latch, which will be removed : <rst_wvalid_re> 
INFO:Xst:2261 - The FF/Latch <sig_coelsc_cmd_cmplt_reg> in Unit <axi_datamover_rddata_cntl> is equivalent to the following FF/Latch, which will be removed : <sig_coelsc_reg_full> 
INFO:Xst:2261 - The FF/Latch <VIDEO_GENLOCK_I/mstrfrm_tstsync_d1> in Unit <axi_vdma_mngr> is equivalent to the following FF/Latch, which will be removed : <valid_frame_sync> 
INFO:Xst:2261 - The FF/Latch <cmnd_pending> in Unit <axi_vdma_cmdsts_if> is equivalent to the following FF/Latch, which will be removed : <s_axis_cmd_tvalid> 
INFO:Xst:2261 - The FF/Latch <cmnd_data_23> in Unit <axi_vdma_sm> is equivalent to the following 4 FFs/Latches, which will be removed : <cmnd_data_30> <cmnd_data_31> <cmnd_data_64> <cmnd_data_65> 
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_0> of sequential type is unconnected in block <axi_datamover_rddata_cntl>.
WARNING:Xst:2677 - Node <sig_ls_addr_cntr_1> of sequential type is unconnected in block <axi_datamover_rddata_cntl>.
WARNING:Xst:2677 - Node <VIDEO_GENLOCK_I/binary_frame_ptr_3> of sequential type is unconnected in block <axi_vdma_mngr>.
WARNING:Xst:2677 - Node <VIDEO_GENLOCK_I/binary_frame_ptr_4> of sequential type is unconnected in block <axi_vdma_mngr>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/FSM_1> on signal <sig_pcc_sm_state[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 init              | 000
 wait_for_cmd      | 001
 calc_1            | 010
 calc_2            | 011
 calc_3            | 100
 wait_on_xfer_push | 101
 chk_if_done       | 110
 error_trap        | 111
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/FSM_0> on signal <dmacntrl_cs[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 000
 wait_pipe1    | 001
 wait_pipe2    | 010
 calc_cmd_addr | 011
 execute_xfer  | 100
 check_done    | 101
---------------------------
WARNING:Xst:1293 - FF/Latch <sig_addr_cntr_incr_ireg2_15> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_14> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_13> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_12> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_11> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_10> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_9> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_8> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_addr_cntr_incr_ireg2_7> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_15> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_14> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_13> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_12> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_11> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_10> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_9> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_8> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_bytes_to_mbaa_ireg1_7> has a constant value of 0 in block <axi_datamover_pcc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <VIDEO_GENLOCK_I/reg_raw_frame_ptr_3> of sequential type is unconnected in block <axi_vdma_mngr>.
WARNING:Xst:2677 - Node <VIDEO_GENLOCK_I/reg_raw_frame_ptr_4> of sequential type is unconnected in block <axi_vdma_mngr>.

Optimizing unit <axi_vdma_0_wrapper> ...

Optimizing unit <dynshreg_f_4> ...

Optimizing unit <dynshreg_f_1> ...

Optimizing unit <dynshreg_f_2> ...

Optimizing unit <dynshreg_f_3> ...

Optimizing unit <axi_vdma> ...

Optimizing unit <axi_vdma_reg_if> ...

Optimizing unit <axi_vdma_lite_if> ...

Optimizing unit <axi_vdma_cdc_3> ...

Optimizing unit <axi_vdma_cdc_4> ...

Optimizing unit <axi_vdma_cdc_1> ...

Optimizing unit <axi_vdma_vid_cdc> ...

Optimizing unit <axi_vdma_cdc_5> ...

Optimizing unit <axi_datamover_rddata_cntl> ...

Optimizing unit <axi_datamover_fifo_4> ...

Optimizing unit <srl_fifo_rbu_f_4> ...

Optimizing unit <axi_datamover_fifo_1> ...

Optimizing unit <srl_fifo_rbu_f_1> ...

Optimizing unit <axi_datamover_fifo_2> ...

Optimizing unit <srl_fifo_rbu_f_2> ...

Optimizing unit <axi_datamover_rd_status_cntl> ...

Optimizing unit <axi_datamover_pcc> ...
INFO:Xst:2261 - The FF/Latch <sig_bytes_to_mbaa_ireg1_6> in Unit <axi_datamover_pcc> is equivalent to the following FF/Latch, which will be removed : <sig_addr_aligned_ireg1> 

Optimizing unit <axi_datamover_strb_gen2_1> ...

Optimizing unit <axi_datamover_addr_cntl> ...

Optimizing unit <axi_datamover_fifo_3> ...

Optimizing unit <srl_fifo_rbu_f_3> ...

Optimizing unit <cntr_incr_decr_addn_f_2> ...

Optimizing unit <axi_datamover_skid_buf> ...

Optimizing unit <axi_vdma_reset> ...

Optimizing unit <axi_vdma_cdc_2> ...

Optimizing unit <axi_vdma_intrpt> ...

Optimizing unit <axi_vdma_reg_module> ...

Optimizing unit <axi_vdma_register> ...

Optimizing unit <axi_vdma_regdirect> ...

Optimizing unit <axi_vdma_mngr> ...

Optimizing unit <axi_vdma_vidreg_module> ...

Optimizing unit <axi_vdma_vaddrreg_mux> ...

Optimizing unit <axi_vdma_vregister> ...

Optimizing unit <axi_vdma_cmdsts_if> ...

Optimizing unit <axi_vdma_sm> ...

Optimizing unit <axi_vdma_sts_mngr> ...

Optimizing unit <axi_vdma_fsync_gen> ...

Optimizing unit <axi_vdma_mm2s_linebuf> ...

Optimizing unit <axi_vdma_cdc_6> ...

Optimizing unit <axi_vdma_afifo_autord> ...

Optimizing unit <axi_vdma_cdc_7> ...

Optimizing unit <axi_vdma_skid_buf> ...
WARNING:Xst:2716 - In unit axi_vdma_0_wrapper, both signals s2mm_prmry_reset_out_n and m_axi_mm2s_arcache<0> have a KEEP attribute, signal m_axi_mm2s_arcache<0> will be lost.
WARNING:Xst:2716 - In unit axi_vdma_0_wrapper, both signals axi_vdma_0/I_RST_MODULE/mm2s_axis_resetn and axi_vdma_0/I_RST_MODULE/mm2s_axis_reset_out_n have a KEEP attribute, signal axi_vdma_0/I_RST_MODULE/mm2s_axis_reset_out_n will be lost.
WARNING:Xst:1710 - FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_16> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_17> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_18> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_19> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_20> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_21> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_22> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_24> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_25> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_26> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_27> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_28> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_29> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_66> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_67> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/frame_ptr_out_d1_3> has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/frame_ptr_out_d1_4> has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/frame_ptr_out_d1_5> has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/cdc2top_frame_ptr_out_3> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/cdc2top_frame_ptr_out_4> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/cdc2top_frame_ptr_out_5> (without init value) has a constant value of 0 in block <axi_vdma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/s2mm_hrd_resetn_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/s2mm_hrd_resetn> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_58> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_57> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_56> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_55> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_54> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_53> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_52> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_51> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_50> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_49> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_48> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_47> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_46> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_45> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_44> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_43> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_42> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_41> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_40> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_39> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_38> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_37> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_36> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_35> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_34> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_33> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_32> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_7> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_6> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_5> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_7> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_6> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_5> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_58> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_57> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_56> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_55> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_54> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_53> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_52> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_51> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_50> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_49> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_48> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_47> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_46> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_45> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_44> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_43> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_42> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_41> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_40> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_39> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_38> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_37> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_36> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_35> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_34> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_33> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_32> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_7> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_6> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_5> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_7> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_6> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_5> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_7> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_6> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_5> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_7> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_6> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_5> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_7> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_6> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_5> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_7> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_6> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_5> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_7> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_6> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_5> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_7> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_6> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_5> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_31> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_30> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_29> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_28> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_27> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_26> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_25> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_24> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_23> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_22> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_21> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_20> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_19> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_18> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_17> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_16> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_7> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_6> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_5> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_out_d2_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_out_d2_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_out_d2_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_out_d2_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/GENERATE_LEVEL_CDC.p_level_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_out_d1_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_out_d1_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_out_d1_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_out_d1_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/GENERATE_LEVEL_CDC.p_level_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/GENERATE_LEVEL_CDC.s_level_in_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_in_d1_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_in_d1_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_in_d1_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_in_d1_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/GENERATE_LEVEL_CDC.s_level_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_out_d2_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_out_d2_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_out_d2_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_out_d2_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/GENERATE_LEVEL_CDC.p_level_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/GENERATE_LEVEL_CDC.s_level_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_out_d1_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_out_d1_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_out_d1_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_out_d1_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/GENERATE_LEVEL_CDC.p_level_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/GENERATE_LEVEL_CDC.s_level_in_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/GENERATE_LEVEL_CDC.p_level_in_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_in_d1_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_in_d1_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_in_d1_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_in_d1_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[2].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[3].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[4].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[8].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[9].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[11].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[12].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[13].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[14].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[15].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[16].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[17].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[18].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[19].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[26].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[27].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[28].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[29].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[30].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[31].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[32].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[33].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[34].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[35].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[36].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[37].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[38].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[39].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[40].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[41].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[42].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[43].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[44].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[45].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[46].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[47].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[48].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[49].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[50].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[51].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[52].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[53].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[54].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[55].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[56].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[57].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[58].MM2S_WRITE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/s_fsync_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/cdc2dmac_frame_ptr_in_5> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/cdc2dmac_frame_ptr_in_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/cdc2dmac_frame_ptr_in_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/cdc2dmac_frame_ptr_in_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/cdc2dmac_frame_ptr_in_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/cdc2dmac_frame_ptr_in_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/s_fsync_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/frame_ptr_in_d1_5> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/frame_ptr_in_d1_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/frame_ptr_in_d1_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/frame_ptr_in_d1_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/frame_ptr_in_d1_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/frame_ptr_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_15> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_14> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_13> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_12> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_11> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_10> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_9> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_8> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_7> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_6> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_5> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_btt_reg_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_dre_eof_reg> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/frmdly_vid_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/frmdly_vid_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/frmdly_vid_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/frmdly_vid_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/frmdly_vid_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/frmdly_vid_4> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/frmdly_vid_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/frmdly_vid_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/frmdly_vid_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/frmdly_vid_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_71> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_70> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_69> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_68> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/tag_3> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/tag_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/tag_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/tag_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/done> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/ftch_idle_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/s_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/p_vect_in_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/p_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/s_vect_out_d1_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/p_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/s_vect_out_d2_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
INFO:Xst:2261 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d1> in Unit <axi_vdma_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_d1> <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_aligned> 
INFO:Xst:2261 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1> in Unit <axi_vdma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1> 
INFO:Xst:2261 - The FF/Latch <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg> in Unit <axi_vdma_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg> <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg> <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg> <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg> <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_reset_reg> 
INFO:Xst:2261 - The FF/Latch <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done> in Unit <axi_vdma_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done> <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done> <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done> 
INFO:Xst:2261 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/run_stop_d1> in Unit <axi_vdma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_clr> 
INFO:Xst:2261 - The FF/Latch <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n> in Unit <axi_vdma_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_inhibit_rdy_n> <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n> <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n> 
INFO:Xst:2261 - The FF/Latch <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2> in Unit <axi_vdma_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2> <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2> <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2> 
INFO:Xst:2261 - The FF/Latch <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_sready_stop_reg> in Unit <axi_vdma_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_stop_request> <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_sstrb_stop_mask_3> <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_sstrb_stop_mask_2> <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_sstrb_stop_mask_1> <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_sstrb_stop_mask_0> 
INFO:Xst:2261 - The FF/Latch <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_0> in Unit <axi_vdma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_finish_addr_offset_ireg2_0> 
INFO:Xst:2261 - The FF/Latch <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_1> in Unit <axi_vdma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_finish_addr_offset_ireg2_1> 
INFO:Xst:2261 - The FF/Latch <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_65> in Unit <axi_vdma_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_64> <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_31> <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_30> <axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_23> 
INFO:Xst:2261 - The FF/Latch <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/write_in_progress> in Unit <axi_vdma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_addr_cap> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block axi_vdma_0_wrapper, actual ratio is 12.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/lite_min_count_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/lite_min_count_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/lite_min_count_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/axis_min_count_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/axis_min_count_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/axis_min_count_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_min_count_2> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_min_count_1> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
WARNING:Xst:2677 - Node <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_min_count_0> of sequential type is unconnected in block <axi_vdma_0_wrapper>.
FlipFlop axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_2 has been replicated 1 time(s)
FlipFlop axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3 has been replicated 2 time(s)
FlipFlop axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_4 has been replicated 1 time(s)
FlipFlop axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_5 has been replicated 1 time(s)
FlipFlop axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_6 has been replicated 1 time(s)
FlipFlop axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2 has been replicated 1 time(s)
FlipFlop axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3 has been replicated 1 time(s)
FlipFlop axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg has been replicated 1 time(s)
FlipFlop axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i has been replicated 1 time(s)
FlipFlop axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_0 has been replicated 1 time(s)
FlipFlop axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_1 has been replicated 1 time(s)
FlipFlop axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0 has been replicated 1 time(s)
FlipFlop axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg has been replicated 1 time(s)
FlipFlop axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty has been replicated 1 time(s)
FlipFlop axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_halt_reg has been replicated 1 time(s)
FlipFlop axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <axi_vdma_0_wrapper> :
	Found 2-bit shift register for signal <axi_vdma_0/I_RST_MODULE/mm2s_hrd_resetn>.
Unit <axi_vdma_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2140
 Flip-Flops                                            : 2140
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : axi_vdma_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1700
#      GND                         : 2
#      INV                         : 36
#      LUT1                        : 18
#      LUT2                        : 188
#      LUT3                        : 218
#      LUT4                        : 238
#      LUT5                        : 239
#      LUT6                        : 402
#      MUXCY                       : 178
#      MUXCY_L                     : 12
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 166
# FlipFlops/Latches                : 2304
#      FD                          : 192
#      FDC                         : 94
#      FDCE                        : 51
#      FDE                         : 1
#      FDP                         : 7
#      FDPE                        : 7
#      FDR                         : 709
#      FDRE                        : 1228
#      FDS                         : 14
#      FDSE                        : 1
# RAMS                             : 2
#      RAMB16BWER                  : 1
#      RAMB8BWER                   : 1
# Shift Registers                  : 157
#      SRLC16E                     : 157

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2304  out of  54576     4%  
 Number of Slice LUTs:                 1496  out of  27288     5%  
    Number used as Logic:              1339  out of  27288     4%  
    Number used as Memory:              157  out of   6408     2%  
       Number used as SRL:              157

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2858
   Number with an unused Flip Flop:     554  out of   2858    19%  
   Number with an unused LUT:          1362  out of   2858    47%  
   Number of fully used LUT-FF pairs:   942  out of   2858    32%  
   Number of unique control sets:        84

IO Utilization: 
 Number of IOs:                         610
 Number of bonded IOBs:                   0  out of    218     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    116     1%  
    Number using Block RAM only:          2

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                  | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------------+-------+
m_axis_mm2s_aclk                   | NONE(axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_d1)                                               | 271   |
s_axi_lite_aclk                    | NONE(axi_vdma_0/I_RST_MODULE/hrd_resetn_i)                                                             | 410   |
m_axi_mm2s_aclk                    | NONE(axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n)| 1784  |
-----------------------------------+--------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.091ns (Maximum Frequency: 196.437MHz)
   Minimum input arrival time before clock: 3.745ns
   Maximum output required time after clock: 2.707ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_axis_mm2s_aclk'
  Clock period: 4.993ns (frequency: 200.262MHz)
  Total number of paths / destination ports: 2167 / 591
-------------------------------------------------------------------------
Delay:               4.993ns (Levels of Logic = 3)
  Source:            axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_4 (FF)
  Destination:       axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_12 (FF)
  Source Clock:      m_axis_mm2s_aclk rising
  Destination Clock: m_axis_mm2s_aclk rising

  Data Path: axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_4 to axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   1.015  axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_4 (axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_4)
     LUT6:I0->O            1   0.203   0.684  axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/all_lines_xfred_PWR_70_o_MUX_879_o2 (axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/all_lines_xfred_PWR_70_o_MUX_879_o2)
     LUT6:I4->O           15   0.203   0.982  axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/all_lines_xfred_PWR_70_o_MUX_879_o3 (axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/all_lines_xfred_PWR_70_o_MUX_879_o)
     LUT6:I5->O           13   0.205   0.932  axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n0109_inv1 (axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n0109_inv)
     FDRE:CE                   0.322          axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_0
    ----------------------------------------
    Total                      4.993ns (1.380ns logic, 3.613ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_axi_mm2s_aclk'
  Clock period: 5.091ns (frequency: 196.437MHz)
  Total number of paths / destination ports: 28572 / 4682
-------------------------------------------------------------------------
Delay:               5.091ns (Levels of Logic = 3)
  Source:            axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (FF)
  Destination:       axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg (FF)
  Source Clock:      m_axi_mm2s_aclk rising
  Destination Clock: m_axi_mm2s_aclk rising

  Data Path: axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 to axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   1.050  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_2)
     LUT5:I1->O            8   0.203   0.803  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe11 (axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe1)
     LUT4:I3->O            6   0.205   0.745  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2mmap_ready1 (m_axi_mm2s_rready)
     LUT6:I5->O           16   0.205   1.004  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg (axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg)
     FDRE:R                    0.430          axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_0
    ----------------------------------------
    Total                      5.091ns (1.490ns logic, 3.601ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's_axi_lite_aclk'
  Clock period: 4.419ns (frequency: 226.291MHz)
  Total number of paths / destination ports: 1355 / 790
-------------------------------------------------------------------------
Delay:               4.419ns (Levels of Logic = 1)
  Source:            axi_vdma_0/I_RST_MODULE/hrd_resetn_i (FF)
  Destination:       axi_vdma_0/AXI_LITE_REG_INTERFACE_I/ip2axi_wrack (FF)
  Source Clock:      s_axi_lite_aclk rising
  Destination Clock: s_axi_lite_aclk rising

  Data Path: axi_vdma_0/I_RST_MODULE/hrd_resetn_i to axi_vdma_0/AXI_LITE_REG_INTERFACE_I/ip2axi_wrack
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.447   1.263  axi_vdma_0/I_RST_MODULE/hrd_resetn_i (axi_vdma_0/I_RST_MODULE/hrd_resetn_i)
     INV:I->O            332   0.206   2.073  axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s_axi_lite_reset_n_inv1_INV_0 (axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_inv)
     FDR:R                     0.430          axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_0
    ----------------------------------------
    Total                      4.419ns (1.083ns logic, 3.336ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_axi_lite_aclk'
  Total number of paths / destination ports: 116 / 116
-------------------------------------------------------------------------
Offset:              2.029ns (Levels of Logic = 1)
  Source:            s_axi_lite_rready (PAD)
  Destination:       axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31 (FF)
  Destination Clock: s_axi_lite_aclk rising

  Data Path: s_axi_lite_rready to axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I1->O           32   0.203   1.291  axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Reset_OR_DriverANDClockEnable321 (axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.430          axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_0
    ----------------------------------------
    Total                      2.029ns (0.738ns logic, 1.291ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_axi_mm2s_aclk'
  Total number of paths / destination ports: 253 / 178
-------------------------------------------------------------------------
Offset:              3.745ns (Levels of Logic = 3)
  Source:            m_axi_mm2s_rvalid (PAD)
  Destination:       axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg (FF)
  Destination Clock: m_axi_mm2s_aclk rising

  Data Path: m_axi_mm2s_rvalid to axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            1   0.205   0.684  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg2 (axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg2)
     LUT6:I4->O            4   0.203   0.788  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg3_SW0 (N70)
     LUT6:I4->O           16   0.203   1.004  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg (axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg)
     FDRE:R                    0.430          axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_0
    ----------------------------------------
    Total                      3.745ns (1.270ns logic, 2.475ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_axis_mm2s_aclk'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              1.992ns (Levels of Logic = 1)
  Source:            m_axis_mm2s_tready (PAD)
  Destination:       axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_last_reg_out (FF)
  Destination Clock: m_axis_mm2s_aclk rising

  Data Path: m_axis_mm2s_tready to axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_last_reg_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O           37   0.203   1.362  axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en1 (axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en)
     FDRE:CE                   0.322          axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_0
    ----------------------------------------
    Total                      1.992ns (0.630ns logic, 1.362ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_axi_lite_aclk'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 0)
  Source:            axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31 (FF)
  Destination:       s_axi_lite_rdata<31> (PAD)
  Source Clock:      s_axi_lite_aclk rising

  Data Path: axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31 to s_axi_lite_rdata<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.447   0.000  axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31 (axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31)
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_axi_mm2s_aclk'
  Total number of paths / destination ports: 71 / 61
-------------------------------------------------------------------------
Offset:              2.707ns (Levels of Logic = 2)
  Source:            axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (FF)
  Destination:       m_axi_mm2s_rready (PAD)
  Source Clock:      m_axi_mm2s_aclk rising

  Data Path: axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 to m_axi_mm2s_rready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   1.050  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_2 (axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_2)
     LUT5:I1->O            8   0.203   0.803  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe11 (axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe1)
     LUT4:I3->O            6   0.205   0.000  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2mmap_ready1 (m_axi_mm2s_rready)
    ----------------------------------------
    Total                      2.707ns (0.855ns logic, 1.852ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_axis_mm2s_aclk'
  Total number of paths / destination ports: 48 / 47
-------------------------------------------------------------------------
Offset:              1.397ns (Levels of Logic = 1)
  Source:            axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_m_valid_out (FF)
  Destination:       mm2s_buffer_almost_empty (PAD)
  Source Clock:      m_axis_mm2s_aclk rising

  Data Path: axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_m_valid_out to mm2s_buffer_almost_empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.745  axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_m_valid_out (axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_m_valid_out)
     LUT2:I1->O            0   0.205   0.000  axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/mm2s_fifo_almost_empty1 (mm2s_buffer_almost_empty)
    ----------------------------------------
    Total                      1.397ns (0.652ns logic, 0.745ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock m_axi_mm2s_aclk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
m_axi_mm2s_aclk |    5.091|         |         |         |
m_axis_mm2s_aclk|    1.165|         |         |         |
s_axi_lite_aclk |    1.710|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock m_axis_mm2s_aclk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
m_axi_mm2s_aclk |    3.325|         |         |         |
m_axis_mm2s_aclk|    4.993|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_axi_lite_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m_axi_mm2s_aclk|    1.165|         |         |         |
s_axi_lite_aclk|    4.419|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 119.00 secs
Total CPU time to Xst completion: 119.72 secs
 
--> 

Total memory usage is 346140 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2796 (   0 filtered)
Number of infos    :  638 (   0 filtered)

