library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ctrl1 is
  generic (WIDTH : integer := 8);
  port (
     clk			   : in    	std_logic;
     x_lt_y	    	: in		std_logic;
     x_ne_y	      : in    	std_logic;
     go    		   : in    	std_logic;
	  x_sel,y_sel	: out		std_logic;
	  x_en,y_en   	: out		std_logic;
     output_en  	: out		std_logic;
     done   		: out   	std_logic);
end ctrl1;

architecture logic of ctrl1 is
begin

	process()
	begin
		
	end process;