Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/samyb/Documents/CPE/Electronique/Projet1/chronoscore/score_tb_isim_beh.exe -prj C:/Users/samyb/Documents/CPE/Electronique/Projet1/chronoscore/score_tb_beh.prj work.score_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/samyb/Documents/CPE/Electronique/Projet1/chronoscore/register_1b_E.vhd" into library work
Parsing VHDL file "C:/Users/samyb/Documents/CPE/Electronique/Projet1/chronoscore/register_1b.vhd" into library work
Parsing VHDL file "C:/Users/samyb/Documents/CPE/Electronique/Projet1/chronoscore/counterDec_4b_RE.vhd" into library work
Parsing VHDL file "C:/Users/samyb/Documents/CPE/Electronique/Projet1/chronoscore/score.vhd" into library work
Parsing VHDL file "C:/Users/samyb/Documents/CPE/Electronique/Projet1/chronoscore/score_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity register_1b_E [register_1b_e_default]
Compiling architecture behavioral of entity register_1b [register_1b_default]
Compiling architecture behavioral of entity counterDec_4b_RE [counterdec_4b_re_default]
Compiling architecture behavioral of entity score [score_default]
Compiling architecture behavior of entity score_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/Users/samyb/Documents/CPE/Electronique/Projet1/chronoscore/score_tb_isim_beh.exe
Fuse Memory Usage: 33728 KB
Fuse CPU Usage: 1405 ms
