<!-- Banner -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=0:00c6ff,100:0072ff&height=250&section=header&text=Pravin%20|%20VLSI%20Designer&fontSize=50&fontColor=ffffff" alt="header"/>
</p>


---

## 🎯 **About Me**

<p align="center">
  <span style="font-size: 24px; color: #1E90FF; animation: fadeIn 3s ease-in-out infinite;">I'm a VLSI Design Student trained in 🇹🇼 Taiwan</span><br>
  <span style="font-size: 18px; color: #333; animation: fadeIn 5s ease-in-out infinite;">With a strong foundation in digital circuits, I specialize in ASIC design, and Full custom IC design.</span>
</p>

---

## 🛠️ **Tools & Technologies**

Here's a list of the **industry-standard tools** I use for VLSI Design:

<p align="center">
  <img src="https://img.shields.io/badge/Cadence%20Virtuoso-FF5733?style=for-the-badge" alt="Cadence Virtuoso"/>
  <img src="https://img.shields.io/badge/Synopsys%20HSPICE-9C27B0?style=for-the-badge" alt="Synopsys HSPICE"/>
  <img src="https://img.shields.io/badge/Mentor%20Graphics%20Calibre-00BCD4?style=for-the-badge" alt="Mentor Graphics Calibre"/>
</p>

<p align="center">
  <img src="https://img.shields.io/badge/NCSU 15nm PDK%20-8BC34A?style=for-the-badge" alt="Magic VLSI"/>
  <img src="https://img.shields.io/badge/Transistor level design-FF9800?style=for-the-badge" alt="NGSpice"/>
  <img src="https://img.shields.io/badge/PDK Enviroinment setup-673AB7?style=for-the-badge" alt="Qflow"/>
   <img src="https://img.shields.io/badge/Linux-2196F3?style=for-the-badge" alt="Yosys"/>
  <img src="https://img.shields.io/badge/Vivado-FFC107?style=for-the-badge" alt="Vivado"/>
  <img src="https://img.shields.io/badge/GTKWave-009688?style=for-the-badge" alt="GTKWave"/>
  <img src="https://img.shields.io/badge/Verilog-4CAF50?style=for-the-badge" alt="Verilog"/>
</p>

---

## 📚 **Key Projects & Experience**

I have experience working on a variety of **VLSI Design** projects, such as:

- **RTL Design**: Designed digital modules like **adders**, **multipliers**, and **counters** using **Verilog**.
- **ASIC Design**: Hands-on experience in **timing analysis**, **floorplanning**, **placement**, and **routing** using tools like **Vivado**, **Qflow**.
- **Analog Design**: Created custom analog circuits and simulations using **Cadence Virtuoso**.
- **Physical Design**: Worked on **layout design**, **DRC**, **LVS**, and **sign-off** using **Mentor Graphics Calibre**.

---

## 📫 **Connect with Me**

I'm open to collaborations, projects, and opportunities. Let’s connect:

- [LinkedIn](https://www.linkedin.com/in/pravin-archunan?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app))
- [GitHub](https://github.com/your-username)
- [Email](mailto:pravinpravin9865@gmail.com)

---

## 🚀 **Other Interests**

Aside from VLSI design, I am also passionate about:

- **Embedded Systems**
- **Machine Learning** in **Electronics**
- **AI-Driven Design Optimization**

---

## 🌟 **Why Work with Me?**

I focus on creating **high-performance designs** for **ASICs** and **FPGA** using the latest **industry-standard tools**. Whether you’re working on a new project or need expert insights, I’m here to help.

---

> "Building the future of electronics, one design at a time!" ✨

---

<style>
@keyframes slide {
  0% { color: #1E90FF; transform: translateX(-10px); }
  50% { color: #00BFFF; transform: translateX(10px); }
  100% { color: #1E90FF; transform: translateX(-10px); }
}

@keyframes fadeIn {
  0% { opacity: 0; }
  100% { opacity: 1; }
}
</style>
