#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 21 10:04:09 2023
# Process ID: 22680
# Current directory: E:/Learning/ComputerOrganization/project/code/cs202-CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6348 E:\Learning\ComputerOrganization\project\code\cs202-CPU\project_1.xpr
# Log file: E:/Learning/ComputerOrganization/project/code/cs202-CPU/vivado.log
# Journal file: E:/Learning/ComputerOrganization/project/code/cs202-CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/Decoder.v] -no_script -reset -force -quiet
remove_files  E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/Decoder.v
add_files -norecurse E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sim_1/new/decoder_sim.v w ]
add_files -fileset sim_1 E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sim_1/new/decoder_sim.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_memory_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_memory_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sim_1/new/data_memory_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 85de1794f39a4d799b5acbb6ff63e619 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_memory_sim_behav xil_defaultlib.data_memory_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_memory_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim/xsim.dir/data_memory_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 21 17:00:06 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "data_memory_sim_behav -key {Behavioral:sim_1:Functional:data_memory_sim} -tclbatch {data_memory_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source data_memory_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module data_memory_sim.uram.data_memory.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'data_memory_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.988 ; gain = 25.289
set_property top decoder_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decoder_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sim_1/new/decoder_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 85de1794f39a4d799b5acbb6ff63e619 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot decoder_sim_behav xil_defaultlib.decoder_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.decoder_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim/xsim.dir/decoder_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 21 17:02:53 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_sim_behav -key {Behavioral:sim_1:Functional:decoder_sim} -tclbatch {decoder_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source decoder_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.098 ; gain = 5.781
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decoder_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sim_1/new/decoder_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 85de1794f39a4d799b5acbb6ff63e619 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot decoder_sim_behav xil_defaultlib.decoder_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.decoder_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_sim_behav -key {Behavioral:sim_1:Functional:decoder_sim} -tclbatch {decoder_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source decoder_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decoder_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sim_1/new/decoder_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 85de1794f39a4d799b5acbb6ff63e619 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot decoder_sim_behav xil_defaultlib.decoder_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.decoder_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_sim_behav -key {Behavioral:sim_1:Functional:decoder_sim} -tclbatch {decoder_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source decoder_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decoder_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sim_1/new/decoder_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 85de1794f39a4d799b5acbb6ff63e619 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot decoder_sim_behav xil_defaultlib.decoder_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.decoder_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_sim_behav -key {Behavioral:sim_1:Functional:decoder_sim} -tclbatch {decoder_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source decoder_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/controller.v] -no_script -reset -force -quiet
remove_files  E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/controller.v
add_files -norecurse E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/new/control32.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 21 23:32:45 2023...
