### 1

```verilog
module AOI(A,B,C,D,F);
    input A,B,C,D;
    output F;
    assign F = (A&B)&(C&D);
endmodule
```

### 2

```verilog
module FullAdder(A,B,Cin,Sum,Cout);
    input A,B,Cin;
    output Sum,Cout;
    ...
endmodule

module Top;
    FullAdder FA(.A(W4),
                 .B(W5),
                 .Cin(W3),
                 .Sum(W1),
                 .Cout(W2)
                );
endmodule
```

### 3

```verilog
module TestFixture;
    reg A,B,SEL;
    wire F;
    MUX2 M(SEL,A,B,F);
    initial
        begin
           SEL=0;A=0;B=0;
            #10 A=1;
            #10 SEL=1;
            #10 B=1;
        end
    initial
        $monitor(SEL,A,B,F);
```
