{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649761179541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649761179541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 11:59:39 2022 " "Processing started: Tue Apr 12 11:59:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649761179541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761179541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AccN_Demo -c AccN_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off AccN_Demo -c AccN_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761179541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649761180193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649761180193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderN-Behavioral " "Found design unit 1: AdderN-Behavioral" {  } { { "AdderN.vhd" "" { Text "E:/Universidade-de-Aveiro---LECI/UA/FPGA/aula05Parte2/AdderN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649761189946 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderN " "Found entity 1: AdderN" {  } { { "AdderN.vhd" "" { Text "E:/Universidade-de-Aveiro---LECI/UA/FPGA/aula05Parte2/AdderN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649761189946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761189946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegN-Behavioral " "Found design unit 1: RegN-Behavioral" {  } { { "RegN.vhd" "" { Text "E:/Universidade-de-Aveiro---LECI/UA/FPGA/aula05Parte2/RegN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649761189949 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegN " "Found entity 1: RegN" {  } { { "RegN.vhd" "" { Text "E:/Universidade-de-Aveiro---LECI/UA/FPGA/aula05Parte2/RegN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649761189949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761189949 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"(\", or \"'\", or \".\" AccN.vhd(4) " "VHDL syntax error at AccN.vhd(4) near text \"entity\";  expecting \"(\", or \"'\", or \".\"" {  } { { "AccN.vhd" "" { Text "E:/Universidade-de-Aveiro---LECI/UA/FPGA/aula05Parte2/AccN.vhd" 4 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761189954 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a concurrent statement AccN.vhd(17) " "VHDL syntax error at AccN.vhd(17) near text \"entity\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a concurrent statement" {  } { { "AccN.vhd" "" { Text "E:/Universidade-de-Aveiro---LECI/UA/FPGA/aula05Parte2/AccN.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761189954 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"generic\";  expecting \"(\", or \"'\", or \".\" AccN.vhd(18) " "VHDL syntax error at AccN.vhd(18) near text \"generic\";  expecting \"(\", or \"'\", or \".\"" {  } { { "AccN.vhd" "" { Text "E:/Universidade-de-Aveiro---LECI/UA/FPGA/aula05Parte2/AccN.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761189954 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"<=\" AccN.vhd(19) " "VHDL syntax error at AccN.vhd(19) near text \"port\";  expecting \"<=\"" {  } { { "AccN.vhd" "" { Text "E:/Universidade-de-Aveiro---LECI/UA/FPGA/aula05Parte2/AccN.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761189954 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" AccN.vhd(19) " "VHDL syntax error at AccN.vhd(19) near text \";\";  expecting \")\", or \",\"" {  } { { "AccN.vhd" "" { Text "E:/Universidade-de-Aveiro---LECI/UA/FPGA/aula05Parte2/AccN.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761189954 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" AccN.vhd(21) " "VHDL syntax error at AccN.vhd(21) near text \";\";  expecting \"<=\"" {  } { { "AccN.vhd" "" { Text "E:/Universidade-de-Aveiro---LECI/UA/FPGA/aula05Parte2/AccN.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761189955 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"generic\";  expecting \"(\", or \"'\", or \".\" AccN.vhd(24) " "VHDL syntax error at AccN.vhd(24) near text \"generic\";  expecting \"(\", or \"'\", or \".\"" {  } { { "AccN.vhd" "" { Text "E:/Universidade-de-Aveiro---LECI/UA/FPGA/aula05Parte2/AccN.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761189955 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"<=\" AccN.vhd(25) " "VHDL syntax error at AccN.vhd(25) near text \"port\";  expecting \"<=\"" {  } { { "AccN.vhd" "" { Text "E:/Universidade-de-Aveiro---LECI/UA/FPGA/aula05Parte2/AccN.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761189955 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" AccN.vhd(25) " "VHDL syntax error at AccN.vhd(25) near text \";\";  expecting \")\", or \",\"" {  } { { "AccN.vhd" "" { Text "E:/Universidade-de-Aveiro---LECI/UA/FPGA/aula05Parte2/AccN.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761189955 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" AccN.vhd(29) " "VHDL syntax error at AccN.vhd(29) near text \";\";  expecting \"<=\"" {  } { { "AccN.vhd" "" { Text "E:/Universidade-de-Aveiro---LECI/UA/FPGA/aula05Parte2/AccN.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761189955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accn.vhd 0 0 " "Found 0 design units, including 0 entities, in source file accn.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761189955 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649761190051 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 12 11:59:50 2022 " "Processing ended: Tue Apr 12 11:59:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649761190051 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649761190051 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649761190051 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649761190051 ""}
