Source Block: hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@99:109@HdlIdDef
  input [2*NUM_LANES-1:0] core_status_lane_cgs_state,
  input [NUM_LANES-1:0] core_status_lane_ifs_ready,
  input [14*NUM_LANES-1:0] core_status_lane_latency
);

localparam PCORE_VERSION = 32'h00010161; // 1.01.a
localparam PCORE_MAGIC = 32'h32303452; // 204R

/* Register interface signals */
reg [31:0] up_rdata = 'h0;
reg up_wack = 1'b0;

Diff Content:
- 104 localparam PCORE_VERSION = 32'h00010161; // 1.01.a
+ 104 localparam PCORE_VERSION = 32'h00010261; // 1.02.a

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@100:110
  input [NUM_LANES-1:0] core_status_lane_ifs_ready,
  input [14*NUM_LANES-1:0] core_status_lane_latency
);

localparam PCORE_VERSION = 32'h00010161; // 1.01.a
localparam PCORE_MAGIC = 32'h32303452; // 204R

/* Register interface signals */
reg [31:0] up_rdata = 'h0;
reg up_wack = 1'b0;
reg up_rack = 1'b0;

