// Seed: 2675592178
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input wor id_2,
    output wand id_3,
    input wand id_4,
    output uwire id_5,
    output tri0 id_6
    , id_18,
    output wor id_7,
    output tri0 id_8,
    input tri id_9,
    output tri id_10,
    input wor id_11,
    output supply0 id_12,
    input supply1 id_13,
    input tri1 id_14,
    output tri1 id_15,
    output tri1 id_16
);
  logic id_19 = 1;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_18
  );
  assign id_8 = -1 == id_13;
endmodule
