
*** Running vivado
    with args -log l6_TB.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source l6_TB.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source l6_TB.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1402.371 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental Z:/ELEN_122L/Lab6/lab_6/lab_6.srcs/utils_1/imports/synth_1/l6_TB.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from Z:/ELEN_122L/Lab6/lab_6/lab_6.srcs/utils_1/imports/synth_1/l6_TB.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top l6_TB -part xc7a100tcsg324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11744
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'l6_TB' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_TB.v:1]
INFO: [Synth 8-6157] synthesizing module 'l6_branchPC' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_branchPC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'l6_branchPC' (0#1) [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_branchPC.v:1]
INFO: [Synth 8-6157] synthesizing module 'l6_PC' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'l6_PC' (0#1) [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'l6_branch' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_branch.v:1]
INFO: [Synth 8-6155] done synthesizing module 'l6_branch' (0#1) [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_branch.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2_to_1' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/mux_2_to_1.v:1]
	Parameter bit_width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2_to_1' (0#1) [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/mux_2_to_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'l6_MEM' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_MEM.v:1]
INFO: [Synth 8-3876] $readmem data file 'mem.txt' is read successfully [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_MEM.v:12]
INFO: [Synth 8-6155] done synthesizing module 'l6_MEM' (0#1) [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'A' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/A.v:1]
	Parameter bit_width bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'A' (0#1) [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/A.v:1]
INFO: [Synth 8-6157] synthesizing module 'SE_16' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/SE_16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SE_16' (0#1) [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/SE_16.v:1]
INFO: [Synth 8-6157] synthesizing module 'l6_SM' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_SM.v:1]
INFO: [Synth 8-226] default block is never used [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_SM.v:426]
INFO: [Synth 8-6155] done synthesizing module 'l6_SM' (0#1) [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_SM.v:1]
INFO: [Synth 8-6157] synthesizing module 'l5_RF' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l5_RF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'l5_RF' (0#1) [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l5_RF.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_mux' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/data_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_mux' (0#1) [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/data_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'imm_mux' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/imm_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'imm_mux' (0#1) [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/imm_mux.v:1]
WARNING: [Synth 8-85] always block has no event control specified [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_TB.v:183]
INFO: [Synth 8-6155] done synthesizing module 'l6_TB' (0#1) [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/l6_TB.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'l6_SM'
WARNING: [Synth 8-327] inferring latch for variable 'Aout_reg' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/A.v:13]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FETCH |                 0000000000000001 |                             0000
                  DECODE |                 0000000000000010 |                             0001
                    LOAD |                 0000000000000100 |                             0010
                  READ_Y |                 0000000000001000 |                             0011
                      MV |                 0000000000010000 |                             0111
                     ADD |                 0000000000100000 |                             0101
                  READ_X |                 0000000001000000 |                             0100
                     SUB |                 0000000010000000 |                             0110
                    SUBI |                 0000000100000000 |                             1010
                    ADDI |                 0000001000000000 |                             1001
                 WRITE_X |                 0000010000000000 |                             1000
                    DISP |                 0000100000000000 |                             1011
                    HALT |                 0001000000000000 |                             1100
                   STORE |                 0010000000000000 |                             1101
                      BZ |                 0100000000000000 |                             1111
                     BNZ |                 1000000000000000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'l6_SM'
WARNING: [Synth 8-327] inferring latch for variable 'mux_output_reg' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/data_mux.v:10]
WARNING: [Synth 8-327] inferring latch for variable 'adder_b_reg' [//samba2.engr.scu.edu/ddauenhauer/ECC/Desktop/lab_6_skeleton/skeleton/imm_mux.v:8]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 1     
+---Muxes : 
	  16 Input   16 Bit        Muxes := 1     
	  12 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 2     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 19    
	   3 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[15]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[14]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[13]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[12]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[11]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[10]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[9]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[8]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[7]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[6]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[5]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[4]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[3]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[2]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[1]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (ilatch/Aout_reg[0]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[15]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[14]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[13]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[12]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[11]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[10]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[9]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[8]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[7]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[6]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[5]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[4]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[3]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[2]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[1]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (sm/FSM_onehot_state_reg[0]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[15]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[14]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[13]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[12]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[11]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[10]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[9]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[8]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[7]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[6]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[5]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[4]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[3]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[2]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[1]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (a/Aout_reg[0]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[15]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[14]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[13]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[12]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[11]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[10]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[9]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[8]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[7]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[6]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[5]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[4]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[3]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[2]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[1]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (g/Aout_reg[0]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[15]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[14]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[13]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[12]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[11]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[10]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[9]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[8]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[7]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[6]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[5]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[4]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[3]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[2]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[1]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (dp/Aout_reg[0]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[15]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[14]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[13]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[12]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[11]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[10]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[9]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[8]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[7]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[6]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[5]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[4]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[3]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[2]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[1]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (d_mux/mux_output_reg[0]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (imm_mux/adder_b_reg[15]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (imm_mux/adder_b_reg[14]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (imm_mux/adder_b_reg[13]) is unused and will be removed from module l6_TB.
WARNING: [Synth 8-3332] Sequential element (imm_mux/adder_b_reg[12]) is unused and will be removed from module l6_TB.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.371 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 117 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.371 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.371 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1402.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1402.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7f4de472
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1402.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/ELEN_122L/Lab6/lab_6/lab_6.runs/synth_1/l6_TB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file l6_TB_utilization_synth.rpt -pb l6_TB_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  4 22:06:57 2024...
