{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 13 22:18:23 2017 " "Info: Processing started: Sat May 13 22:18:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off curs -c curs --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off curs -c curs --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\] register cpu:inst1\|registers:inst9\|lpm_dff2:inst53\|lpm_ff:lpm_ff_component\|dffs\[14\] 80.23 MHz 12.464 ns Internal " "Info: Clock \"clk\" has Internal fmax of 80.23 MHz between source register \"cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\]\" and destination register \"cpu:inst1\|registers:inst9\|lpm_dff2:inst53\|lpm_ff:lpm_ff_component\|dffs\[14\]\" (period= 12.464 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.700 ns + Longest register register " "Info: + Longest register to register delay is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\] 1 REG LCFF_X26_Y9_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N9; Fanout = 3; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.346 ns) 0.697 ns cpu:inst1\|registers:inst9\|inst33~0 2 COMB LCCOMB_X26_Y9_N0 10 " "Info: 2: + IC(0.351 ns) + CELL(0.346 ns) = 0.697 ns; Loc. = LCCOMB_X26_Y9_N0; Fanout = 10; COMB Node = 'cpu:inst1\|registers:inst9\|inst33~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] cpu:inst1|registers:inst9|inst33~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/registers.bdf" { { -200 1200 1264 -152 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.154 ns) 1.222 ns cpu:inst1\|registers:inst9\|inst31~0 3 COMB LCCOMB_X26_Y9_N16 15 " "Info: 3: + IC(0.371 ns) + CELL(0.154 ns) = 1.222 ns; Loc. = LCCOMB_X26_Y9_N16; Fanout = 15; COMB Node = 'cpu:inst1\|registers:inst9\|inst31~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { cpu:inst1|registers:inst9|inst33~0 cpu:inst1|registers:inst9|inst31~0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/registers.bdf" { { -296 1200 1264 -248 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.746 ns) 2.700 ns cpu:inst1\|registers:inst9\|lpm_dff2:inst53\|lpm_ff:lpm_ff_component\|dffs\[14\] 4 REG LCFF_X27_Y10_N1 1 " "Info: 4: + IC(0.732 ns) + CELL(0.746 ns) = 2.700 ns; Loc. = LCFF_X27_Y10_N1; Fanout = 1; REG Node = 'cpu:inst1\|registers:inst9\|lpm_dff2:inst53\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { cpu:inst1|registers:inst9|inst31~0 cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.246 ns ( 46.15 % ) " "Info: Total cell delay = 1.246 ns ( 46.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.454 ns ( 53.85 % ) " "Info: Total interconnect delay = 1.454 ns ( 53.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] cpu:inst1|registers:inst9|inst33~0 cpu:inst1|registers:inst9|inst31~0 cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] {} cpu:inst1|registers:inst9|inst33~0 {} cpu:inst1|registers:inst9|inst31~0 {} cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.351ns 0.371ns 0.732ns } { 0.000ns 0.346ns 0.154ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.348 ns - Smallest " "Info: - Smallest clock skew is -3.348 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.487 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 994 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 994; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns cpu:inst1\|registers:inst9\|lpm_dff2:inst53\|lpm_ff:lpm_ff_component\|dffs\[14\] 3 REG LCFF_X27_Y10_N1 1 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X27_Y10_N1; Fanout = 1; REG Node = 'cpu:inst1\|registers:inst9\|lpm_dff2:inst53\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clk~clkctrl cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.835 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.712 ns) 3.003 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\] 2 REG LCFF_X25_Y11_N29 2 " "Info: 2: + IC(1.437 ns) + CELL(0.712 ns) = 3.003 ns; Loc. = LCFF_X25_Y11_N29; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.000 ns) 4.527 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl 3 COMB CLKCTRL_G8 30 " "Info: 3: + IC(1.524 ns) + CELL(0.000 ns) = 4.527 ns; Loc. = CLKCTRL_G8; Fanout = 30; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.618 ns) 5.835 ns cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\] 4 REG LCFF_X26_Y9_N9 3 " "Info: 4: + IC(0.690 ns) + CELL(0.618 ns) = 5.835 ns; Loc. = LCFF_X26_Y9_N9; Fanout = 3; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.43 % ) " "Info: Total cell delay = 2.184 ns ( 37.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.651 ns ( 62.57 % ) " "Info: Total interconnect delay = 3.651 ns ( 62.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.835 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.835 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.437ns 1.524ns 0.690ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.835 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.835 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.437ns 1.524ns 0.690ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] cpu:inst1|registers:inst9|inst33~0 cpu:inst1|registers:inst9|inst31~0 cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] {} cpu:inst1|registers:inst9|inst33~0 {} cpu:inst1|registers:inst9|inst31~0 {} cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.351ns 0.371ns 0.732ns } { 0.000ns 0.346ns 0.154ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|registers:inst9|lpm_dff2:inst53|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.835 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.835 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.437ns 1.524ns 0.690ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 120 " "Warning: Circuit may not operate. Detected 120 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]~DUPLICATE cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[14\] clk 1.734 ns " "Info: Found hold time violation between source  pin or register \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]~DUPLICATE\" and destination pin or register \"cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[14\]\" for clock \"clk\" (Hold time is 1.734 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.345 ns + Largest " "Info: + Largest clock skew is 3.345 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.831 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.712 ns) 3.003 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\] 2 REG LCFF_X25_Y11_N29 2 " "Info: 2: + IC(1.437 ns) + CELL(0.712 ns) = 3.003 ns; Loc. = LCFF_X25_Y11_N29; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.000 ns) 4.527 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl 3 COMB CLKCTRL_G8 30 " "Info: 3: + IC(1.524 ns) + CELL(0.000 ns) = 4.527 ns; Loc. = CLKCTRL_G8; Fanout = 30; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.618 ns) 5.831 ns cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[14\] 4 REG LCFF_X26_Y8_N19 1 " "Info: 4: + IC(0.686 ns) + CELL(0.618 ns) = 5.831 ns; Loc. = LCFF_X26_Y8_N19; Fanout = 1; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.45 % ) " "Info: Total cell delay = 2.184 ns ( 37.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.647 ns ( 62.55 % ) " "Info: Total interconnect delay = 3.647 ns ( 62.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.831 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.831 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 1.437ns 1.524ns 0.686ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.486 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 994 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 994; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]~DUPLICATE 3 REG LCFF_X26_Y10_N21 43 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X26_Y10_N21; Fanout = 43; REG Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0]~DUPLICATE } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/altsyncram_ii91.tdf" 40 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.831 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.831 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 1.437ns 1.524ns 0.686ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/altsyncram_ii91.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/altsyncram_ii91.tdf" 40 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.666 ns - Shortest register register " "Info: - Shortest register to register delay is 1.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]~DUPLICATE 1 REG LCFF_X26_Y10_N21 43 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N21; Fanout = 43; REG Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0]~DUPLICATE } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/altsyncram_ii91.tdf" 40 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.272 ns) 0.867 ns memory:inst\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|din\[14\]~0 2 COMB LCCOMB_X26_Y9_N28 13 " "Info: 2: + IC(0.595 ns) + CELL(0.272 ns) = 0.867 ns; Loc. = LCCOMB_X26_Y9_N28; Fanout = 13; COMB Node = 'memory:inst\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|din\[14\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0]~DUPLICATE memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[14]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.053 ns) 1.511 ns cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[14\]~feeder 3 COMB LCCOMB_X26_Y8_N18 1 " "Info: 3: + IC(0.591 ns) + CELL(0.053 ns) = 1.511 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 1; COMB Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[14\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[14]~0 cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.666 ns cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[14\] 4 REG LCFF_X26_Y8_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.666 ns; Loc. = LCFF_X26_Y8_N19; Fanout = 1; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14]~feeder cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 28.81 % ) " "Info: Total cell delay = 0.480 ns ( 28.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.186 ns ( 71.19 % ) " "Info: Total interconnect delay = 1.186 ns ( 71.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0]~DUPLICATE memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[14]~0 cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14]~feeder cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.666 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0]~DUPLICATE {} memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[14]~0 {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14]~feeder {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.595ns 0.591ns 0.000ns } { 0.000ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_ii91.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/altsyncram_ii91.tdf" 40 15 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.831 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.831 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 1.437ns 1.524ns 0.686ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0]~DUPLICATE memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[14]~0 cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14]~feeder cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.666 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0]~DUPLICATE {} memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[14]~0 {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14]~feeder {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.595ns 0.591ns 0.000ns } { 0.000ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cpu:inst1\|loadOP1:inst11\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[14\] write clk 5.676 ns register " "Info: tsu for register \"cpu:inst1\|loadOP1:inst11\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]\" (data pin = \"write\", clock pin = \"clk\") is 5.676 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.066 ns + Longest pin register " "Info: + Longest pin to register delay is 8.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns write 1 PIN PIN_B13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 4; PIN Node = 'write'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 648 160 328 664 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.674 ns) + CELL(0.366 ns) 5.859 ns memory:inst\|lpm_rom:inst\|otri\[14\]~0 2 COMB LCCOMB_X26_Y13_N18 29 " "Info: 2: + IC(4.674 ns) + CELL(0.366 ns) = 5.859 ns; Loc. = LCCOMB_X26_Y13_N18; Fanout = 29; COMB Node = 'memory:inst\|lpm_rom:inst\|otri\[14\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.040 ns" { write memory:inst|lpm_rom:inst|otri[14]~0 } "NODE_NAME" } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.272 ns) 6.821 ns memory:inst\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|din\[14\]~0 3 COMB LCCOMB_X26_Y9_N28 13 " "Info: 3: + IC(0.690 ns) + CELL(0.272 ns) = 6.821 ns; Loc. = LCCOMB_X26_Y9_N28; Fanout = 13; COMB Node = 'memory:inst\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|din\[14\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { memory:inst|lpm_rom:inst|otri[14]~0 memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[14]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.053 ns) 7.911 ns cpu:inst1\|loadOP1:inst11\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]~feeder 4 COMB LCCOMB_X29_Y12_N16 1 " "Info: 4: + IC(1.037 ns) + CELL(0.053 ns) = 7.911 ns; Loc. = LCCOMB_X29_Y12_N16; Fanout = 1; COMB Node = 'cpu:inst1\|loadOP1:inst11\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[14]~0 cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.066 ns cpu:inst1\|loadOP1:inst11\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[14\] 5 REG LCFF_X29_Y12_N17 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 8.066 ns; Loc. = LCFF_X29_Y12_N17; Fanout = 1; REG Node = 'cpu:inst1\|loadOP1:inst11\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14]~feeder cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.665 ns ( 20.64 % ) " "Info: Total cell delay = 1.665 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.401 ns ( 79.36 % ) " "Info: Total interconnect delay = 6.401 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.066 ns" { write memory:inst|lpm_rom:inst|otri[14]~0 memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[14]~0 cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14]~feeder cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.066 ns" { write {} write~combout {} memory:inst|lpm_rom:inst|otri[14]~0 {} memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[14]~0 {} cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14]~feeder {} cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 4.674ns 0.690ns 1.037ns 0.000ns } { 0.000ns 0.819ns 0.366ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.480 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 994 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 994; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns cpu:inst1\|loadOP1:inst11\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[14\] 3 REG LCFF_X29_Y12_N17 1 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X29_Y12_N17; Fanout = 1; REG Node = 'cpu:inst1\|loadOP1:inst11\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.066 ns" { write memory:inst|lpm_rom:inst|otri[14]~0 memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[14]~0 cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14]~feeder cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.066 ns" { write {} write~combout {} memory:inst|lpm_rom:inst|otri[14]~0 {} memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[14]~0 {} cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14]~feeder {} cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 4.674ns 0.690ns 1.037ns 0.000ns } { 0.000ns 0.819ns 0.366ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} cpu:inst1|loadOP1:inst11|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk command\[26\] cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[11\] 10.864 ns register " "Info: tco from clock \"clk\" to destination pin \"command\[26\]\" through register \"cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[11\]\" is 10.864 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.835 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.712 ns) 3.003 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\] 2 REG LCFF_X25_Y11_N29 2 " "Info: 2: + IC(1.437 ns) + CELL(0.712 ns) = 3.003 ns; Loc. = LCFF_X25_Y11_N29; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.000 ns) 4.527 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl 3 COMB CLKCTRL_G8 30 " "Info: 3: + IC(1.524 ns) + CELL(0.000 ns) = 4.527 ns; Loc. = CLKCTRL_G8; Fanout = 30; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.618 ns) 5.835 ns cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[11\] 4 REG LCFF_X26_Y9_N31 3 " "Info: 4: + IC(0.690 ns) + CELL(0.618 ns) = 5.835 ns; Loc. = LCFF_X26_Y9_N31; Fanout = 3; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.43 % ) " "Info: Total cell delay = 2.184 ns ( 37.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.651 ns ( 62.57 % ) " "Info: Total interconnect delay = 3.651 ns ( 62.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.835 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.835 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 1.437ns 1.524ns 0.690ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.935 ns + Longest register pin " "Info: + Longest register to pin delay is 4.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[11\] 1 REG LCFF_X26_Y9_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N31; Fanout = 3; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst4\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.963 ns) + CELL(1.972 ns) 4.935 ns command\[26\] 2 PIN PIN_C19 0 " "Info: 2: + IC(2.963 ns) + CELL(1.972 ns) = 4.935 ns; Loc. = PIN_C19; Fanout = 0; PIN Node = 'command\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.935 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] command[26] } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 320 624 800 336 "command\[29..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 39.96 % ) " "Info: Total cell delay = 1.972 ns ( 39.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.963 ns ( 60.04 % ) " "Info: Total interconnect delay = 2.963 ns ( 60.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.935 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] command[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.935 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] {} command[26] {} } { 0.000ns 2.963ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.835 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.835 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 1.437ns 1.524ns 0.690ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.935 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] command[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.935 ns" { cpu:inst1|ComRetr:inst3|first_part:inst4|lpm_ff:lpm_ff_component|dffs[11] {} command[26] {} } { 0.000ns 2.963ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[12\] write clk -1.094 ns register " "Info: th for register \"cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[12\]\" (data pin = \"write\", clock pin = \"clk\") is -1.094 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.845 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 288 160 328 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.712 ns) 3.003 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\] 2 REG LCFF_X25_Y11_N29 2 " "Info: 2: + IC(1.437 ns) + CELL(0.712 ns) = 3.003 ns; Loc. = LCFF_X25_Y11_N29; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.000 ns) 4.527 ns cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl 3 COMB CLKCTRL_G8 30 " "Info: 3: + IC(1.524 ns) + CELL(0.000 ns) = 4.527 ns; Loc. = CLKCTRL_G8; Fanout = 30; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_counter0:inst5\|lpm_counter:lpm_counter_component\|cntr_4bj:auto_generated\|safe_q\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl } "NODE_NAME" } } { "db/cntr_4bj.tdf" "" { Text "C:/altera/91sp2/quartus/curs/db/cntr_4bj.tdf" 127 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.618 ns) 5.845 ns cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[12\] 4 REG LCFF_X27_Y13_N19 1 " "Info: 4: + IC(0.700 ns) + CELL(0.618 ns) = 5.845 ns; Loc. = LCFF_X27_Y13_N19; Fanout = 1; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 37.37 % ) " "Info: Total cell delay = 2.184 ns ( 37.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.661 ns ( 62.63 % ) " "Info: Total interconnect delay = 3.661 ns ( 62.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.845 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.845 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.437ns 1.524ns 0.700ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.088 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns write 1 PIN PIN_B13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 4; PIN Node = 'write'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "curs.bdf" "" { Schematic "C:/altera/91sp2/quartus/curs/curs.bdf" { { 648 160 328 664 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.674 ns) + CELL(0.366 ns) 5.859 ns memory:inst\|lpm_rom:inst\|otri\[14\]~0 2 COMB LCCOMB_X26_Y13_N18 29 " "Info: 2: + IC(4.674 ns) + CELL(0.366 ns) = 5.859 ns; Loc. = LCCOMB_X26_Y13_N18; Fanout = 29; COMB Node = 'memory:inst\|lpm_rom:inst\|otri\[14\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.040 ns" { write memory:inst|lpm_rom:inst|otri[14]~0 } "NODE_NAME" } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.272 ns) 6.404 ns memory:inst\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|din\[12\]~2DUPLICATE 3 COMB LCCOMB_X26_Y13_N20 10 " "Info: 3: + IC(0.273 ns) + CELL(0.272 ns) = 6.404 ns; Loc. = LCCOMB_X26_Y13_N20; Fanout = 10; COMB Node = 'memory:inst\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|din\[12\]~2DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { memory:inst|lpm_rom:inst|otri[14]~0 memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[12]~2DUPLICATE } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.053 ns) 6.933 ns cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[12\]~feeder 4 COMB LCCOMB_X27_Y13_N18 1 " "Info: 4: + IC(0.476 ns) + CELL(0.053 ns) = 6.933 ns; Loc. = LCCOMB_X27_Y13_N18; Fanout = 1; COMB Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[12\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[12]~2DUPLICATE cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.088 ns cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[12\] 5 REG LCFF_X27_Y13_N19 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 7.088 ns; Loc. = LCFF_X27_Y13_N19; Fanout = 1; REG Node = 'cpu:inst1\|ComRetr:inst3\|first_part:inst3\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12]~feeder cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.665 ns ( 23.49 % ) " "Info: Total cell delay = 1.665 ns ( 23.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.423 ns ( 76.51 % ) " "Info: Total interconnect delay = 5.423 ns ( 76.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.088 ns" { write memory:inst|lpm_rom:inst|otri[14]~0 memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[12]~2DUPLICATE cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12]~feeder cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.088 ns" { write {} write~combout {} memory:inst|lpm_rom:inst|otri[14]~0 {} memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[12]~2DUPLICATE {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12]~feeder {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 4.674ns 0.273ns 0.476ns 0.000ns } { 0.000ns 0.819ns 0.366ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.845 ns" { clk cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.845 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0] {} cpu:inst1|ComRetr:inst3|lpm_counter0:inst5|lpm_counter:lpm_counter_component|cntr_4bj:auto_generated|safe_q[0]~clkctrl {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.437ns 1.524ns 0.700ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.088 ns" { write memory:inst|lpm_rom:inst|otri[14]~0 memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[12]~2DUPLICATE cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12]~feeder cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.088 ns" { write {} write~combout {} memory:inst|lpm_rom:inst|otri[14]~0 {} memory:inst|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|din[12]~2DUPLICATE {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12]~feeder {} cpu:inst1|ComRetr:inst3|first_part:inst3|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 4.674ns 0.273ns 0.476ns 0.000ns } { 0.000ns 0.819ns 0.366ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 13 22:18:23 2017 " "Info: Processing ended: Sat May 13 22:18:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
