Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 31bef746fe0249eea5f7bea39abcd7a5 --incr --debug typical --relax --mt 8 -L MFclock -L xil_defaultlib -L secureip --snapshot lcd_controller_tb_behav xil_defaultlib.lcd_controller_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity mfclock.bcd_ascii_conv [bcd_ascii_conv_default]
Compiling architecture behavioral of entity mfclock.ram [ram_default]
Compiling architecture behavioral of entity mfclock.lcd_controller [lcd_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.lcd_controller_tb
Built simulation snapshot lcd_controller_tb_behav
