{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729505389535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729505389536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 04:09:49 2024 " "Processing started: Mon Oct 21 04:09:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729505389536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505389536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PISA -c MAIN " "Command: quartus_map --read_settings_files=on --write_settings_files=off PISA -c MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505389536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729505389960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729505389960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN " "Found entity 1: MAIN" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pisa.sv 1 1 " "Found 1 design units, including 1 entities, in source file pisa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PISA " "Found entity 1: PISA" {  } { { "PISA.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/PISA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "VGA/pll.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA/vga_controller.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/draw_board.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/draw_board.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_board " "Found entity 1: draw_board" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "VGA/vga.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_data " "Found entity 1: RAM_data" {  } { { "RAM_data.v" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/RAM_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_test " "Found entity 1: ram_test" {  } { { "RAM/ram_test.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/RAM/ram_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "RAM/counter.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/RAM/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/ram_data_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/ram_data_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_data_tb " "Found entity 1: RAM_data_tb" {  } { { "TestBench/RAM_data_tb.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/TestBench/RAM_data_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_pixels.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_pixels.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_pixels " "Found entity 1: RAM_pixels" {  } { { "RAM_pixels.v" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/RAM_pixels.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/ram_pixels_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/ram_pixels_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_pixels_tb " "Found entity 1: RAM_pixels_tb" {  } { { "TestBench/RAM_pixels_tb.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/TestBench/RAM_pixels_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399307 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "draw_board draw_board.sv(36) " "Verilog HDL Parameter Declaration warning at draw_board.sv(36): Parameter Declaration in module \"draw_board\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1729505399308 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "draw_board draw_board.sv(39) " "Verilog HDL Parameter Declaration warning at draw_board.sv(39): Parameter Declaration in module \"draw_board\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1729505399308 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "draw_board draw_board.sv(43) " "Verilog HDL Parameter Declaration warning at draw_board.sv(43): Parameter Declaration in module \"draw_board\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1729505399308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAIN " "Elaborating entity \"MAIN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729505399366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISA PISA:pisa " "Elaborating entity \"PISA\" for hierarchy \"PISA:pisa\"" {  } { { "MAIN.sv" "pisa" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729505399367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga PISA:pisa\|vga:vga " "Elaborating entity \"vga\" for hierarchy \"PISA:pisa\|vga:vga\"" {  } { { "PISA.sv" "vga" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/PISA.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729505399368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll PISA:pisa\|vga:vga\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"PISA:pisa\|vga:vga\|pll:vgapll\"" {  } { { "VGA/vga.sv" "vgapll" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/vga.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729505399369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller PISA:pisa\|vga:vga\|vga_controller:vga_controller_inst " "Elaborating entity \"vga_controller\" for hierarchy \"PISA:pisa\|vga:vga\|vga_controller:vga_controller_inst\"" {  } { { "VGA/vga.sv" "vga_controller_inst" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/vga.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729505399370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_board PISA:pisa\|vga:vga\|draw_board:draw_board_inst " "Elaborating entity \"draw_board\" for hierarchy \"PISA:pisa\|vga:vga\|draw_board:draw_board_inst\"" {  } { { "VGA/vga.sv" "draw_board_inst" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/vga.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729505399371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "second_img_width draw_board.sv(29) " "Verilog HDL or VHDL warning at draw_board.sv(29): object \"second_img_width\" assigned a value but never read" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729505399371 "|MAIN|PISA:pisa|vga:vga|draw_board:draw_board_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "second_img_height draw_board.sv(29) " "Verilog HDL or VHDL warning at draw_board.sv(29): object \"second_img_height\" assigned a value but never read" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729505399372 "|MAIN|PISA:pisa|vga:vga|draw_board:draw_board_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "second_img_base draw_board.sv(40) " "Verilog HDL or VHDL warning at draw_board.sv(40): object \"second_img_base\" assigned a value but never read" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729505399372 "|MAIN|PISA:pisa|vga:vga|draw_board:draw_board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw_board.sv(68) " "Verilog HDL assignment warning at draw_board.sv(68): truncated value with size 32 to match size of target (16)" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729505399372 "|MAIN|PISA:pisa|vga:vga|draw_board:draw_board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 draw_board.sv(69) " "Verilog HDL assignment warning at draw_board.sv(69): truncated value with size 32 to match size of target (18)" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729505399372 "|MAIN|PISA:pisa|vga:vga|draw_board:draw_board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw_board.sv(71) " "Verilog HDL assignment warning at draw_board.sv(71): truncated value with size 32 to match size of target (16)" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729505399372 "|MAIN|PISA:pisa|vga:vga|draw_board:draw_board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw_board.sv(72) " "Verilog HDL assignment warning at draw_board.sv(72): truncated value with size 32 to match size of target (16)" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729505399372 "|MAIN|PISA:pisa|vga:vga|draw_board:draw_board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw_board.sv(73) " "Verilog HDL assignment warning at draw_board.sv(73): truncated value with size 32 to match size of target (16)" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729505399373 "|MAIN|PISA:pisa|vga:vga|draw_board:draw_board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw_board.sv(87) " "Verilog HDL assignment warning at draw_board.sv(87): truncated value with size 32 to match size of target (16)" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729505399373 "|MAIN|PISA:pisa|vga:vga|draw_board:draw_board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw_board.sv(89) " "Verilog HDL assignment warning at draw_board.sv(89): truncated value with size 32 to match size of target (16)" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729505399373 "|MAIN|PISA:pisa|vga:vga|draw_board:draw_board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw_board.sv(90) " "Verilog HDL assignment warning at draw_board.sv(90): truncated value with size 32 to match size of target (16)" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729505399373 "|MAIN|PISA:pisa|vga:vga|draw_board:draw_board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw_board.sv(91) " "Verilog HDL assignment warning at draw_board.sv(91): truncated value with size 32 to match size of target (16)" {  } { { "VGA/draw_board.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/VGA/draw_board.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729505399373 "|MAIN|PISA:pisa|vga:vga|draw_board:draw_board_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_pixels PISA:pisa\|RAM_pixels:ram_pixels " "Elaborating entity \"RAM_pixels\" for hierarchy \"PISA:pisa\|RAM_pixels:ram_pixels\"" {  } { { "PISA.sv" "ram_pixels" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/PISA.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729505399406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PISA:pisa\|RAM_pixels:ram_pixels\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PISA:pisa\|RAM_pixels:ram_pixels\|altsyncram:altsyncram_component\"" {  } { { "RAM_pixels.v" "altsyncram_component" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/RAM_pixels.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729505399442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PISA:pisa\|RAM_pixels:ram_pixels\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PISA:pisa\|RAM_pixels:ram_pixels\|altsyncram:altsyncram_component\"" {  } { { "RAM_pixels.v" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/RAM_pixels.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729505399443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PISA:pisa\|RAM_pixels:ram_pixels\|altsyncram:altsyncram_component " "Instantiated megafunction \"PISA:pisa\|RAM_pixels:ram_pixels\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pixels.mif " "Parameter \"init_file\" = \"pixels.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 200000 " "Parameter \"numwords_a\" = \"200000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 200000 " "Parameter \"numwords_b\" = \"200000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729505399443 ""}  } { { "RAM_pixels.v" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/RAM_pixels.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729505399443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m002.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m002.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m002 " "Found entity 1: altsyncram_m002" {  } { { "db/altsyncram_m002.tdf" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/db/altsyncram_m002.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m002 PISA:pisa\|RAM_pixels:ram_pixels\|altsyncram:altsyncram_component\|altsyncram_m002:auto_generated " "Elaborating entity \"altsyncram_m002\" for hierarchy \"PISA:pisa\|RAM_pixels:ram_pixels\|altsyncram:altsyncram_component\|altsyncram_m002:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729505399526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_uma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_uma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_uma " "Found entity 1: decode_uma" {  } { { "db/decode_uma.tdf" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/db/decode_uma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_uma PISA:pisa\|RAM_pixels:ram_pixels\|altsyncram:altsyncram_component\|altsyncram_m002:auto_generated\|decode_uma:decode2 " "Elaborating entity \"decode_uma\" for hierarchy \"PISA:pisa\|RAM_pixels:ram_pixels\|altsyncram:altsyncram_component\|altsyncram_m002:auto_generated\|decode_uma:decode2\"" {  } { { "db/altsyncram_m002.tdf" "decode2" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/db/altsyncram_m002.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729505399583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ehb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ehb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ehb " "Found entity 1: mux_ehb" {  } { { "db/mux_ehb.tdf" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/db/mux_ehb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729505399636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505399636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ehb PISA:pisa\|RAM_pixels:ram_pixels\|altsyncram:altsyncram_component\|altsyncram_m002:auto_generated\|mux_ehb:mux3 " "Elaborating entity \"mux_ehb\" for hierarchy \"PISA:pisa\|RAM_pixels:ram_pixels\|altsyncram:altsyncram_component\|altsyncram_m002:auto_generated\|mux_ehb:mux3\"" {  } { { "db/altsyncram_m002.tdf" "mux3" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/db/altsyncram_m002.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729505399637 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729505400318 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[0\] GND " "Pin \"wraddress\[0\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[1\] GND " "Pin \"wraddress\[1\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[2\] GND " "Pin \"wraddress\[2\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[3\] GND " "Pin \"wraddress\[3\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[4\] GND " "Pin \"wraddress\[4\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[5\] GND " "Pin \"wraddress\[5\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[6\] GND " "Pin \"wraddress\[6\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[7\] GND " "Pin \"wraddress\[7\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[8\] GND " "Pin \"wraddress\[8\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[9\] GND " "Pin \"wraddress\[9\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[10\] GND " "Pin \"wraddress\[10\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[11\] GND " "Pin \"wraddress\[11\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[12\] GND " "Pin \"wraddress\[12\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[13\] GND " "Pin \"wraddress\[13\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[14\] GND " "Pin \"wraddress\[14\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[15\] GND " "Pin \"wraddress\[15\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[16\] GND " "Pin \"wraddress\[16\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wraddress\[17\] GND " "Pin \"wraddress\[17\]\" is stuck at GND" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729505400479 "|MAIN|wraddress[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729505400479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729505400642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729505401237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729505401237 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch " "No output dependent on input pin \"switch\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[8\] " "No output dependent on input pin \"data\[8\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[9\] " "No output dependent on input pin \"data\[9\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[10\] " "No output dependent on input pin \"data\[10\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[11\] " "No output dependent on input pin \"data\[11\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[12\] " "No output dependent on input pin \"data\[12\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[13\] " "No output dependent on input pin \"data\[13\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[14\] " "No output dependent on input pin \"data\[14\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[15\] " "No output dependent on input pin \"data\[15\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[16\] " "No output dependent on input pin \"data\[16\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[17\] " "No output dependent on input pin \"data\[17\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[18\] " "No output dependent on input pin \"data\[18\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[19\] " "No output dependent on input pin \"data\[19\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[20\] " "No output dependent on input pin \"data\[20\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[21\] " "No output dependent on input pin \"data\[21\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[22\] " "No output dependent on input pin \"data\[22\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[23\] " "No output dependent on input pin \"data\[23\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[24\] " "No output dependent on input pin \"data\[24\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[25\] " "No output dependent on input pin \"data\[25\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[26\] " "No output dependent on input pin \"data\[26\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[27\] " "No output dependent on input pin \"data\[27\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[28\] " "No output dependent on input pin \"data\[28\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[29\] " "No output dependent on input pin \"data\[29\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[30\] " "No output dependent on input pin \"data\[30\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[31\] " "No output dependent on input pin \"data\[31\]\"" {  } { { "MAIN.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/MAIN.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729505401359 "|MAIN|data[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729505401359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "505 " "Implemented 505 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729505401362 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729505401362 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729505401362 ""} { "Info" "ICUT_CUT_TM_RAMS" "200 " "Implemented 200 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1729505401362 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1729505401362 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729505401362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729505401386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 04:10:01 2024 " "Processing ended: Mon Oct 21 04:10:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729505401386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729505401386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729505401386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729505401386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1729505402769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729505402769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 04:10:02 2024 " "Processing started: Mon Oct 21 04:10:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729505402769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1729505402769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PISA -c MAIN " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PISA -c MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1729505402770 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1729505402897 ""}
{ "Info" "0" "" "Project  = PISA" {  } {  } 0 0 "Project  = PISA" 0 0 "Fitter" 0 0 1729505402897 ""}
{ "Info" "0" "" "Revision = MAIN" {  } {  } 0 0 "Revision = MAIN" 0 0 "Fitter" 0 0 1729505402897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729505403043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729505403043 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAIN 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"MAIN\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729505403063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729505403109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729505403109 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PISA:pisa\|RAM_pixels:ram_pixels\|altsyncram:altsyncram_component\|altsyncram_m002:auto_generated\|ram_block1a128 " "Atom \"PISA:pisa\|RAM_pixels:ram_pixels\|altsyncram:altsyncram_component\|altsyncram_m002:auto_generated\|ram_block1a128\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1729505403190 "|MAIN|PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ram_block1a128"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1729505403190 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729505403588 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1729505403610 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729505403778 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1729505403817 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "77 109 " "No exact pin location assignment(s) for 77 pins of 109 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1729505404102 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1729505415365 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 255 global CLKCTRL_G6 " "clk~inputCLKENA0 with 255 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1729505415749 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1729505415749 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729505415749 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729505415774 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729505415775 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729505415777 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1729505415778 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1729505415778 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729505415779 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAIN.sdc " "Synopsys Design Constraints File file not found: 'MAIN.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1729505416831 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1729505416832 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1729505416851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1729505416851 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1729505416852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729505416936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "20 DSP block " "Packed 20 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1729505416937 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "20 " "Created 20 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1729505416937 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729505416937 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729505417081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729505424624 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1729505425131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729505428687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729505439877 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729505450970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729505450970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729505452780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1729505462515 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729505462515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1729505474081 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729505474081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729505474086 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.69 " "Total time spent on timing analysis during the Fitter is 2.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1729505476871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729505476982 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729505478692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729505478694 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729505480357 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729505485079 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/output_files/MAIN.fit.smsg " "Generated suppressed messages file C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/output_files/MAIN.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1729505485576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6613 " "Peak virtual memory: 6613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729505486540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 04:11:26 2024 " "Processing ended: Mon Oct 21 04:11:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729505486540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729505486540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:56 " "Total CPU time (on all processors): 00:02:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729505486540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729505486540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1729505487737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729505487738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 04:11:27 2024 " "Processing started: Mon Oct 21 04:11:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729505487738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1729505487738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PISA -c MAIN " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PISA -c MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1729505487738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1729505488648 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1729505495573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729505496020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 04:11:36 2024 " "Processing ended: Mon Oct 21 04:11:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729505496020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729505496020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729505496020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1729505496020 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1729505496677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1729505497323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729505497323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 04:11:37 2024 " "Processing started: Mon Oct 21 04:11:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729505497323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1729505497323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PISA -c MAIN " "Command: quartus_sta PISA -c MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1729505497323 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1729505497477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1729505498357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1729505498357 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505498402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505498402 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAIN.sdc " "Synopsys Design Constraints File file not found: 'MAIN.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1729505499220 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505499221 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PISA:pisa\|vga:vga\|pll:vgapll\|toggle PISA:pisa\|vga:vga\|pll:vgapll\|toggle " "create_clock -period 1.000 -name PISA:pisa\|vga:vga\|pll:vgapll\|toggle PISA:pisa\|vga:vga\|pll:vgapll\|toggle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729505499248 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729505499248 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729505499248 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1729505499287 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729505499290 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1729505499293 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729505499307 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729505499475 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729505499475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.654 " "Worst-case setup slack is -4.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505499491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505499491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.654           -5876.969 clk  " "   -4.654           -5876.969 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505499491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.619            -134.638 PISA:pisa\|vga:vga\|pll:vgapll\|toggle  " "   -3.619            -134.638 PISA:pisa\|vga:vga\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505499491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505499491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505499530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505499530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clk  " "    0.376               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505499530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.154               0.000 PISA:pisa\|vga:vga\|pll:vgapll\|toggle  " "    1.154               0.000 PISA:pisa\|vga:vga\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505499530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505499530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729505499551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729505499562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505499580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505499580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28123.192 clk  " "   -2.636          -28123.192 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505499580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -58.397 PISA:pisa\|vga:vga\|pll:vgapll\|toggle  " "   -2.225             -58.397 PISA:pisa\|vga:vga\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505499580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505499580 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729505499749 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729505499804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729505502340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729505502606 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729505502648 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729505502648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.567 " "Worst-case setup slack is -4.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505502651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505502651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.567           -5514.168 clk  " "   -4.567           -5514.168 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505502651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.659            -134.530 PISA:pisa\|vga:vga\|pll:vgapll\|toggle  " "   -3.659            -134.530 PISA:pisa\|vga:vga\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505502651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505502651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.227 " "Worst-case hold slack is 0.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505502666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505502666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 clk  " "    0.227               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505502666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008               0.000 PISA:pisa\|vga:vga\|pll:vgapll\|toggle  " "    1.008               0.000 PISA:pisa\|vga:vga\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505502666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505502666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729505502676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729505502681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505502689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505502689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28062.878 clk  " "   -2.636          -28062.878 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505502689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -58.240 PISA:pisa\|vga:vga\|pll:vgapll\|toggle  " "   -2.225             -58.240 PISA:pisa\|vga:vga\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505502689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505502689 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729505502793 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729505503045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729505505421 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729505505624 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729505505635 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729505505635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.775 " "Worst-case setup slack is -2.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505505637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505505637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.775           -2917.490 clk  " "   -2.775           -2917.490 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505505637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.826             -62.517 PISA:pisa\|vga:vga\|pll:vgapll\|toggle  " "   -1.826             -62.517 PISA:pisa\|vga:vga\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505505637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505505637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505505649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505505649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 clk  " "    0.126               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505505649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 PISA:pisa\|vga:vga\|pll:vgapll\|toggle  " "    0.520               0.000 PISA:pisa\|vga:vga\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505505649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505505649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729505505657 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729505505664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505505670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505505670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -27987.466 clk  " "   -2.636          -27987.466 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505505670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -35.742 PISA:pisa\|vga:vga\|pll:vgapll\|toggle  " "   -1.702             -35.742 PISA:pisa\|vga:vga\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505505670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505505670 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729505505760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729505506074 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729505506092 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729505506092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.389 " "Worst-case setup slack is -2.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505506097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505506097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.389           -2349.934 clk  " "   -2.389           -2349.934 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505506097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621             -54.556 PISA:pisa\|vga:vga\|pll:vgapll\|toggle  " "   -1.621             -54.556 PISA:pisa\|vga:vga\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505506097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505506097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.075 " "Worst-case hold slack is -0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505506115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505506115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.848 clk  " "   -0.075              -0.848 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505506115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 PISA:pisa\|vga:vga\|pll:vgapll\|toggle  " "    0.435               0.000 PISA:pisa\|vga:vga\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505506115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505506115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729505506124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729505506129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505506141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505506141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -28006.447 clk  " "   -2.636          -28006.447 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505506141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -35.742 PISA:pisa\|vga:vga\|pll:vgapll\|toggle  " "   -1.702             -35.742 PISA:pisa\|vga:vga\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729505506141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729505506141 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729505508340 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729505508347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5204 " "Peak virtual memory: 5204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729505508438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 04:11:48 2024 " "Processing ended: Mon Oct 21 04:11:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729505508438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729505508438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729505508438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729505508438 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1729505509651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729505509652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 04:11:49 2024 " "Processing started: Mon Oct 21 04:11:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729505509652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1729505509652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PISA -c MAIN " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PISA -c MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1729505509652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1729505510696 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MAIN.vo C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/simulation/modelsim/ simulation " "Generated file MAIN.vo in folder \"C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1729505510912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729505511025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 04:11:51 2024 " "Processing ended: Mon Oct 21 04:11:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729505511025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729505511025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729505511025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1729505511025 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Quartus Prime Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1729505511817 ""}
