	component nios2e is
		port (
			clk_clk       : in  std_logic                     := 'X';             -- clk
			cycle_export  : out std_logic_vector(27 downto 0);                    -- export
			duty_export   : out std_logic_vector(27 downto 0);                    -- export
			reset_reset_n : in  std_logic                     := 'X';             -- reset_n
			sw1_export    : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			sw2_export    : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			sw3_export    : in  std_logic_vector(15 downto 0) := (others => 'X')  -- export
		);
	end component nios2e;

