Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Mon Apr 18 23:15:25 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-13   Warning   combinational multiplier       1           
TIMING-18  Warning   Missing input or output delay  50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.960       -6.995                     10                  866        0.118        0.000                      0                  866        4.500        0.000                       0                   452  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.960       -6.995                     10                  866        0.118        0.000                      0                  866        4.500        0.000                       0                   452  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           10  Failing Endpoints,  Worst Slack       -0.960ns,  Total Violation       -6.995ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p1acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 5.300ns (48.837%)  route 5.552ns (51.163%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.560     5.144    game/cu/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  game/cu/FSM_onehot_M_game_q_reg[8]/Q
                         net (fo=25, routed)          0.869     6.432    game/cu/Q[3]
    SLICE_X56Y32         LUT5 (Prop_lut5_I0_O)        0.296     6.728 r  game/cu/M_st_p1acc_q[15]_i_10/O
                         net (fo=1, routed)           0.165     6.893    game/cu/M_st_p1acc_q[15]_i_10_n_0
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=31, routed)          0.892     7.910    game/regs/s0_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.034 f  game/regs/s0_i_83/O
                         net (fo=2, routed)           0.330     8.364    game/cu/s0_2
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  game/cu/s0_i_26/O
                         net (fo=1, routed)           0.780     9.268    game/gamealu/adder/A[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    13.109 f  game/gamealu/adder/s0/P[8]
                         net (fo=2, routed)           1.047    14.156    game/gamealu/adder/P[8]
    SLICE_X57Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.280 r  game/gamealu/adder/M_st_p1acc_q[0]_i_10/O
                         net (fo=1, routed)           0.475    14.754    game/gamealu/adder/M_st_p1acc_q[0]_i_10_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.878 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.448    15.326    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.450 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.547    15.997    game/regs/D[0]
    SLICE_X55Y29         FDRE                                         r  game/regs/M_st_p1acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.441    14.846    game/regs/clk_IBUF_BUFG
    SLICE_X55Y29         FDRE                                         r  game/regs/M_st_p1acc_q_reg[0]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)       -0.047    15.037    game/regs/M_st_p1acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -15.997    
  -------------------------------------------------------------------
                         slack                                 -0.960    

Slack (VIOLATED) :        -0.952ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p2curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.866ns  (logic 5.300ns (48.778%)  route 5.566ns (51.222%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.560     5.144    game/cu/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  game/cu/FSM_onehot_M_game_q_reg[8]/Q
                         net (fo=25, routed)          0.869     6.432    game/cu/Q[3]
    SLICE_X56Y32         LUT5 (Prop_lut5_I0_O)        0.296     6.728 r  game/cu/M_st_p1acc_q[15]_i_10/O
                         net (fo=1, routed)           0.165     6.893    game/cu/M_st_p1acc_q[15]_i_10_n_0
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=31, routed)          0.892     7.910    game/regs/s0_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.034 f  game/regs/s0_i_83/O
                         net (fo=2, routed)           0.330     8.364    game/cu/s0_2
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  game/cu/s0_i_26/O
                         net (fo=1, routed)           0.780     9.268    game/gamealu/adder/A[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    13.109 f  game/gamealu/adder/s0/P[8]
                         net (fo=2, routed)           1.047    14.156    game/gamealu/adder/P[8]
    SLICE_X57Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.280 r  game/gamealu/adder/M_st_p1acc_q[0]_i_10/O
                         net (fo=1, routed)           0.475    14.754    game/gamealu/adder/M_st_p1acc_q[0]_i_10_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.878 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.448    15.326    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.450 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.560    16.010    game/regs/D[0]
    SLICE_X56Y30         FDRE                                         r  game/regs/M_st_p2curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.442    14.847    game/regs/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  game/regs/M_st_p2curr_q_reg[0]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X56Y30         FDRE (Setup_fdre_C_D)       -0.013    15.058    game/regs/M_st_p2curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                 -0.952    

Slack (VIOLATED) :        -0.821ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_temp_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.707ns  (logic 5.300ns (49.499%)  route 5.407ns (50.501%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.560     5.144    game/cu/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  game/cu/FSM_onehot_M_game_q_reg[8]/Q
                         net (fo=25, routed)          0.869     6.432    game/cu/Q[3]
    SLICE_X56Y32         LUT5 (Prop_lut5_I0_O)        0.296     6.728 r  game/cu/M_st_p1acc_q[15]_i_10/O
                         net (fo=1, routed)           0.165     6.893    game/cu/M_st_p1acc_q[15]_i_10_n_0
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=31, routed)          0.892     7.910    game/regs/s0_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.034 f  game/regs/s0_i_83/O
                         net (fo=2, routed)           0.330     8.364    game/cu/s0_2
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  game/cu/s0_i_26/O
                         net (fo=1, routed)           0.780     9.268    game/gamealu/adder/A[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    13.109 f  game/gamealu/adder/s0/P[8]
                         net (fo=2, routed)           1.047    14.156    game/gamealu/adder/P[8]
    SLICE_X57Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.280 r  game/gamealu/adder/M_st_p1acc_q[0]_i_10/O
                         net (fo=1, routed)           0.475    14.754    game/gamealu/adder/M_st_p1acc_q[0]_i_10_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.878 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.448    15.326    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.450 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.402    15.852    game/regs/D[0]
    SLICE_X57Y29         FDRE                                         r  game/regs/M_temp_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.442    14.847    game/regs/clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  game/regs/M_temp_q_reg[0]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X57Y29         FDRE (Setup_fdre_C_D)       -0.040    15.031    game/regs/M_temp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -15.852    
  -------------------------------------------------------------------
                         slack                                 -0.821    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_win_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.772ns  (logic 5.300ns (49.200%)  route 5.472ns (50.800%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.560     5.144    game/cu/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  game/cu/FSM_onehot_M_game_q_reg[8]/Q
                         net (fo=25, routed)          0.869     6.432    game/cu/Q[3]
    SLICE_X56Y32         LUT5 (Prop_lut5_I0_O)        0.296     6.728 r  game/cu/M_st_p1acc_q[15]_i_10/O
                         net (fo=1, routed)           0.165     6.893    game/cu/M_st_p1acc_q[15]_i_10_n_0
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=31, routed)          0.892     7.910    game/regs/s0_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.034 f  game/regs/s0_i_83/O
                         net (fo=2, routed)           0.330     8.364    game/cu/s0_2
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  game/cu/s0_i_26/O
                         net (fo=1, routed)           0.780     9.268    game/gamealu/adder/A[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    13.109 f  game/gamealu/adder/s0/P[8]
                         net (fo=2, routed)           1.047    14.156    game/gamealu/adder/P[8]
    SLICE_X57Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.280 r  game/gamealu/adder/M_st_p1acc_q[0]_i_10/O
                         net (fo=1, routed)           0.475    14.754    game/gamealu/adder/M_st_p1acc_q[0]_i_10_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.878 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.915    15.793    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X57Y30         LUT5 (Prop_lut5_I2_O)        0.124    15.917 r  game/cu/M_st_win_q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.917    game/regs/M_st_win_q_reg[0]_1
    SLICE_X57Y30         FDRE                                         r  game/regs/M_st_win_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.442    14.847    game/regs/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  game/regs/M_st_win_q_reg[0]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.032    15.103    game/regs/M_st_win_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -15.917    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p2acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 5.300ns (49.614%)  route 5.382ns (50.386%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.560     5.144    game/cu/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  game/cu/FSM_onehot_M_game_q_reg[8]/Q
                         net (fo=25, routed)          0.869     6.432    game/cu/Q[3]
    SLICE_X56Y32         LUT5 (Prop_lut5_I0_O)        0.296     6.728 r  game/cu/M_st_p1acc_q[15]_i_10/O
                         net (fo=1, routed)           0.165     6.893    game/cu/M_st_p1acc_q[15]_i_10_n_0
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=31, routed)          0.892     7.910    game/regs/s0_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.034 f  game/regs/s0_i_83/O
                         net (fo=2, routed)           0.330     8.364    game/cu/s0_2
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  game/cu/s0_i_26/O
                         net (fo=1, routed)           0.780     9.268    game/gamealu/adder/A[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    13.109 f  game/gamealu/adder/s0/P[8]
                         net (fo=2, routed)           1.047    14.156    game/gamealu/adder/P[8]
    SLICE_X57Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.280 r  game/gamealu/adder/M_st_p1acc_q[0]_i_10/O
                         net (fo=1, routed)           0.475    14.754    game/gamealu/adder/M_st_p1acc_q[0]_i_10_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.878 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.448    15.326    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.450 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.377    15.827    game/regs/D[0]
    SLICE_X56Y29         FDRE                                         r  game/regs/M_st_p2acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.442    14.847    game/regs/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  game/regs/M_st_p2acc_q_reg[0]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X56Y29         FDRE (Setup_fdre_C_D)       -0.047    15.024    game/regs/M_st_p2acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -15.827    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.798ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_turn_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.707ns  (logic 5.300ns (49.498%)  route 5.407ns (50.502%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.560     5.144    game/cu/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  game/cu/FSM_onehot_M_game_q_reg[8]/Q
                         net (fo=25, routed)          0.869     6.432    game/cu/Q[3]
    SLICE_X56Y32         LUT5 (Prop_lut5_I0_O)        0.296     6.728 r  game/cu/M_st_p1acc_q[15]_i_10/O
                         net (fo=1, routed)           0.165     6.893    game/cu/M_st_p1acc_q[15]_i_10_n_0
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=31, routed)          0.892     7.910    game/regs/s0_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.034 f  game/regs/s0_i_83/O
                         net (fo=2, routed)           0.330     8.364    game/cu/s0_2
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  game/cu/s0_i_26/O
                         net (fo=1, routed)           0.780     9.268    game/gamealu/adder/A[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    13.109 f  game/gamealu/adder/s0/P[8]
                         net (fo=2, routed)           1.047    14.156    game/gamealu/adder/P[8]
    SLICE_X57Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.280 r  game/gamealu/adder/M_st_p1acc_q[0]_i_10/O
                         net (fo=1, routed)           0.475    14.754    game/gamealu/adder/M_st_p1acc_q[0]_i_10_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.878 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.448    15.326    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.450 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.402    15.852    game/regs/D[0]
    SLICE_X56Y26         FDRE                                         r  game/regs/M_st_turn_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.438    14.843    game/regs/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  game/regs/M_st_turn_q_reg[0]_lopt_replica/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X56Y26         FDRE (Setup_fdre_C_D)       -0.013    15.054    game/regs/M_st_turn_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -15.852    
  -------------------------------------------------------------------
                         slack                                 -0.798    

Slack (VIOLATED) :        -0.797ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_currdice_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.707ns  (logic 5.300ns (49.499%)  route 5.407ns (50.501%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.560     5.144    game/cu/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  game/cu/FSM_onehot_M_game_q_reg[8]/Q
                         net (fo=25, routed)          0.869     6.432    game/cu/Q[3]
    SLICE_X56Y32         LUT5 (Prop_lut5_I0_O)        0.296     6.728 r  game/cu/M_st_p1acc_q[15]_i_10/O
                         net (fo=1, routed)           0.165     6.893    game/cu/M_st_p1acc_q[15]_i_10_n_0
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=31, routed)          0.892     7.910    game/regs/s0_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.034 f  game/regs/s0_i_83/O
                         net (fo=2, routed)           0.330     8.364    game/cu/s0_2
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  game/cu/s0_i_26/O
                         net (fo=1, routed)           0.780     9.268    game/gamealu/adder/A[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    13.109 f  game/gamealu/adder/s0/P[8]
                         net (fo=2, routed)           1.047    14.156    game/gamealu/adder/P[8]
    SLICE_X57Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.280 r  game/gamealu/adder/M_st_p1acc_q[0]_i_10/O
                         net (fo=1, routed)           0.475    14.754    game/gamealu/adder/M_st_p1acc_q[0]_i_10_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.878 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.448    15.326    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.450 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.402    15.852    game/regs/D[0]
    SLICE_X56Y27         FDRE                                         r  game/regs/M_st_currdice_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.439    14.844    game/regs/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  game/regs/M_st_currdice_q_reg[0]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X56Y27         FDRE (Setup_fdre_C_D)       -0.013    15.055    game/regs/M_st_currdice_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -15.852    
  -------------------------------------------------------------------
                         slack                                 -0.797    

Slack (VIOLATED) :        -0.670ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p1curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 5.300ns (50.154%)  route 5.267ns (49.846%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.560     5.144    game/cu/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  game/cu/FSM_onehot_M_game_q_reg[8]/Q
                         net (fo=25, routed)          0.869     6.432    game/cu/Q[3]
    SLICE_X56Y32         LUT5 (Prop_lut5_I0_O)        0.296     6.728 r  game/cu/M_st_p1acc_q[15]_i_10/O
                         net (fo=1, routed)           0.165     6.893    game/cu/M_st_p1acc_q[15]_i_10_n_0
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=31, routed)          0.892     7.910    game/regs/s0_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.034 f  game/regs/s0_i_83/O
                         net (fo=2, routed)           0.330     8.364    game/cu/s0_2
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  game/cu/s0_i_26/O
                         net (fo=1, routed)           0.780     9.268    game/gamealu/adder/A[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    13.109 f  game/gamealu/adder/s0/P[8]
                         net (fo=2, routed)           1.047    14.156    game/gamealu/adder/P[8]
    SLICE_X57Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.280 r  game/gamealu/adder/M_st_p1acc_q[0]_i_10/O
                         net (fo=1, routed)           0.475    14.754    game/gamealu/adder/M_st_p1acc_q[0]_i_10_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.878 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.448    15.326    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.450 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.262    15.712    game/regs/D[0]
    SLICE_X56Y28         FDRE                                         r  game/regs/M_st_p1curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.441    14.846    game/regs/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  game/regs/M_st_p1curr_q_reg[0]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)       -0.028    15.042    game/regs/M_st_p1curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -15.712    
  -------------------------------------------------------------------
                         slack                                 -0.670    

Slack (VIOLATED) :        -0.348ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_turn_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.306ns  (logic 5.300ns (51.428%)  route 5.006ns (48.572%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.560     5.144    game/cu/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  game/cu/FSM_onehot_M_game_q_reg[8]/Q
                         net (fo=25, routed)          0.869     6.432    game/cu/Q[3]
    SLICE_X56Y32         LUT5 (Prop_lut5_I0_O)        0.296     6.728 r  game/cu/M_st_p1acc_q[15]_i_10/O
                         net (fo=1, routed)           0.165     6.893    game/cu/M_st_p1acc_q[15]_i_10_n_0
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=31, routed)          0.892     7.910    game/regs/s0_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.034 f  game/regs/s0_i_83/O
                         net (fo=2, routed)           0.330     8.364    game/cu/s0_2
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  game/cu/s0_i_26/O
                         net (fo=1, routed)           0.780     9.268    game/gamealu/adder/A[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    13.109 f  game/gamealu/adder/s0/P[8]
                         net (fo=2, routed)           1.047    14.156    game/gamealu/adder/P[8]
    SLICE_X57Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.280 r  game/gamealu/adder/M_st_p1acc_q[0]_i_10/O
                         net (fo=1, routed)           0.475    14.754    game/gamealu/adder/M_st_p1acc_q[0]_i_10_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.878 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.448    15.326    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.450 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.000    15.450    game/regs/D[0]
    SLICE_X57Y28         FDRE                                         r  game/regs/M_st_turn_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.441    14.846    game/regs/clk_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  game/regs/M_st_turn_q_reg[0]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.032    15.102    game/regs/M_st_turn_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -15.450    
  -------------------------------------------------------------------
                         slack                                 -0.348    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p1curr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.859ns  (logic 5.052ns (51.245%)  route 4.807ns (48.755%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.560     5.144    game/cu/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  game/cu/FSM_onehot_M_game_q_reg[8]/Q
                         net (fo=25, routed)          0.869     6.432    game/cu/Q[3]
    SLICE_X56Y32         LUT5 (Prop_lut5_I0_O)        0.296     6.728 r  game/cu/M_st_p1acc_q[15]_i_10/O
                         net (fo=1, routed)           0.165     6.893    game/cu/M_st_p1acc_q[15]_i_10_n_0
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=31, routed)          0.892     7.910    game/regs/s0_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.034 f  game/regs/s0_i_83/O
                         net (fo=2, routed)           0.330     8.364    game/cu/s0_2
    SLICE_X57Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  game/cu/s0_i_26/O
                         net (fo=1, routed)           0.780     9.268    game/gamealu/adder/A[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[5])
                                                      3.841    13.109 r  game/gamealu/adder/s0/P[5]
                         net (fo=2, routed)           0.967    14.076    game/cu/P[5]
    SLICE_X50Y30         LUT4 (Prop_lut4_I1_O)        0.124    14.200 r  game/cu/M_st_p1acc_q[5]_i_1/O
                         net (fo=7, routed)           0.803    15.003    game/regs/D[5]
    SLICE_X51Y29         FDRE                                         r  game/regs/M_st_p1curr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.441    14.846    game/regs/clk_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  game/regs/M_st_p1curr_q_reg[5]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X51Y29         FDRE (Setup_fdre_C_D)       -0.101    14.969    game/regs/M_st_p1curr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -15.003    
  -------------------------------------------------------------------
                         slack                                 -0.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.566     1.510    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X55Y44         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  game/diceroll/random_number/M_x_q_reg[20]/Q
                         net (fo=4, routed)           0.066     1.717    game/diceroll/random_number/M_x_q[20]
    SLICE_X54Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.762 r  game/diceroll/random_number/M_w_q[23]_i_1/O
                         net (fo=1, routed)           0.000     1.762    game/diceroll/random_number/M_w_d[23]
    SLICE_X54Y44         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.837     2.027    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[23]/C
                         clock pessimism             -0.504     1.523    
    SLICE_X54Y44         FDRE (Hold_fdre_C_D)         0.121     1.644    game/diceroll/random_number/M_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.566     1.510    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X53Y43         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  game/diceroll/random_number/M_x_q_reg[29]/Q
                         net (fo=2, routed)           0.066     1.717    game/diceroll/random_number/M_x_q[29]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.762 r  game/diceroll/random_number/M_w_q[29]_i_1/O
                         net (fo=1, routed)           0.000     1.762    game/diceroll/random_number/M_w_d[29]
    SLICE_X52Y43         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.837     2.027    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[29]/C
                         clock pessimism             -0.504     1.523    
    SLICE_X52Y43         FDRE (Hold_fdre_C_D)         0.121     1.644    game/diceroll/random_number/M_w_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.566     1.510    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X53Y46         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game/diceroll/random_number/M_x_q_reg[9]/Q
                         net (fo=4, routed)           0.066     1.717    game/diceroll/random_number/M_x_q[9]
    SLICE_X52Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.762 r  game/diceroll/random_number/M_w_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.762    game/diceroll/random_number/M_w_q[9]_i_1_n_0
    SLICE_X52Y46         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.837     2.027    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X52Y46         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[9]/C
                         clock pessimism             -0.504     1.523    
    SLICE_X52Y46         FDSE (Hold_fdse_C_D)         0.121     1.644    game/diceroll/random_number/M_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.566     1.510    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game/diceroll/random_number/M_x_q_reg[28]/Q
                         net (fo=2, routed)           0.066     1.717    game/diceroll/random_number/M_x_q[28]
    SLICE_X52Y45         LUT4 (Prop_lut4_I1_O)        0.045     1.762 r  game/diceroll/random_number/M_w_q[28]_i_1/O
                         net (fo=1, routed)           0.000     1.762    game/diceroll/random_number/M_w_d[28]
    SLICE_X52Y45         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.837     2.027    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X52Y45         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[28]/C
                         clock pessimism             -0.504     1.523    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.121     1.644    game/diceroll/random_number/M_w_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.566     1.510    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X55Y44         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  game/diceroll/random_number/M_x_q_reg[1]/Q
                         net (fo=3, routed)           0.103     1.754    game/diceroll/random_number/M_x_q[1]
    SLICE_X54Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  game/diceroll/random_number/M_w_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    game/diceroll/random_number/M_w_d[1]
    SLICE_X54Y44         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.837     2.027    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[1]/C
                         clock pessimism             -0.504     1.523    
    SLICE_X54Y44         FDRE (Hold_fdre_C_D)         0.121     1.644    game/diceroll/random_number/M_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.346%)  route 0.128ns (47.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.565     1.509    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game/diceroll/random_number/M_w_q_reg[16]/Q
                         net (fo=2, routed)           0.128     1.778    game/diceroll/random_number/M_w_q_reg_n_0_[16]
    SLICE_X49Y43         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.836     2.026    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X49Y43         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[16]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X49Y43         FDSE (Hold_fdse_C_D)         0.075     1.621    game/diceroll/random_number/M_z_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.566     1.510    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X53Y46         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  game/diceroll/random_number/M_x_q_reg[6]/Q
                         net (fo=3, routed)           0.109     1.760    game/diceroll/random_number/M_x_q[6]
    SLICE_X52Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.805 r  game/diceroll/random_number/M_w_q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.805    game/diceroll/random_number/M_w_q[17]_i_1_n_0
    SLICE_X52Y46         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.837     2.027    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X52Y46         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[17]/C
                         clock pessimism             -0.504     1.523    
    SLICE_X52Y46         FDSE (Hold_fdse_C_D)         0.120     1.643    game/diceroll/random_number/M_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.566     1.510    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X53Y43         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  game/diceroll/random_number/M_x_q_reg[10]/Q
                         net (fo=4, routed)           0.111     1.762    game/diceroll/random_number/M_x_q[10]
    SLICE_X52Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  game/diceroll/random_number/M_w_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.807    game/diceroll/random_number/M_w_d[10]
    SLICE_X52Y43         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.837     2.027    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[10]/C
                         clock pessimism             -0.504     1.523    
    SLICE_X52Y43         FDRE (Hold_fdre_C_D)         0.120     1.643    game/diceroll/random_number/M_w_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.566     1.510    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X53Y46         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  game/diceroll/random_number/M_x_q_reg[6]/Q
                         net (fo=3, routed)           0.113     1.764    game/diceroll/random_number/M_x_q[6]
    SLICE_X52Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.809 r  game/diceroll/random_number/M_w_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.809    game/diceroll/random_number/M_w_q[6]_i_1_n_0
    SLICE_X52Y46         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.837     2.027    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X52Y46         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[6]/C
                         clock pessimism             -0.504     1.523    
    SLICE_X52Y46         FDSE (Hold_fdse_C_D)         0.121     1.644    game/diceroll/random_number/M_w_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.467%)  route 0.138ns (42.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.566     1.510    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game/diceroll/random_number/M_w_q_reg[22]/Q
                         net (fo=3, routed)           0.138     1.788    game/diceroll/random_number/M_w_q_reg_n_0_[22]
    SLICE_X52Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  game/diceroll/random_number/M_w_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.833    game/diceroll/random_number/M_w_d[3]
    SLICE_X52Y45         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.837     2.027    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X52Y45         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[3]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.121     1.668    game/diceroll/random_number/M_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y39   con_p1hold/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y41   con_p1hold/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y41   con_p1hold/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   con_p1hold/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   con_p1hold/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   con_p1hold/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   con_p1hold/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   con_p1hold/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   con_p1hold/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y39   con_p1hold/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y39   con_p1hold/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y41   con_p1hold/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y41   con_p1hold/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y41   con_p1hold/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y41   con_p1hold/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   con_p1hold/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   con_p1hold/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   con_p1hold/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   con_p1hold/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y39   con_p1hold/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y39   con_p1hold/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y41   con_p1hold/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y41   con_p1hold/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y41   con_p1hold/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y41   con_p1hold/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   con_p1hold/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   con_p1hold/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   con_p1hold/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   con_p1hold/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/regs/M_st_p2curr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.441ns  (logic 4.630ns (37.217%)  route 7.811ns (62.783%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.554     5.138    game/regs/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  game/regs/M_st_p2curr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  game/regs/M_st_p2curr_q_reg[3]/Q
                         net (fo=9, routed)           1.679     7.274    display_p2curr/Q[3]
    SLICE_X46Y30         LUT5 (Prop_lut5_I3_O)        0.146     7.420 r  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.140     8.560    game/regs/display_p2curr_seg_OBUF[4]_inst_i_1_5
    SLICE_X46Y31         LUT4 (Prop_lut4_I0_O)        0.328     8.888 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.132    10.020    game/regs/display_p2curr_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.124    10.144 r  game/regs/display_p2curr_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.860    14.003    display_p2curr_seg_OBUF[0]
    R8                   OBUF (Prop_obuf_I_O)         3.576    17.579 r  display_p2curr_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.579    display_p2curr_seg[0]
    R8                                                                r  display_p2curr_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.281ns  (logic 4.806ns (39.139%)  route 7.474ns (60.861%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.558     5.142    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.478     5.620 r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           1.682     7.302    game/regs/display_p1acc_sel_OBUF[0]
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.295     7.597 r  game/regs/display_p1acc_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.466     8.062    game/regs/display_p1acc_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X50Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.186 r  game/regs/display_p1acc_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.441     9.628    game/regs/display_p1acc_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.152     9.780 r  game/regs/display_p1acc_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.886    13.665    display_p1acc_seg_OBUF[5]
    A4                   OBUF (Prop_obuf_I_O)         3.757    17.423 r  display_p1acc_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.423    display_p1acc_seg[5]
    A4                                                                r  display_p1acc_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.084ns  (logic 4.801ns (39.731%)  route 7.283ns (60.269%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.558     5.142    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.478     5.620 r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           1.682     7.302    game/regs/display_p1acc_sel_OBUF[0]
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.295     7.597 r  game/regs/display_p1acc_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.466     8.062    game/regs/display_p1acc_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X50Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.186 r  game/regs/display_p1acc_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.438     9.625    game/regs/display_p1acc_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.152     9.777 r  game/regs/display_p1acc_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.697    13.474    display_p1acc_seg_OBUF[6]
    B4                   OBUF (Prop_obuf_I_O)         3.752    17.226 r  display_p1acc_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.226    display_p1acc_seg[6]
    B4                                                                r  display_p1acc_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.881ns  (logic 4.374ns (36.814%)  route 7.507ns (63.186%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X55Y29         FDRE                                         r  game/regs/M_st_p1acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  game/regs/M_st_p1acc_q_reg[2]/Q
                         net (fo=8, routed)           1.519     7.117    display_p1acc/Q[2]
    SLICE_X52Y31         LUT5 (Prop_lut5_I2_O)        0.124     7.241 f  display_p1acc/display_p1acc_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.796     8.038    game/regs/display_p1acc_seg_OBUF[4]_inst_i_1_5
    SLICE_X52Y31         LUT4 (Prop_lut4_I0_O)        0.124     8.162 f  game/regs/display_p1acc_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.472     9.634    game/regs/display_p1acc_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.758 r  game/regs/display_p1acc_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.720    13.477    display_p1acc_seg_OBUF[3]
    B5                   OBUF (Prop_obuf_I_O)         3.546    17.023 r  display_p1acc_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.023    display_p1acc_seg[3]
    B5                                                                r  display_p1acc_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.869ns  (logic 4.577ns (38.559%)  route 7.292ns (61.441%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.558     5.142    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.478     5.620 f  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           1.682     7.302    game/regs/display_p1acc_sel_OBUF[0]
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.295     7.597 f  game/regs/display_p1acc_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.466     8.062    game/regs/display_p1acc_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X50Y32         LUT4 (Prop_lut4_I0_O)        0.124     8.186 f  game/regs/display_p1acc_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.441     9.628    game/regs/display_p1acc_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.752 r  game/regs/display_p1acc_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.704    13.455    display_p1acc_seg_OBUF[1]
    A7                   OBUF (Prop_obuf_I_O)         3.556    17.011 r  display_p1acc_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.011    display_p1acc_seg[1]
    A7                                                                r  display_p1acc_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.868ns  (logic 4.685ns (39.473%)  route 7.183ns (60.527%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  game/regs/M_st_p2acc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  game/regs/M_st_p2acc_q_reg[4]/Q
                         net (fo=9, routed)           1.834     7.494    display_p2acc/Q[4]
    SLICE_X53Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.618 r  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     8.288    game/regs/display_p2acc_seg_OBUF[4]_inst_i_1_4
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.124     8.412 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.131     9.544    game/regs/display_p2acc_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X57Y36         LUT4 (Prop_lut4_I3_O)        0.152     9.696 r  game/regs/display_p2acc_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.548    13.244    display_p2acc_seg_OBUF[5]
    A2                   OBUF (Prop_obuf_I_O)         3.767    17.010 r  display_p2acc_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.010    display_p2acc_seg[5]
    A2                                                                r  display_p2acc_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.857ns  (logic 4.602ns (38.808%)  route 7.256ns (61.192%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X55Y29         FDRE                                         r  game/regs/M_st_p1acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  game/regs/M_st_p1acc_q_reg[2]/Q
                         net (fo=8, routed)           1.519     7.117    display_p1acc/Q[2]
    SLICE_X52Y31         LUT5 (Prop_lut5_I2_O)        0.148     7.265 f  display_p1acc/display_p1acc_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.469     7.734    game/regs/display_p1acc_seg_OBUF[4]_inst_i_1_0
    SLICE_X52Y31         LUT4 (Prop_lut4_I0_O)        0.328     8.062 f  game/regs/display_p1acc_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.407     9.470    game/regs/display_p1acc_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.124     9.594 r  game/regs/display_p1acc_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.860    13.454    display_p1acc_seg_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    17.000 r  display_p1acc_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.000    display_p1acc_seg[2]
    B6                                                                r  display_p1acc_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.835ns  (logic 4.449ns (37.590%)  route 7.386ns (62.410%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  game/regs/M_st_p2acc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  game/regs/M_st_p2acc_q_reg[4]/Q
                         net (fo=9, routed)           1.834     7.494    display_p2acc/Q[4]
    SLICE_X53Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.618 r  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.670     8.288    game/regs/display_p2acc_seg_OBUF[4]_inst_i_1_4
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.124     8.412 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.115     9.527    game/regs/display_p2acc_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.124     9.651 r  game/regs/display_p2acc_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.768    13.419    display_p2acc_seg_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.559    16.977 r  display_p2acc_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.977    display_p2acc_seg[2]
    C3                                                                r  display_p2acc_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.769ns  (logic 4.612ns (39.186%)  route 7.157ns (60.814%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X55Y29         FDRE                                         r  game/regs/M_st_p1acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  game/regs/M_st_p1acc_q_reg[2]/Q
                         net (fo=8, routed)           1.519     7.117    display_p1acc/Q[2]
    SLICE_X52Y31         LUT5 (Prop_lut5_I2_O)        0.124     7.241 f  display_p1acc/display_p1acc_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.796     8.038    game/regs/display_p1acc_seg_OBUF[4]_inst_i_1_5
    SLICE_X52Y31         LUT4 (Prop_lut4_I0_O)        0.124     8.162 f  game/regs/display_p1acc_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.472     9.634    game/regs/display_p1acc_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y35         LUT4 (Prop_lut4_I0_O)        0.154     9.788 r  game/regs/display_p1acc_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.370    13.158    display_p1acc_seg_OBUF[4]
    A5                   OBUF (Prop_obuf_I_O)         3.754    16.911 r  display_p1acc_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.911    display_p1acc_seg[4]
    A5                                                                r  display_p1acc_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2curr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.659ns  (logic 4.824ns (41.372%)  route 6.836ns (58.628%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.554     5.138    game/regs/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  game/regs/M_st_p2curr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  game/regs/M_st_p2curr_q_reg[3]/Q
                         net (fo=9, routed)           1.679     7.274    display_p2curr/Q[3]
    SLICE_X46Y30         LUT5 (Prop_lut5_I3_O)        0.146     7.420 r  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.140     8.560    game/regs/display_p2curr_seg_OBUF[4]_inst_i_1_5
    SLICE_X46Y31         LUT4 (Prop_lut4_I0_O)        0.328     8.888 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.124    10.012    game/regs/display_p2curr_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I0_O)        0.152    10.164 r  game/regs/display_p2curr_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.892    13.056    display_p2curr_seg_OBUF[5]
    K1                   OBUF (Prop_obuf_I_O)         3.742    16.798 r  display_p2curr_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.798    display_p2curr_seg[5]
    K1                                                                r  display_p2curr_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/regs/M_st_currdice_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.470ns (60.062%)  route 0.977ns (39.938%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.558     1.502    game/regs/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  game/regs/M_st_currdice_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.148     1.650 r  game/regs/M_st_currdice_q_reg[0]/Q
                         net (fo=7, routed)           0.384     2.034    game/regs/M_st_currdice_q_reg[15]_0[0]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.098     2.132 r  game/regs/display_dice_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.593     2.725    display_dice_seg_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         1.224     3.949 r  display_dice_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.949    display_dice_seg[2]
    N3                                                                r  display_dice_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_currdice_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.528ns (61.597%)  route 0.953ns (38.403%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.558     1.502    game/regs/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  game/regs/M_st_currdice_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.148     1.650 f  game/regs/M_st_currdice_q_reg[0]/Q
                         net (fo=7, routed)           0.384     2.034    game/regs/M_st_currdice_q_reg[15]_0[0]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.095     2.129 r  game/regs/display_dice_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.568     2.697    display_dice_seg_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         1.285     3.982 r  display_dice_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.982    display_dice_seg[1]
    N2                                                                r  display_dice_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.432ns (56.309%)  route 1.111ns (43.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.564     1.508    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X48Y56         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           1.111     2.747    display_p2acc_sel_OBUF[1]
    B1                   OBUF (Prop_obuf_I_O)         1.304     4.050 r  display_p2acc_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.050    display_p2acc_sel[1]
    B1                                                                r  display_p2acc_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.449ns (55.918%)  route 1.142ns (44.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.563     1.507    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           1.142     2.797    display_p1acc_sel_OBUF[1]
    C6                   OBUF (Prop_obuf_I_O)         1.301     4.097 r  display_p1acc_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.097    display_p1acc_sel[1]
    C6                                                                r  display_p1acc_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1acc_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.490ns (55.603%)  route 1.190ns (44.397%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.563     1.507    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.148     1.655 f  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           0.863     2.518    display_p1acc/seg_display/ctr/Q[0]
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.098     2.616 r  display_p1acc/seg_display/ctr/display_p1acc_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.943    display_p1acc_sel_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.244     4.187 r  display_p1acc_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.187    display_p1acc_sel[0]
    C7                                                                r  display_p1acc_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.696ns  (logic 1.452ns (53.881%)  route 1.243ns (46.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.560     1.504    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           1.243     2.875    display_p1curr_sel_OBUF[1]
    T7                   OBUF (Prop_obuf_I_O)         1.324     4.199 r  display_p1curr_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.199    display_p1curr_sel[1]
    T7                                                                r  display_p1curr_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p2curr/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.758ns  (logic 1.463ns (53.053%)  route 1.295ns (46.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.560     1.504    display_p2curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  display_p2curr/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  display_p2curr/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           1.295     2.926    display_p2curr_sel_OBUF[1]
    P8                   OBUF (Prop_obuf_I_O)         1.335     4.261 r  display_p2curr_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.261    display_p2curr_sel[1]
    P8                                                                r  display_p2curr_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.802ns  (logic 1.476ns (52.654%)  route 1.327ns (47.346%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.564     1.508    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X48Y56         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.128     1.636 f  display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           1.000     2.635    display_p2acc/seg_display/ctr/Q[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.098     2.733 r  display_p2acc/seg_display/ctr/display_p2acc_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.327     3.061    display_p2acc_sel_OBUF[0]
    C1                   OBUF (Prop_obuf_I_O)         1.250     4.310 r  display_p2acc_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.310    display_p2acc_sel[0]
    C1                                                                r  display_p2acc_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_currdice_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.518ns (52.736%)  route 1.360ns (47.264%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.558     1.502    game/regs/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  game/regs/M_st_currdice_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.148     1.650 f  game/regs/M_st_currdice_q_reg[0]/Q
                         net (fo=7, routed)           0.477     2.127    game/regs/M_st_currdice_q_reg[15]_0[0]
    SLICE_X44Y27         LUT3 (Prop_lut3_I2_O)        0.098     2.225 r  game/regs/display_dice_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.883     3.108    display_dice_seg_OBUF[4]
    N13                  OBUF (Prop_obuf_I_O)         1.272     4.380 r  display_dice_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.380    display_dice_seg[4]
    N13                                                               r  display_dice_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_turn_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1turn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.885ns  (logic 1.492ns (51.725%)  route 1.393ns (48.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.556     1.500    game/regs/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  game/regs/M_st_turn_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  game/regs/M_st_turn_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.393     3.040    lopt
    M6                   OBUF (Prop_obuf_I_O)         1.344     4.384 r  display_p1turn_led_OBUF_inst/O
                         net (fo=0)                   0.000     4.384    display_p1turn_led
    M6                                                                r  display_p1turn_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           389 Endpoints
Min Delay           389 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2curr/seg_display/ctr/M_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.593ns  (logic 1.474ns (19.410%)  route 6.119ns (80.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         6.119     7.593    display_p2curr/seg_display/ctr/resetbutton_IBUF
    SLICE_X32Y37         FDRE                                         r  display_p2curr/seg_display/ctr/M_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.441     4.846    display_p2curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  display_p2curr/seg_display/ctr/M_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2curr/seg_display/ctr/M_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.593ns  (logic 1.474ns (19.410%)  route 6.119ns (80.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         6.119     7.593    display_p2curr/seg_display/ctr/resetbutton_IBUF
    SLICE_X32Y37         FDRE                                         r  display_p2curr/seg_display/ctr/M_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.441     4.846    display_p2curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  display_p2curr/seg_display/ctr/M_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2curr/seg_display/ctr/M_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.593ns  (logic 1.474ns (19.410%)  route 6.119ns (80.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         6.119     7.593    display_p2curr/seg_display/ctr/resetbutton_IBUF
    SLICE_X32Y37         FDRE                                         r  display_p2curr/seg_display/ctr/M_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.441     4.846    display_p2curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  display_p2curr/seg_display/ctr/M_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2curr/seg_display/ctr/M_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.593ns  (logic 1.474ns (19.410%)  route 6.119ns (80.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         6.119     7.593    display_p2curr/seg_display/ctr/resetbutton_IBUF
    SLICE_X32Y37         FDRE                                         r  display_p2curr/seg_display/ctr/M_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.441     4.846    display_p2curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  display_p2curr/seg_display/ctr/M_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1curr/seg_display/ctr/M_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.572ns  (logic 1.474ns (19.463%)  route 6.098ns (80.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         6.098     7.572    display_p1curr/seg_display/ctr/resetbutton_IBUF
    SLICE_X31Y36         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.440     4.845    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1curr/seg_display/ctr/M_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.572ns  (logic 1.474ns (19.463%)  route 6.098ns (80.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         6.098     7.572    display_p1curr/seg_display/ctr/resetbutton_IBUF
    SLICE_X31Y36         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.440     4.845    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1curr/seg_display/ctr/M_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.572ns  (logic 1.474ns (19.463%)  route 6.098ns (80.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         6.098     7.572    display_p1curr/seg_display/ctr/resetbutton_IBUF
    SLICE_X31Y36         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.440     4.845    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1curr/seg_display/ctr/M_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.572ns  (logic 1.474ns (19.463%)  route 6.098ns (80.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         6.098     7.572    display_p1curr/seg_display/ctr/resetbutton_IBUF
    SLICE_X31Y36         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.440     4.845    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/regs/M_st_p2curr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.468ns  (logic 1.474ns (19.735%)  route 5.994ns (80.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         5.994     7.468    game/regs/resetbutton_IBUF
    SLICE_X56Y30         FDRE                                         r  game/regs/M_st_p2curr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.442     4.847    game/regs/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  game/regs/M_st_p2curr_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/regs/M_st_p2curr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.468ns  (logic 1.474ns (19.735%)  route 5.994ns (80.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         5.994     7.468    game/regs/resetbutton_IBUF
    SLICE_X56Y30         FDRE                                         r  game/regs/M_st_p2curr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.442     4.847    game/regs/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  game/regs/M_st_p2curr_q_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.242ns (20.853%)  route 0.917ns (79.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         0.917     1.159    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X52Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.833     2.023    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.242ns (20.853%)  route 0.917ns (79.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         0.917     1.159    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X52Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.833     2.023    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 p2rollbutton
                            (input port)
  Destination:            con_p2roll/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.230ns (18.421%)  route 1.018ns (81.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  p2rollbutton (IN)
                         net (fo=0)                   0.000     0.000    p2rollbutton
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  p2rollbutton_IBUF_inst/O
                         net (fo=1, routed)           1.018     1.248    con_p2roll/sync/D[0]
    SLICE_X46Y45         FDRE                                         r  con_p2roll/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.834     2.024    con_p2roll/sync/clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  con_p2roll/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.242ns (18.935%)  route 1.035ns (81.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         1.035     1.276    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X50Y55         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.834     2.024    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X50Y55         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.242ns (18.935%)  route 1.035ns (81.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         1.035     1.276    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X50Y55         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.834     2.024    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X50Y55         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.242ns (18.935%)  route 1.035ns (81.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         1.035     1.276    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X50Y55         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.834     2.024    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X50Y55         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 p1holdbutton
                            (input port)
  Destination:            con_p1hold/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.254ns (19.722%)  route 1.034ns (80.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1holdbutton (IN)
                         net (fo=0)                   0.000     0.000    p1holdbutton
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1holdbutton_IBUF_inst/O
                         net (fo=1, routed)           1.034     1.288    con_p1hold/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X44Y48         FDRE                                         r  con_p1hold/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.835     2.025    con_p1hold/sync/clk_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  con_p1hold/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.242ns (18.687%)  route 1.052ns (81.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         1.052     1.293    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X50Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.833     2.023    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.242ns (18.687%)  route 1.052ns (81.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         1.052     1.293    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X50Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.833     2.023    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.242ns (18.687%)  route 1.052ns (81.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  resetbutton_IBUF_inst/O
                         net (fo=354, routed)         1.052     1.293    display_p1acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X50Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.833     2.023    display_p1acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  display_p1acc/seg_display/ctr/M_ctr_q_reg[12]/C





