

================================================================
== Vitis HLS Report for 'conv_7x7'
================================================================
* Date:           Tue Mar 28 06:22:02 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.158 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   171121|   171121|  1.711 ms|  1.711 ms|  171121|  171121|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- HEIGHT_WIDTH_KERNEL  |   171120|   171120|        93|          -|          -|  1840|        no|
        | + CHANNEL_KERN_I      |       89|       89|        10|          4|          1|    21|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 14 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [conv_7x7.cpp:11]   --->   Operation 15 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [conv_7x7.cpp:11]   --->   Operation 16 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [conv_7x7.cpp:11]   --->   Operation 17 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [conv_7x7.cpp:11]   --->   Operation 18 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%br_ln32 = br void" [conv_7x7.cpp:32]   --->   Operation 19 'br' 'br_ln32' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten112 = phi i11 0, void, i11 %add_ln32_2, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19" [conv_7x7.cpp:32]   --->   Operation 20 'phi' 'indvar_flatten112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%oh = phi i5 0, void, i5 %select_ln32_2, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19" [conv_7x7.cpp:32]   --->   Operation 21 'phi' 'oh' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%h = phi i6 0, void, i6 %select_ln32_9, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19" [conv_7x7.cpp:32]   --->   Operation 22 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten71 = phi i8 0, void, i8 %select_ln35_9, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19" [conv_7x7.cpp:35]   --->   Operation 23 'phi' 'indvar_flatten71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ow = phi i5 0, void, i5 %select_ln35_2, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19" [conv_7x7.cpp:35]   --->   Operation 24 'phi' 'ow' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%w = phi i6 0, void, i6 %select_ln35_1, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19" [conv_7x7.cpp:35]   --->   Operation 25 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%kernel = phi i3 0, void, i3 %add_ln38, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19" [conv_7x7.cpp:38]   --->   Operation 26 'phi' 'kernel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.63ns)   --->   "%add_ln32_2 = add i11 %indvar_flatten112, i11 1" [conv_7x7.cpp:32]   --->   Operation 27 'add' 'add_ln32_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = or i6 %w, i6 1" [conv_7x7.cpp:35]   --->   Operation 28 'or' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%indvars_iv_next31 = add i6 %w, i6 2" [conv_7x7.cpp:35]   --->   Operation 29 'add' 'indvars_iv_next31' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%empty_42 = add i6 %w, i6 3" [conv_7x7.cpp:35]   --->   Operation 30 'add' 'empty_42' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%empty_43 = add i6 %w, i6 4" [conv_7x7.cpp:35]   --->   Operation 31 'add' 'empty_43' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%empty_44 = add i6 %w, i6 5" [conv_7x7.cpp:35]   --->   Operation 32 'add' 'empty_44' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.82ns)   --->   "%empty_45 = add i6 %w, i6 6" [conv_7x7.cpp:35]   --->   Operation 33 'add' 'empty_45' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.88ns)   --->   "%icmp_ln32 = icmp_eq  i11 %indvar_flatten112, i11 1840" [conv_7x7.cpp:32]   --->   Operation 34 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split8, void" [conv_7x7.cpp:32]   --->   Operation 35 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.55ns)   --->   "%icmp_ln35 = icmp_eq  i8 %indvar_flatten71, i8 80" [conv_7x7.cpp:35]   --->   Operation 36 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln32)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln35, i5 0, i5 %ow" [conv_7x7.cpp:32]   --->   Operation 37 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [conv_7x7.cpp:85]   --->   Operation 38 'ret' 'ret_ln85' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.02>
ST_3 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln32 = add i6 %h, i6 2" [conv_7x7.cpp:32]   --->   Operation 39 'add' 'add_ln32' <Predicate = (icmp_ln35)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.78ns)   --->   "%add_ln32_1 = add i5 %oh, i5 1" [conv_7x7.cpp:32]   --->   Operation 40 'add' 'add_ln32_1' <Predicate = (icmp_ln35)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @HEIGHT_WIDTH_KERNEL_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 42 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.18ns)   --->   "%select_ln32_1 = select i1 %icmp_ln35, i6 0, i6 %w" [conv_7x7.cpp:32]   --->   Operation 43 'select' 'select_ln32_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.21ns)   --->   "%select_ln32_2 = select i1 %icmp_ln35, i5 %add_ln32_1, i5 %oh" [conv_7x7.cpp:32]   --->   Operation 44 'select' 'select_ln32_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln32_2, i4 0" [conv_7x7.cpp:78]   --->   Operation 45 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln32_2, i2 0" [conv_7x7.cpp:78]   --->   Operation 46 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i7 %tmp_9" [conv_7x7.cpp:78]   --->   Operation 47 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln78 = add i9 %tmp, i9 %zext_ln78" [conv_7x7.cpp:78]   --->   Operation 48 'add' 'add_ln78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%select_ln32_3 = select i1 %icmp_ln35, i6 1, i6 %empty" [conv_7x7.cpp:32]   --->   Operation 49 'select' 'select_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_4)   --->   "%select_ln32_4 = select i1 %icmp_ln35, i6 2, i6 %indvars_iv_next31" [conv_7x7.cpp:32]   --->   Operation 50 'select' 'select_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_5)   --->   "%select_ln32_5 = select i1 %icmp_ln35, i6 3, i6 %empty_42" [conv_7x7.cpp:32]   --->   Operation 51 'select' 'select_ln32_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_6)   --->   "%select_ln32_6 = select i1 %icmp_ln35, i6 4, i6 %empty_43" [conv_7x7.cpp:32]   --->   Operation 52 'select' 'select_ln32_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_7)   --->   "%select_ln32_7 = select i1 %icmp_ln35, i6 5, i6 %empty_44" [conv_7x7.cpp:32]   --->   Operation 53 'select' 'select_ln32_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_8)   --->   "%select_ln32_8 = select i1 %icmp_ln35, i6 6, i6 %empty_45" [conv_7x7.cpp:32]   --->   Operation 54 'select' 'select_ln32_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln35, i1 1" [conv_7x7.cpp:32]   --->   Operation 55 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.13ns)   --->   "%icmp_ln38 = icmp_eq  i3 %kernel, i3 4" [conv_7x7.cpp:38]   --->   Operation 56 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln38, i1 %xor_ln32" [conv_7x7.cpp:32]   --->   Operation 57 'and' 'and_ln32' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.18ns)   --->   "%select_ln32_9 = select i1 %icmp_ln35, i6 %add_ln32, i6 %h" [conv_7x7.cpp:32]   --->   Operation 58 'select' 'select_ln32_9' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.78ns)   --->   "%add_ln35 = add i5 %select_ln32, i5 1" [conv_7x7.cpp:35]   --->   Operation 59 'add' 'add_ln35' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.82ns)   --->   "%indvars_iv_next31_dup = add i6 %select_ln32_1, i6 2" [conv_7x7.cpp:32]   --->   Operation 60 'add' 'indvars_iv_next31_dup' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WIDTH_KERNEL_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%or_ln35 = or i1 %and_ln32, i1 %icmp_ln35" [conv_7x7.cpp:35]   --->   Operation 62 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln35 = select i1 %or_ln35, i3 0, i3 %kernel" [conv_7x7.cpp:35]   --->   Operation 63 'select' 'select_ln35' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.18ns)   --->   "%select_ln35_1 = select i1 %and_ln32, i6 %indvars_iv_next31_dup, i6 %select_ln32_1" [conv_7x7.cpp:35]   --->   Operation 64 'select' 'select_ln35_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i6 %select_ln35_1" [conv_7x7.cpp:35]   --->   Operation 65 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.21ns)   --->   "%select_ln35_2 = select i1 %and_ln32, i5 %add_ln35, i5 %select_ln32" [conv_7x7.cpp:35]   --->   Operation 66 'select' 'select_ln35_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i5 %select_ln35_2" [conv_7x7.cpp:78]   --->   Operation 67 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln78_1 = add i9 %add_ln78, i9 %zext_ln78_1" [conv_7x7.cpp:78]   --->   Operation 68 'add' 'add_ln78_1' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i9 %add_ln78_1" [conv_7x7.cpp:78]   --->   Operation 69 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%Y_buf_addr = getelementptr i16 %Y_buf, i64 0, i64 %zext_ln78_2" [conv_7x7.cpp:78]   --->   Operation 70 'getelementptr' 'Y_buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%Y_buf1_addr = getelementptr i16 %Y_buf1, i64 0, i64 %zext_ln78_2" [conv_7x7.cpp:78]   --->   Operation 71 'getelementptr' 'Y_buf1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%Y_buf2_addr = getelementptr i16 %Y_buf2, i64 0, i64 %zext_ln78_2" [conv_7x7.cpp:78]   --->   Operation 72 'getelementptr' 'Y_buf2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%Y_buf3_addr = getelementptr i16 %Y_buf3, i64 0, i64 %zext_ln78_2" [conv_7x7.cpp:78]   --->   Operation 73 'getelementptr' 'Y_buf3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%p_mid1 = or i6 %indvars_iv_next31_dup, i6 1" [conv_7x7.cpp:32]   --->   Operation 74 'or' 'p_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_3 = select i1 %and_ln32, i6 %p_mid1, i6 %select_ln32_3" [conv_7x7.cpp:35]   --->   Operation 75 'select' 'select_ln35_3' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%select_ln35_3_cast = zext i6 %select_ln35_3" [conv_7x7.cpp:35]   --->   Operation 76 'zext' 'select_ln35_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.82ns)   --->   "%indvars_iv_next31_mid1 = add i6 %select_ln32_1, i6 4" [conv_7x7.cpp:32]   --->   Operation 77 'add' 'indvars_iv_next31_mid1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_4 = select i1 %and_ln32, i6 %indvars_iv_next31_mid1, i6 %select_ln32_4" [conv_7x7.cpp:35]   --->   Operation 78 'select' 'select_ln35_4' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%select_ln35_4_cast = zext i6 %select_ln35_4" [conv_7x7.cpp:35]   --->   Operation 79 'zext' 'select_ln35_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.82ns)   --->   "%p_mid163 = add i6 %select_ln32_1, i6 5" [conv_7x7.cpp:32]   --->   Operation 80 'add' 'p_mid163' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_5 = select i1 %and_ln32, i6 %p_mid163, i6 %select_ln32_5" [conv_7x7.cpp:35]   --->   Operation 81 'select' 'select_ln35_5' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%select_ln35_5_cast = zext i6 %select_ln35_5" [conv_7x7.cpp:35]   --->   Operation 82 'zext' 'select_ln35_5_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.82ns)   --->   "%p_mid165 = add i6 %select_ln32_1, i6 6" [conv_7x7.cpp:32]   --->   Operation 83 'add' 'p_mid165' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_6 = select i1 %and_ln32, i6 %p_mid165, i6 %select_ln32_6" [conv_7x7.cpp:35]   --->   Operation 84 'select' 'select_ln35_6' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%select_ln35_6_cast = zext i6 %select_ln35_6" [conv_7x7.cpp:35]   --->   Operation 85 'zext' 'select_ln35_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.82ns)   --->   "%p_mid167 = add i6 %select_ln32_1, i6 7" [conv_7x7.cpp:32]   --->   Operation 86 'add' 'p_mid167' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_7 = select i1 %and_ln32, i6 %p_mid167, i6 %select_ln32_7" [conv_7x7.cpp:35]   --->   Operation 87 'select' 'select_ln35_7' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%select_ln35_7_cast = zext i6 %select_ln35_7" [conv_7x7.cpp:35]   --->   Operation 88 'zext' 'select_ln35_7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.82ns)   --->   "%p_mid169 = add i6 %select_ln32_1, i6 8" [conv_7x7.cpp:32]   --->   Operation 89 'add' 'p_mid169' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_8 = select i1 %and_ln32, i6 %p_mid169, i6 %select_ln32_8" [conv_7x7.cpp:35]   --->   Operation 90 'select' 'select_ln35_8' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i6 %select_ln35_8" [conv_7x7.cpp:35]   --->   Operation 91 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i3 %select_ln35"   --->   Operation 92 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln35, i2 0"   --->   Operation 93 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i5 %tmp_7"   --->   Operation 94 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.78ns)   --->   "%sub_ln1118 = sub i6 %zext_ln1118_1, i6 %zext_ln1118"   --->   Operation 95 'sub' 'sub_ln1118' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i6 %sub_ln1118" [conv_7x7.cpp:38]   --->   Operation 96 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [conv_7x7.cpp:38]   --->   Operation 97 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln46 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52" [conv_7x7.cpp:46]   --->   Operation 98 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.25>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 0, void %.split8, i5 %add_ln46_3, void %.split" [conv_7x7.cpp:46]   --->   Operation 99 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%chan = phi i2 0, void %.split8, i2 %select_ln46_2, void %.split"   --->   Operation 100 'phi' 'chan' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%i = phi i3 0, void %.split8, i3 %add_ln49, void %.split"   --->   Operation 101 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%accu_V = phi i16 0, void %.split8, i16 %add_ln703_7, void %.split"   --->   Operation 102 'phi' 'accu_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.78ns)   --->   "%add_ln46_3 = add i5 %indvar_flatten, i5 1" [conv_7x7.cpp:46]   --->   Operation 103 'add' 'add_ln46_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i2 %chan"   --->   Operation 104 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.82ns)   --->   "%add_ln1118 = add i7 %sext_ln38, i7 %zext_ln1118_2"   --->   Operation 105 'add' 'add_ln1118' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1118_1)   --->   "%shl_ln1118 = shl i7 %add_ln1118, i7 3"   --->   Operation 106 'shl' 'shl_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln1118_1 = sub i7 %shl_ln1118, i7 %add_ln1118"   --->   Operation 107 'sub' 'sub_ln1118_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 108 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.36ns)   --->   "%icmp_ln46 = icmp_eq  i5 %indvar_flatten, i5 21" [conv_7x7.cpp:46]   --->   Operation 109 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [conv_7x7.cpp:46]   --->   Operation 110 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.56ns)   --->   "%add_ln46 = add i2 %chan, i2 1" [conv_7x7.cpp:46]   --->   Operation 111 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.13ns)   --->   "%icmp_ln49 = icmp_eq  i3 %i, i3 7" [conv_7x7.cpp:49]   --->   Operation 112 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln46)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.98ns)   --->   "%select_ln46 = select i1 %icmp_ln49, i3 0, i3 %i" [conv_7x7.cpp:46]   --->   Operation 113 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i2 %add_ln46"   --->   Operation 114 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.82ns)   --->   "%add_ln1118_1 = add i7 %sext_ln38, i7 %zext_ln1118_3"   --->   Operation 115 'add' 'add_ln1118_1' <Predicate = (!icmp_ln46)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1118_2)   --->   "%shl_ln1118_1 = shl i7 %add_ln1118_1, i7 3"   --->   Operation 116 'shl' 'shl_ln1118_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln1118_2 = sub i7 %shl_ln1118_1, i7 %add_ln1118_1"   --->   Operation 117 'sub' 'sub_ln1118_2' <Predicate = (!icmp_ln46)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.99ns)   --->   "%select_ln46_1 = select i1 %icmp_ln49, i7 %sub_ln1118_2, i7 %sub_ln1118_1" [conv_7x7.cpp:46]   --->   Operation 118 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.56>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i7 %select_ln46_1"   --->   Operation 119 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%W_buf_addr = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_4"   --->   Operation 120 'getelementptr' 'W_buf_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 121 [2/2] (3.25ns)   --->   "%W_buf_load = load i7 %W_buf_addr" [conv_7x7.cpp:46]   --->   Operation 121 'load' 'W_buf_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%W_buf6_addr = getelementptr i16 %W_buf6, i64 0, i64 %zext_ln1118_4"   --->   Operation 122 'getelementptr' 'W_buf6_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 123 [2/2] (3.25ns)   --->   "%W_buf6_load = load i7 %W_buf6_addr" [conv_7x7.cpp:46]   --->   Operation 123 'load' 'W_buf6_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%W_buf7_addr = getelementptr i16 %W_buf7, i64 0, i64 %zext_ln1118_4"   --->   Operation 124 'getelementptr' 'W_buf7_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 125 [2/2] (3.25ns)   --->   "%W_buf7_load = load i7 %W_buf7_addr" [conv_7x7.cpp:46]   --->   Operation 125 'load' 'W_buf7_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%W_buf8_addr = getelementptr i16 %W_buf8, i64 0, i64 %zext_ln1118_4"   --->   Operation 126 'getelementptr' 'W_buf8_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (3.25ns)   --->   "%W_buf8_load = load i7 %W_buf8_addr" [conv_7x7.cpp:46]   --->   Operation 127 'load' 'W_buf8_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%W_buf9_addr = getelementptr i16 %W_buf9, i64 0, i64 %zext_ln1118_4"   --->   Operation 128 'getelementptr' 'W_buf9_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 129 [2/2] (3.25ns)   --->   "%W_buf9_load = load i7 %W_buf9_addr" [conv_7x7.cpp:46]   --->   Operation 129 'load' 'W_buf9_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%W_buf10_addr = getelementptr i16 %W_buf10, i64 0, i64 %zext_ln1118_4"   --->   Operation 130 'getelementptr' 'W_buf10_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (3.25ns)   --->   "%W_buf10_load = load i7 %W_buf10_addr" [conv_7x7.cpp:46]   --->   Operation 131 'load' 'W_buf10_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%W_buf11_addr = getelementptr i16 %W_buf11, i64 0, i64 %zext_ln1118_4"   --->   Operation 132 'getelementptr' 'W_buf11_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 133 [2/2] (3.25ns)   --->   "%W_buf11_load = load i7 %W_buf11_addr" [conv_7x7.cpp:46]   --->   Operation 133 'load' 'W_buf11_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 134 [1/1] (1.87ns)   --->   "%add_ln46_4 = add i7 %select_ln46_1, i7 1" [conv_7x7.cpp:46]   --->   Operation 134 'add' 'add_ln46_4' <Predicate = (!icmp_ln46)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i7 %add_ln46_4"   --->   Operation 135 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%W_buf_addr_1 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_5"   --->   Operation 136 'getelementptr' 'W_buf_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 137 [2/2] (3.25ns)   --->   "%W_buf_load_1 = load i7 %W_buf_addr_1" [conv_7x7.cpp:46]   --->   Operation 137 'load' 'W_buf_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%W_buf6_addr_1 = getelementptr i16 %W_buf6, i64 0, i64 %zext_ln1118_5"   --->   Operation 138 'getelementptr' 'W_buf6_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 139 [2/2] (3.25ns)   --->   "%W_buf6_load_1 = load i7 %W_buf6_addr_1" [conv_7x7.cpp:46]   --->   Operation 139 'load' 'W_buf6_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%W_buf7_addr_1 = getelementptr i16 %W_buf7, i64 0, i64 %zext_ln1118_5"   --->   Operation 140 'getelementptr' 'W_buf7_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 141 [2/2] (3.25ns)   --->   "%W_buf7_load_1 = load i7 %W_buf7_addr_1" [conv_7x7.cpp:46]   --->   Operation 141 'load' 'W_buf7_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%W_buf8_addr_1 = getelementptr i16 %W_buf8, i64 0, i64 %zext_ln1118_5"   --->   Operation 142 'getelementptr' 'W_buf8_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 143 [2/2] (3.25ns)   --->   "%W_buf8_load_1 = load i7 %W_buf8_addr_1" [conv_7x7.cpp:46]   --->   Operation 143 'load' 'W_buf8_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%W_buf9_addr_1 = getelementptr i16 %W_buf9, i64 0, i64 %zext_ln1118_5"   --->   Operation 144 'getelementptr' 'W_buf9_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 145 [2/2] (3.25ns)   --->   "%W_buf9_load_1 = load i7 %W_buf9_addr_1" [conv_7x7.cpp:46]   --->   Operation 145 'load' 'W_buf9_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%W_buf10_addr_1 = getelementptr i16 %W_buf10, i64 0, i64 %zext_ln1118_5"   --->   Operation 146 'getelementptr' 'W_buf10_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 147 [2/2] (3.25ns)   --->   "%W_buf10_load_1 = load i7 %W_buf10_addr_1" [conv_7x7.cpp:46]   --->   Operation 147 'load' 'W_buf10_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%W_buf11_addr_1 = getelementptr i16 %W_buf11, i64 0, i64 %zext_ln1118_5"   --->   Operation 148 'getelementptr' 'W_buf11_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 149 [2/2] (3.25ns)   --->   "%W_buf11_load_1 = load i7 %W_buf11_addr_1" [conv_7x7.cpp:46]   --->   Operation 149 'load' 'W_buf11_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %select_ln46" [conv_7x7.cpp:46]   --->   Operation 150 'zext' 'i_cast' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (1.82ns)   --->   "%empty_47 = add i6 %i_cast, i6 %select_ln32_9" [conv_7x7.cpp:46]   --->   Operation 151 'add' 'empty_47' <Predicate = (!icmp_ln46)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %empty_47"   --->   Operation 152 'zext' 'zext_ln1116' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (3.74ns)   --->   "%mul_ln1116 = mul i12 %zext_ln1116, i12 46"   --->   Operation 153 'mul' 'mul_ln1116' <Predicate = (!icmp_ln46)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 154 [1/2] (3.25ns)   --->   "%W_buf_load = load i7 %W_buf_addr" [conv_7x7.cpp:46]   --->   Operation 154 'load' 'W_buf_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 155 [1/2] (3.25ns)   --->   "%W_buf6_load = load i7 %W_buf6_addr" [conv_7x7.cpp:46]   --->   Operation 155 'load' 'W_buf6_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 156 [1/2] (3.25ns)   --->   "%W_buf7_load = load i7 %W_buf7_addr" [conv_7x7.cpp:46]   --->   Operation 156 'load' 'W_buf7_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 157 [1/2] (3.25ns)   --->   "%W_buf8_load = load i7 %W_buf8_addr" [conv_7x7.cpp:46]   --->   Operation 157 'load' 'W_buf8_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 158 [1/2] (3.25ns)   --->   "%W_buf9_load = load i7 %W_buf9_addr" [conv_7x7.cpp:46]   --->   Operation 158 'load' 'W_buf9_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 159 [1/2] (3.25ns)   --->   "%W_buf10_load = load i7 %W_buf10_addr" [conv_7x7.cpp:46]   --->   Operation 159 'load' 'W_buf10_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 160 [1/2] (3.25ns)   --->   "%W_buf11_load = load i7 %W_buf11_addr" [conv_7x7.cpp:46]   --->   Operation 160 'load' 'W_buf11_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 161 [1/2] (3.25ns)   --->   "%W_buf_load_1 = load i7 %W_buf_addr_1" [conv_7x7.cpp:46]   --->   Operation 161 'load' 'W_buf_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 162 [1/2] (3.25ns)   --->   "%W_buf6_load_1 = load i7 %W_buf6_addr_1" [conv_7x7.cpp:46]   --->   Operation 162 'load' 'W_buf6_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 163 [1/2] (3.25ns)   --->   "%W_buf7_load_1 = load i7 %W_buf7_addr_1" [conv_7x7.cpp:46]   --->   Operation 163 'load' 'W_buf7_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 164 [1/2] (3.25ns)   --->   "%W_buf8_load_1 = load i7 %W_buf8_addr_1" [conv_7x7.cpp:46]   --->   Operation 164 'load' 'W_buf8_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 165 [1/2] (3.25ns)   --->   "%W_buf9_load_1 = load i7 %W_buf9_addr_1" [conv_7x7.cpp:46]   --->   Operation 165 'load' 'W_buf9_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 166 [1/2] (3.25ns)   --->   "%W_buf10_load_1 = load i7 %W_buf10_addr_1" [conv_7x7.cpp:46]   --->   Operation 166 'load' 'W_buf10_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 167 [1/2] (3.25ns)   --->   "%W_buf11_load_1 = load i7 %W_buf11_addr_1" [conv_7x7.cpp:46]   --->   Operation 167 'load' 'W_buf11_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 168 [1/1] (1.87ns)   --->   "%add_ln46_5 = add i7 %select_ln46_1, i7 2" [conv_7x7.cpp:46]   --->   Operation 168 'add' 'add_ln46_5' <Predicate = (!icmp_ln46)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i7 %add_ln46_5"   --->   Operation 169 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%W_buf_addr_2 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_6"   --->   Operation 170 'getelementptr' 'W_buf_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 171 [2/2] (3.25ns)   --->   "%W_buf_load_2 = load i7 %W_buf_addr_2" [conv_7x7.cpp:46]   --->   Operation 171 'load' 'W_buf_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%W_buf6_addr_2 = getelementptr i16 %W_buf6, i64 0, i64 %zext_ln1118_6"   --->   Operation 172 'getelementptr' 'W_buf6_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 173 [2/2] (3.25ns)   --->   "%W_buf6_load_2 = load i7 %W_buf6_addr_2" [conv_7x7.cpp:46]   --->   Operation 173 'load' 'W_buf6_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%W_buf7_addr_2 = getelementptr i16 %W_buf7, i64 0, i64 %zext_ln1118_6"   --->   Operation 174 'getelementptr' 'W_buf7_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 175 [2/2] (3.25ns)   --->   "%W_buf7_load_2 = load i7 %W_buf7_addr_2" [conv_7x7.cpp:46]   --->   Operation 175 'load' 'W_buf7_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%W_buf8_addr_2 = getelementptr i16 %W_buf8, i64 0, i64 %zext_ln1118_6"   --->   Operation 176 'getelementptr' 'W_buf8_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 177 [2/2] (3.25ns)   --->   "%W_buf8_load_2 = load i7 %W_buf8_addr_2" [conv_7x7.cpp:46]   --->   Operation 177 'load' 'W_buf8_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%W_buf9_addr_2 = getelementptr i16 %W_buf9, i64 0, i64 %zext_ln1118_6"   --->   Operation 178 'getelementptr' 'W_buf9_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 179 [2/2] (3.25ns)   --->   "%W_buf9_load_2 = load i7 %W_buf9_addr_2" [conv_7x7.cpp:46]   --->   Operation 179 'load' 'W_buf9_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%W_buf10_addr_2 = getelementptr i16 %W_buf10, i64 0, i64 %zext_ln1118_6"   --->   Operation 180 'getelementptr' 'W_buf10_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 181 [2/2] (3.25ns)   --->   "%W_buf10_load_2 = load i7 %W_buf10_addr_2" [conv_7x7.cpp:46]   --->   Operation 181 'load' 'W_buf10_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%W_buf11_addr_2 = getelementptr i16 %W_buf11, i64 0, i64 %zext_ln1118_6"   --->   Operation 182 'getelementptr' 'W_buf11_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 183 [2/2] (3.25ns)   --->   "%W_buf11_load_2 = load i7 %W_buf11_addr_2" [conv_7x7.cpp:46]   --->   Operation 183 'load' 'W_buf11_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 184 [1/1] (1.87ns)   --->   "%add_ln46_6 = add i7 %select_ln46_1, i7 3" [conv_7x7.cpp:46]   --->   Operation 184 'add' 'add_ln46_6' <Predicate = (!icmp_ln46)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i7 %add_ln46_6"   --->   Operation 185 'zext' 'zext_ln1118_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%W_buf_addr_3 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_7"   --->   Operation 186 'getelementptr' 'W_buf_addr_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 187 [2/2] (3.25ns)   --->   "%W_buf_load_3 = load i7 %W_buf_addr_3" [conv_7x7.cpp:46]   --->   Operation 187 'load' 'W_buf_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%W_buf6_addr_3 = getelementptr i16 %W_buf6, i64 0, i64 %zext_ln1118_7"   --->   Operation 188 'getelementptr' 'W_buf6_addr_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 189 [2/2] (3.25ns)   --->   "%W_buf6_load_3 = load i7 %W_buf6_addr_3" [conv_7x7.cpp:46]   --->   Operation 189 'load' 'W_buf6_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%W_buf7_addr_3 = getelementptr i16 %W_buf7, i64 0, i64 %zext_ln1118_7"   --->   Operation 190 'getelementptr' 'W_buf7_addr_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 191 [2/2] (3.25ns)   --->   "%W_buf7_load_3 = load i7 %W_buf7_addr_3" [conv_7x7.cpp:46]   --->   Operation 191 'load' 'W_buf7_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%W_buf8_addr_3 = getelementptr i16 %W_buf8, i64 0, i64 %zext_ln1118_7"   --->   Operation 192 'getelementptr' 'W_buf8_addr_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 193 [2/2] (3.25ns)   --->   "%W_buf8_load_3 = load i7 %W_buf8_addr_3" [conv_7x7.cpp:46]   --->   Operation 193 'load' 'W_buf8_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%W_buf9_addr_3 = getelementptr i16 %W_buf9, i64 0, i64 %zext_ln1118_7"   --->   Operation 194 'getelementptr' 'W_buf9_addr_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 195 [2/2] (3.25ns)   --->   "%W_buf9_load_3 = load i7 %W_buf9_addr_3" [conv_7x7.cpp:46]   --->   Operation 195 'load' 'W_buf9_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%W_buf10_addr_3 = getelementptr i16 %W_buf10, i64 0, i64 %zext_ln1118_7"   --->   Operation 196 'getelementptr' 'W_buf10_addr_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 197 [2/2] (3.25ns)   --->   "%W_buf10_load_3 = load i7 %W_buf10_addr_3" [conv_7x7.cpp:46]   --->   Operation 197 'load' 'W_buf10_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%W_buf11_addr_3 = getelementptr i16 %W_buf11, i64 0, i64 %zext_ln1118_7"   --->   Operation 198 'getelementptr' 'W_buf11_addr_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 199 [2/2] (3.25ns)   --->   "%W_buf11_load_3 = load i7 %W_buf11_addr_3" [conv_7x7.cpp:46]   --->   Operation 199 'load' 'W_buf11_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 200 [1/1] (1.54ns)   --->   "%add_ln1116 = add i12 %mul_ln1116, i12 %zext_ln35"   --->   Operation 200 'add' 'add_ln1116' <Predicate = (!icmp_ln46)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i12 %add_ln1116"   --->   Operation 201 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%X_buf_addr = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_1"   --->   Operation 202 'getelementptr' 'X_buf_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (1.54ns)   --->   "%add_ln1116_1 = add i12 %mul_ln1116, i12 %select_ln35_3_cast"   --->   Operation 203 'add' 'add_ln1116_1' <Predicate = (!icmp_ln46)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i12 %add_ln1116_1"   --->   Operation 204 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%X_buf_addr_1 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_2"   --->   Operation 205 'getelementptr' 'X_buf_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%X_buf4_addr = getelementptr i16 %X_buf4, i64 0, i64 %zext_ln1116_1"   --->   Operation 206 'getelementptr' 'X_buf4_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%X_buf4_addr_1 = getelementptr i16 %X_buf4, i64 0, i64 %zext_ln1116_2"   --->   Operation 207 'getelementptr' 'X_buf4_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%X_buf5_addr = getelementptr i16 %X_buf5, i64 0, i64 %zext_ln1116_1"   --->   Operation 208 'getelementptr' 'X_buf5_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%X_buf5_addr_1 = getelementptr i16 %X_buf5, i64 0, i64 %zext_ln1116_2"   --->   Operation 209 'getelementptr' 'X_buf5_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 210 [2/2] (3.25ns)   --->   "%X_buf_load = load i12 %X_buf_addr"   --->   Operation 210 'load' 'X_buf_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_6 : Operation 211 [2/2] (3.25ns)   --->   "%X_buf4_load = load i12 %X_buf4_addr"   --->   Operation 211 'load' 'X_buf4_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_6 : Operation 212 [2/2] (3.25ns)   --->   "%X_buf5_load = load i12 %X_buf5_addr"   --->   Operation 212 'load' 'X_buf5_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_6 : Operation 213 [1/1] (2.18ns)   --->   "%tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_load, i16 %W_buf6_load, i16 %W_buf7_load, i16 %W_buf8_load, i16 %W_buf9_load, i16 %W_buf10_load, i16 %W_buf11_load, i3 %select_ln46"   --->   Operation 213 'mux' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [2/2] (3.25ns)   --->   "%X_buf_load_1 = load i12 %X_buf_addr_1"   --->   Operation 214 'load' 'X_buf_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_6 : Operation 215 [2/2] (3.25ns)   --->   "%X_buf4_load_1 = load i12 %X_buf4_addr_1"   --->   Operation 215 'load' 'X_buf4_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_6 : Operation 216 [2/2] (3.25ns)   --->   "%X_buf5_load_1 = load i12 %X_buf5_addr_1"   --->   Operation 216 'load' 'X_buf5_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_6 : Operation 217 [1/1] (2.18ns)   --->   "%tmp_6 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_load_1, i16 %W_buf6_load_1, i16 %W_buf7_load_1, i16 %W_buf8_load_1, i16 %W_buf9_load_1, i16 %W_buf10_load_1, i16 %W_buf11_load_1, i3 %select_ln46"   --->   Operation 217 'mux' 'tmp_6' <Predicate = (!icmp_ln46)> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.43>
ST_7 : Operation 218 [1/2] (3.25ns)   --->   "%W_buf_load_2 = load i7 %W_buf_addr_2" [conv_7x7.cpp:46]   --->   Operation 218 'load' 'W_buf_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 219 [1/2] (3.25ns)   --->   "%W_buf6_load_2 = load i7 %W_buf6_addr_2" [conv_7x7.cpp:46]   --->   Operation 219 'load' 'W_buf6_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 220 [1/2] (3.25ns)   --->   "%W_buf7_load_2 = load i7 %W_buf7_addr_2" [conv_7x7.cpp:46]   --->   Operation 220 'load' 'W_buf7_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 221 [1/2] (3.25ns)   --->   "%W_buf8_load_2 = load i7 %W_buf8_addr_2" [conv_7x7.cpp:46]   --->   Operation 221 'load' 'W_buf8_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 222 [1/2] (3.25ns)   --->   "%W_buf9_load_2 = load i7 %W_buf9_addr_2" [conv_7x7.cpp:46]   --->   Operation 222 'load' 'W_buf9_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 223 [1/2] (3.25ns)   --->   "%W_buf10_load_2 = load i7 %W_buf10_addr_2" [conv_7x7.cpp:46]   --->   Operation 223 'load' 'W_buf10_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 224 [1/2] (3.25ns)   --->   "%W_buf11_load_2 = load i7 %W_buf11_addr_2" [conv_7x7.cpp:46]   --->   Operation 224 'load' 'W_buf11_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 225 [1/2] (3.25ns)   --->   "%W_buf_load_3 = load i7 %W_buf_addr_3" [conv_7x7.cpp:46]   --->   Operation 225 'load' 'W_buf_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 226 [1/2] (3.25ns)   --->   "%W_buf6_load_3 = load i7 %W_buf6_addr_3" [conv_7x7.cpp:46]   --->   Operation 226 'load' 'W_buf6_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 227 [1/2] (3.25ns)   --->   "%W_buf7_load_3 = load i7 %W_buf7_addr_3" [conv_7x7.cpp:46]   --->   Operation 227 'load' 'W_buf7_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 228 [1/2] (3.25ns)   --->   "%W_buf8_load_3 = load i7 %W_buf8_addr_3" [conv_7x7.cpp:46]   --->   Operation 228 'load' 'W_buf8_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 229 [1/2] (3.25ns)   --->   "%W_buf9_load_3 = load i7 %W_buf9_addr_3" [conv_7x7.cpp:46]   --->   Operation 229 'load' 'W_buf9_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 230 [1/2] (3.25ns)   --->   "%W_buf10_load_3 = load i7 %W_buf10_addr_3" [conv_7x7.cpp:46]   --->   Operation 230 'load' 'W_buf10_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 231 [1/2] (3.25ns)   --->   "%W_buf11_load_3 = load i7 %W_buf11_addr_3" [conv_7x7.cpp:46]   --->   Operation 231 'load' 'W_buf11_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 232 [1/1] (1.87ns)   --->   "%add_ln46_7 = add i7 %select_ln46_1, i7 4" [conv_7x7.cpp:46]   --->   Operation 232 'add' 'add_ln46_7' <Predicate = (!icmp_ln46)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i7 %add_ln46_7"   --->   Operation 233 'zext' 'zext_ln1118_8' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%W_buf_addr_4 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_8"   --->   Operation 234 'getelementptr' 'W_buf_addr_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 235 [2/2] (3.25ns)   --->   "%W_buf_load_4 = load i7 %W_buf_addr_4" [conv_7x7.cpp:46]   --->   Operation 235 'load' 'W_buf_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%W_buf6_addr_4 = getelementptr i16 %W_buf6, i64 0, i64 %zext_ln1118_8"   --->   Operation 236 'getelementptr' 'W_buf6_addr_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 237 [2/2] (3.25ns)   --->   "%W_buf6_load_4 = load i7 %W_buf6_addr_4" [conv_7x7.cpp:46]   --->   Operation 237 'load' 'W_buf6_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%W_buf7_addr_4 = getelementptr i16 %W_buf7, i64 0, i64 %zext_ln1118_8"   --->   Operation 238 'getelementptr' 'W_buf7_addr_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 239 [2/2] (3.25ns)   --->   "%W_buf7_load_4 = load i7 %W_buf7_addr_4" [conv_7x7.cpp:46]   --->   Operation 239 'load' 'W_buf7_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%W_buf8_addr_4 = getelementptr i16 %W_buf8, i64 0, i64 %zext_ln1118_8"   --->   Operation 240 'getelementptr' 'W_buf8_addr_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 241 [2/2] (3.25ns)   --->   "%W_buf8_load_4 = load i7 %W_buf8_addr_4" [conv_7x7.cpp:46]   --->   Operation 241 'load' 'W_buf8_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%W_buf9_addr_4 = getelementptr i16 %W_buf9, i64 0, i64 %zext_ln1118_8"   --->   Operation 242 'getelementptr' 'W_buf9_addr_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 243 [2/2] (3.25ns)   --->   "%W_buf9_load_4 = load i7 %W_buf9_addr_4" [conv_7x7.cpp:46]   --->   Operation 243 'load' 'W_buf9_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%W_buf10_addr_4 = getelementptr i16 %W_buf10, i64 0, i64 %zext_ln1118_8"   --->   Operation 244 'getelementptr' 'W_buf10_addr_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 245 [2/2] (3.25ns)   --->   "%W_buf10_load_4 = load i7 %W_buf10_addr_4" [conv_7x7.cpp:46]   --->   Operation 245 'load' 'W_buf10_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%W_buf11_addr_4 = getelementptr i16 %W_buf11, i64 0, i64 %zext_ln1118_8"   --->   Operation 246 'getelementptr' 'W_buf11_addr_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 247 [2/2] (3.25ns)   --->   "%W_buf11_load_4 = load i7 %W_buf11_addr_4" [conv_7x7.cpp:46]   --->   Operation 247 'load' 'W_buf11_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 248 [1/1] (1.87ns)   --->   "%add_ln46_8 = add i7 %select_ln46_1, i7 5" [conv_7x7.cpp:46]   --->   Operation 248 'add' 'add_ln46_8' <Predicate = (!icmp_ln46)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i7 %add_ln46_8"   --->   Operation 249 'zext' 'zext_ln1118_9' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%W_buf_addr_5 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_9"   --->   Operation 250 'getelementptr' 'W_buf_addr_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 251 [2/2] (3.25ns)   --->   "%W_buf_load_5 = load i7 %W_buf_addr_5" [conv_7x7.cpp:46]   --->   Operation 251 'load' 'W_buf_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%W_buf6_addr_5 = getelementptr i16 %W_buf6, i64 0, i64 %zext_ln1118_9"   --->   Operation 252 'getelementptr' 'W_buf6_addr_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 253 [2/2] (3.25ns)   --->   "%W_buf6_load_5 = load i7 %W_buf6_addr_5" [conv_7x7.cpp:46]   --->   Operation 253 'load' 'W_buf6_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%W_buf7_addr_5 = getelementptr i16 %W_buf7, i64 0, i64 %zext_ln1118_9"   --->   Operation 254 'getelementptr' 'W_buf7_addr_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 255 [2/2] (3.25ns)   --->   "%W_buf7_load_5 = load i7 %W_buf7_addr_5" [conv_7x7.cpp:46]   --->   Operation 255 'load' 'W_buf7_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%W_buf8_addr_5 = getelementptr i16 %W_buf8, i64 0, i64 %zext_ln1118_9"   --->   Operation 256 'getelementptr' 'W_buf8_addr_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 257 [2/2] (3.25ns)   --->   "%W_buf8_load_5 = load i7 %W_buf8_addr_5" [conv_7x7.cpp:46]   --->   Operation 257 'load' 'W_buf8_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%W_buf9_addr_5 = getelementptr i16 %W_buf9, i64 0, i64 %zext_ln1118_9"   --->   Operation 258 'getelementptr' 'W_buf9_addr_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 259 [2/2] (3.25ns)   --->   "%W_buf9_load_5 = load i7 %W_buf9_addr_5" [conv_7x7.cpp:46]   --->   Operation 259 'load' 'W_buf9_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%W_buf10_addr_5 = getelementptr i16 %W_buf10, i64 0, i64 %zext_ln1118_9"   --->   Operation 260 'getelementptr' 'W_buf10_addr_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 261 [2/2] (3.25ns)   --->   "%W_buf10_load_5 = load i7 %W_buf10_addr_5" [conv_7x7.cpp:46]   --->   Operation 261 'load' 'W_buf10_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%W_buf11_addr_5 = getelementptr i16 %W_buf11, i64 0, i64 %zext_ln1118_9"   --->   Operation 262 'getelementptr' 'W_buf11_addr_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 263 [2/2] (3.25ns)   --->   "%W_buf11_load_5 = load i7 %W_buf11_addr_5" [conv_7x7.cpp:46]   --->   Operation 263 'load' 'W_buf11_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 264 [1/1] (0.99ns)   --->   "%select_ln46_2 = select i1 %icmp_ln49, i2 %add_ln46, i2 %chan" [conv_7x7.cpp:46]   --->   Operation 264 'select' 'select_ln46_2' <Predicate = (!icmp_ln46)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (1.54ns)   --->   "%add_ln1116_2 = add i12 %mul_ln1116, i12 %select_ln35_4_cast"   --->   Operation 265 'add' 'add_ln1116_2' <Predicate = (!icmp_ln46)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i12 %add_ln1116_2"   --->   Operation 266 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%X_buf_addr_2 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_3"   --->   Operation 267 'getelementptr' 'X_buf_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (1.54ns)   --->   "%add_ln1116_3 = add i12 %mul_ln1116, i12 %select_ln35_5_cast"   --->   Operation 268 'add' 'add_ln1116_3' <Predicate = (!icmp_ln46)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i12 %add_ln1116_3"   --->   Operation 269 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%X_buf_addr_3 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_4"   --->   Operation 270 'getelementptr' 'X_buf_addr_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%X_buf4_addr_2 = getelementptr i16 %X_buf4, i64 0, i64 %zext_ln1116_3"   --->   Operation 271 'getelementptr' 'X_buf4_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%X_buf4_addr_3 = getelementptr i16 %X_buf4, i64 0, i64 %zext_ln1116_4"   --->   Operation 272 'getelementptr' 'X_buf4_addr_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%X_buf5_addr_2 = getelementptr i16 %X_buf5, i64 0, i64 %zext_ln1116_3"   --->   Operation 273 'getelementptr' 'X_buf5_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%X_buf5_addr_3 = getelementptr i16 %X_buf5, i64 0, i64 %zext_ln1116_4"   --->   Operation 274 'getelementptr' 'X_buf5_addr_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 275 [1/2] (3.25ns)   --->   "%X_buf_load = load i12 %X_buf_addr"   --->   Operation 275 'load' 'X_buf_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_7 : Operation 276 [1/2] (3.25ns)   --->   "%X_buf4_load = load i12 %X_buf4_addr"   --->   Operation 276 'load' 'X_buf4_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_7 : Operation 277 [1/2] (3.25ns)   --->   "%X_buf5_load = load i12 %X_buf5_addr"   --->   Operation 277 'load' 'X_buf5_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_7 : Operation 278 [1/1] (1.70ns)   --->   "%r_V = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %X_buf_load, i16 %X_buf4_load, i16 %X_buf5_load, i2 %select_ln46_2"   --->   Operation 278 'mux' 'r_V' <Predicate = (!icmp_ln46)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/2] (3.25ns)   --->   "%X_buf_load_1 = load i12 %X_buf_addr_1"   --->   Operation 279 'load' 'X_buf_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_7 : Operation 280 [1/2] (3.25ns)   --->   "%X_buf4_load_1 = load i12 %X_buf4_addr_1"   --->   Operation 280 'load' 'X_buf4_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_7 : Operation 281 [1/2] (3.25ns)   --->   "%X_buf5_load_1 = load i12 %X_buf5_addr_1"   --->   Operation 281 'load' 'X_buf5_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_7 : Operation 282 [1/1] (1.70ns)   --->   "%r_V_1 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %X_buf_load_1, i16 %X_buf4_load_1, i16 %X_buf5_load_1, i2 %select_ln46_2"   --->   Operation 282 'mux' 'r_V_1' <Predicate = (!icmp_ln46)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 283 [2/2] (3.25ns)   --->   "%X_buf_load_2 = load i12 %X_buf_addr_2"   --->   Operation 283 'load' 'X_buf_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_7 : Operation 284 [2/2] (3.25ns)   --->   "%X_buf4_load_2 = load i12 %X_buf4_addr_2"   --->   Operation 284 'load' 'X_buf4_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_7 : Operation 285 [2/2] (3.25ns)   --->   "%X_buf5_load_2 = load i12 %X_buf5_addr_2"   --->   Operation 285 'load' 'X_buf5_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_7 : Operation 286 [1/1] (2.18ns)   --->   "%tmp_8 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_load_2, i16 %W_buf6_load_2, i16 %W_buf7_load_2, i16 %W_buf8_load_2, i16 %W_buf9_load_2, i16 %W_buf10_load_2, i16 %W_buf11_load_2, i3 %select_ln46"   --->   Operation 286 'mux' 'tmp_8' <Predicate = (!icmp_ln46)> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [2/2] (3.25ns)   --->   "%X_buf_load_3 = load i12 %X_buf_addr_3"   --->   Operation 287 'load' 'X_buf_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_7 : Operation 288 [2/2] (3.25ns)   --->   "%X_buf4_load_3 = load i12 %X_buf4_addr_3"   --->   Operation 288 'load' 'X_buf4_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_7 : Operation 289 [2/2] (3.25ns)   --->   "%X_buf5_load_3 = load i12 %X_buf5_addr_3"   --->   Operation 289 'load' 'X_buf5_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_7 : Operation 290 [1/1] (2.18ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_load_3, i16 %W_buf6_load_3, i16 %W_buf7_load_3, i16 %W_buf8_load_3, i16 %W_buf9_load_3, i16 %W_buf10_load_3, i16 %W_buf11_load_3, i3 %select_ln46"   --->   Operation 290 'mux' 'tmp_s' <Predicate = (!icmp_ln46)> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (1.65ns)   --->   "%add_ln49 = add i3 %select_ln46, i3 1" [conv_7x7.cpp:49]   --->   Operation 291 'add' 'add_ln49' <Predicate = (!icmp_ln46)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 292 [1/2] (3.25ns)   --->   "%W_buf_load_4 = load i7 %W_buf_addr_4" [conv_7x7.cpp:46]   --->   Operation 292 'load' 'W_buf_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 293 [1/2] (3.25ns)   --->   "%W_buf6_load_4 = load i7 %W_buf6_addr_4" [conv_7x7.cpp:46]   --->   Operation 293 'load' 'W_buf6_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 294 [1/2] (3.25ns)   --->   "%W_buf7_load_4 = load i7 %W_buf7_addr_4" [conv_7x7.cpp:46]   --->   Operation 294 'load' 'W_buf7_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 295 [1/2] (3.25ns)   --->   "%W_buf8_load_4 = load i7 %W_buf8_addr_4" [conv_7x7.cpp:46]   --->   Operation 295 'load' 'W_buf8_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 296 [1/2] (3.25ns)   --->   "%W_buf9_load_4 = load i7 %W_buf9_addr_4" [conv_7x7.cpp:46]   --->   Operation 296 'load' 'W_buf9_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 297 [1/2] (3.25ns)   --->   "%W_buf10_load_4 = load i7 %W_buf10_addr_4" [conv_7x7.cpp:46]   --->   Operation 297 'load' 'W_buf10_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 298 [1/2] (3.25ns)   --->   "%W_buf11_load_4 = load i7 %W_buf11_addr_4" [conv_7x7.cpp:46]   --->   Operation 298 'load' 'W_buf11_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 299 [1/2] (3.25ns)   --->   "%W_buf_load_5 = load i7 %W_buf_addr_5" [conv_7x7.cpp:46]   --->   Operation 299 'load' 'W_buf_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 300 [1/2] (3.25ns)   --->   "%W_buf6_load_5 = load i7 %W_buf6_addr_5" [conv_7x7.cpp:46]   --->   Operation 300 'load' 'W_buf6_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 301 [1/2] (3.25ns)   --->   "%W_buf7_load_5 = load i7 %W_buf7_addr_5" [conv_7x7.cpp:46]   --->   Operation 301 'load' 'W_buf7_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 302 [1/2] (3.25ns)   --->   "%W_buf8_load_5 = load i7 %W_buf8_addr_5" [conv_7x7.cpp:46]   --->   Operation 302 'load' 'W_buf8_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 303 [1/2] (3.25ns)   --->   "%W_buf9_load_5 = load i7 %W_buf9_addr_5" [conv_7x7.cpp:46]   --->   Operation 303 'load' 'W_buf9_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 304 [1/2] (3.25ns)   --->   "%W_buf10_load_5 = load i7 %W_buf10_addr_5" [conv_7x7.cpp:46]   --->   Operation 304 'load' 'W_buf10_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 305 [1/2] (3.25ns)   --->   "%W_buf11_load_5 = load i7 %W_buf11_addr_5" [conv_7x7.cpp:46]   --->   Operation 305 'load' 'W_buf11_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 306 [1/1] (1.87ns)   --->   "%add_ln46_9 = add i7 %select_ln46_1, i7 6" [conv_7x7.cpp:46]   --->   Operation 306 'add' 'add_ln46_9' <Predicate = (!icmp_ln46)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i7 %add_ln46_9"   --->   Operation 307 'zext' 'zext_ln1118_10' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%W_buf_addr_6 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_10"   --->   Operation 308 'getelementptr' 'W_buf_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 309 [2/2] (3.25ns)   --->   "%W_buf_load_6 = load i7 %W_buf_addr_6" [conv_7x7.cpp:46]   --->   Operation 309 'load' 'W_buf_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 310 [1/1] (0.00ns)   --->   "%W_buf6_addr_6 = getelementptr i16 %W_buf6, i64 0, i64 %zext_ln1118_10"   --->   Operation 310 'getelementptr' 'W_buf6_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 311 [2/2] (3.25ns)   --->   "%W_buf6_load_6 = load i7 %W_buf6_addr_6" [conv_7x7.cpp:46]   --->   Operation 311 'load' 'W_buf6_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%W_buf7_addr_6 = getelementptr i16 %W_buf7, i64 0, i64 %zext_ln1118_10"   --->   Operation 312 'getelementptr' 'W_buf7_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 313 [2/2] (3.25ns)   --->   "%W_buf7_load_6 = load i7 %W_buf7_addr_6" [conv_7x7.cpp:46]   --->   Operation 313 'load' 'W_buf7_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%W_buf8_addr_6 = getelementptr i16 %W_buf8, i64 0, i64 %zext_ln1118_10"   --->   Operation 314 'getelementptr' 'W_buf8_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 315 [2/2] (3.25ns)   --->   "%W_buf8_load_6 = load i7 %W_buf8_addr_6" [conv_7x7.cpp:46]   --->   Operation 315 'load' 'W_buf8_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%W_buf9_addr_6 = getelementptr i16 %W_buf9, i64 0, i64 %zext_ln1118_10"   --->   Operation 316 'getelementptr' 'W_buf9_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 317 [2/2] (3.25ns)   --->   "%W_buf9_load_6 = load i7 %W_buf9_addr_6" [conv_7x7.cpp:46]   --->   Operation 317 'load' 'W_buf9_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%W_buf10_addr_6 = getelementptr i16 %W_buf10, i64 0, i64 %zext_ln1118_10"   --->   Operation 318 'getelementptr' 'W_buf10_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 319 [2/2] (3.25ns)   --->   "%W_buf10_load_6 = load i7 %W_buf10_addr_6" [conv_7x7.cpp:46]   --->   Operation 319 'load' 'W_buf10_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%W_buf11_addr_6 = getelementptr i16 %W_buf11, i64 0, i64 %zext_ln1118_10"   --->   Operation 320 'getelementptr' 'W_buf11_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 321 [2/2] (3.25ns)   --->   "%W_buf11_load_6 = load i7 %W_buf11_addr_6" [conv_7x7.cpp:46]   --->   Operation 321 'load' 'W_buf11_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_8 : Operation 322 [1/1] (1.54ns)   --->   "%add_ln1116_4 = add i12 %mul_ln1116, i12 %select_ln35_6_cast"   --->   Operation 322 'add' 'add_ln1116_4' <Predicate = (!icmp_ln46)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i12 %add_ln1116_4"   --->   Operation 323 'zext' 'zext_ln1116_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%X_buf_addr_4 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_5"   --->   Operation 324 'getelementptr' 'X_buf_addr_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (1.54ns)   --->   "%add_ln1116_5 = add i12 %mul_ln1116, i12 %select_ln35_7_cast"   --->   Operation 325 'add' 'add_ln1116_5' <Predicate = (!icmp_ln46)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i12 %add_ln1116_5"   --->   Operation 326 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%X_buf_addr_5 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_6"   --->   Operation 327 'getelementptr' 'X_buf_addr_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (1.54ns)   --->   "%add_ln1116_6 = add i12 %mul_ln1116, i12 %zext_ln35_1"   --->   Operation 328 'add' 'add_ln1116_6' <Predicate = (!icmp_ln46)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%X_buf4_addr_4 = getelementptr i16 %X_buf4, i64 0, i64 %zext_ln1116_5"   --->   Operation 329 'getelementptr' 'X_buf4_addr_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%X_buf4_addr_5 = getelementptr i16 %X_buf4, i64 0, i64 %zext_ln1116_6"   --->   Operation 330 'getelementptr' 'X_buf4_addr_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "%X_buf5_addr_4 = getelementptr i16 %X_buf5, i64 0, i64 %zext_ln1116_5"   --->   Operation 331 'getelementptr' 'X_buf5_addr_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%X_buf5_addr_5 = getelementptr i16 %X_buf5, i64 0, i64 %zext_ln1116_6"   --->   Operation 332 'getelementptr' 'X_buf5_addr_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i16 %r_V"   --->   Operation 333 'sext' 'sext_ln1115' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1115_1 = sext i16 %tmp_4"   --->   Operation 334 'sext' 'sext_ln1115_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i29 %sext_ln1115_1, i29 %sext_ln1115"   --->   Operation 335 'mul' 'mul_ln1115' <Predicate = (!icmp_ln46)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln1115_2 = sext i16 %r_V_1"   --->   Operation 336 'sext' 'sext_ln1115_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln1115_3 = sext i16 %tmp_6"   --->   Operation 337 'sext' 'sext_ln1115_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1115_1 = mul i29 %sext_ln1115_3, i29 %sext_ln1115_2"   --->   Operation 338 'mul' 'mul_ln1115_1' <Predicate = (!icmp_ln46)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 339 [1/2] (3.25ns)   --->   "%X_buf_load_2 = load i12 %X_buf_addr_2"   --->   Operation 339 'load' 'X_buf_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_8 : Operation 340 [1/2] (3.25ns)   --->   "%X_buf4_load_2 = load i12 %X_buf4_addr_2"   --->   Operation 340 'load' 'X_buf4_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_8 : Operation 341 [1/2] (3.25ns)   --->   "%X_buf5_load_2 = load i12 %X_buf5_addr_2"   --->   Operation 341 'load' 'X_buf5_load_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_8 : Operation 342 [1/1] (1.70ns)   --->   "%r_V_2 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %X_buf_load_2, i16 %X_buf4_load_2, i16 %X_buf5_load_2, i2 %select_ln46_2"   --->   Operation 342 'mux' 'r_V_2' <Predicate = (!icmp_ln46)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 343 [1/2] (3.25ns)   --->   "%X_buf_load_3 = load i12 %X_buf_addr_3"   --->   Operation 343 'load' 'X_buf_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_8 : Operation 344 [1/2] (3.25ns)   --->   "%X_buf4_load_3 = load i12 %X_buf4_addr_3"   --->   Operation 344 'load' 'X_buf4_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_8 : Operation 345 [1/2] (3.25ns)   --->   "%X_buf5_load_3 = load i12 %X_buf5_addr_3"   --->   Operation 345 'load' 'X_buf5_load_3' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_8 : Operation 346 [1/1] (1.70ns)   --->   "%r_V_3 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %X_buf_load_3, i16 %X_buf4_load_3, i16 %X_buf5_load_3, i2 %select_ln46_2"   --->   Operation 346 'mux' 'r_V_3' <Predicate = (!icmp_ln46)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 347 [2/2] (3.25ns)   --->   "%X_buf_load_4 = load i12 %X_buf_addr_4"   --->   Operation 347 'load' 'X_buf_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_8 : Operation 348 [2/2] (3.25ns)   --->   "%X_buf4_load_4 = load i12 %X_buf4_addr_4"   --->   Operation 348 'load' 'X_buf4_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_8 : Operation 349 [2/2] (3.25ns)   --->   "%X_buf5_load_4 = load i12 %X_buf5_addr_4"   --->   Operation 349 'load' 'X_buf5_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_8 : Operation 350 [1/1] (2.18ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_load_4, i16 %W_buf6_load_4, i16 %W_buf7_load_4, i16 %W_buf8_load_4, i16 %W_buf9_load_4, i16 %W_buf10_load_4, i16 %W_buf11_load_4, i3 %select_ln46"   --->   Operation 350 'mux' 'tmp_1' <Predicate = (!icmp_ln46)> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 351 [2/2] (3.25ns)   --->   "%X_buf_load_5 = load i12 %X_buf_addr_5"   --->   Operation 351 'load' 'X_buf_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_8 : Operation 352 [2/2] (3.25ns)   --->   "%X_buf4_load_5 = load i12 %X_buf4_addr_5"   --->   Operation 352 'load' 'X_buf4_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_8 : Operation 353 [2/2] (3.25ns)   --->   "%X_buf5_load_5 = load i12 %X_buf5_addr_5"   --->   Operation 353 'load' 'X_buf5_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_8 : Operation 354 [1/1] (2.18ns)   --->   "%tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_load_5, i16 %W_buf6_load_5, i16 %W_buf7_load_5, i16 %W_buf8_load_5, i16 %W_buf9_load_5, i16 %W_buf10_load_5, i16 %W_buf11_load_5, i3 %select_ln46"   --->   Operation 354 'mux' 'tmp_3' <Predicate = (!icmp_ln46)> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 355 [1/2] (3.25ns)   --->   "%W_buf_load_6 = load i7 %W_buf_addr_6" [conv_7x7.cpp:46]   --->   Operation 355 'load' 'W_buf_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_9 : Operation 356 [1/2] (3.25ns)   --->   "%W_buf6_load_6 = load i7 %W_buf6_addr_6" [conv_7x7.cpp:46]   --->   Operation 356 'load' 'W_buf6_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_9 : Operation 357 [1/2] (3.25ns)   --->   "%W_buf7_load_6 = load i7 %W_buf7_addr_6" [conv_7x7.cpp:46]   --->   Operation 357 'load' 'W_buf7_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_9 : Operation 358 [1/2] (3.25ns)   --->   "%W_buf8_load_6 = load i7 %W_buf8_addr_6" [conv_7x7.cpp:46]   --->   Operation 358 'load' 'W_buf8_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_9 : Operation 359 [1/2] (3.25ns)   --->   "%W_buf9_load_6 = load i7 %W_buf9_addr_6" [conv_7x7.cpp:46]   --->   Operation 359 'load' 'W_buf9_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_9 : Operation 360 [1/2] (3.25ns)   --->   "%W_buf10_load_6 = load i7 %W_buf10_addr_6" [conv_7x7.cpp:46]   --->   Operation 360 'load' 'W_buf10_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_9 : Operation 361 [1/2] (3.25ns)   --->   "%W_buf11_load_6 = load i7 %W_buf11_addr_6" [conv_7x7.cpp:46]   --->   Operation 361 'load' 'W_buf11_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i12 %add_ln1116_6"   --->   Operation 362 'zext' 'zext_ln1116_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%X_buf_addr_6 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_7"   --->   Operation 363 'getelementptr' 'X_buf_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%X_buf4_addr_6 = getelementptr i16 %X_buf4, i64 0, i64 %zext_ln1116_7"   --->   Operation 364 'getelementptr' 'X_buf4_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%X_buf5_addr_6 = getelementptr i16 %X_buf5, i64 0, i64 %zext_ln1116_7"   --->   Operation 365 'getelementptr' 'X_buf5_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115, i32 13, i32 28"   --->   Operation 366 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115_1, i32 13, i32 28"   --->   Operation 367 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1115_4 = sext i16 %r_V_2"   --->   Operation 368 'sext' 'sext_ln1115_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1115_5 = sext i16 %tmp_8"   --->   Operation 369 'sext' 'sext_ln1115_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1115_2 = mul i29 %sext_ln1115_5, i29 %sext_ln1115_4"   --->   Operation 370 'mul' 'mul_ln1115_2' <Predicate = (!icmp_ln46)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1115_6 = sext i16 %r_V_3"   --->   Operation 371 'sext' 'sext_ln1115_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1115_7 = sext i16 %tmp_s"   --->   Operation 372 'sext' 'sext_ln1115_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_9 : Operation 373 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1115_3 = mul i29 %sext_ln1115_7, i29 %sext_ln1115_6"   --->   Operation 373 'mul' 'mul_ln1115_3' <Predicate = (!icmp_ln46)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 374 [1/2] (3.25ns)   --->   "%X_buf_load_4 = load i12 %X_buf_addr_4"   --->   Operation 374 'load' 'X_buf_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_9 : Operation 375 [1/2] (3.25ns)   --->   "%X_buf4_load_4 = load i12 %X_buf4_addr_4"   --->   Operation 375 'load' 'X_buf4_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_9 : Operation 376 [1/2] (3.25ns)   --->   "%X_buf5_load_4 = load i12 %X_buf5_addr_4"   --->   Operation 376 'load' 'X_buf5_load_4' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_9 : Operation 377 [1/1] (1.70ns)   --->   "%r_V_4 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %X_buf_load_4, i16 %X_buf4_load_4, i16 %X_buf5_load_4, i2 %select_ln46_2"   --->   Operation 377 'mux' 'r_V_4' <Predicate = (!icmp_ln46)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 378 [1/2] (3.25ns)   --->   "%X_buf_load_5 = load i12 %X_buf_addr_5"   --->   Operation 378 'load' 'X_buf_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_9 : Operation 379 [1/2] (3.25ns)   --->   "%X_buf4_load_5 = load i12 %X_buf4_addr_5"   --->   Operation 379 'load' 'X_buf4_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_9 : Operation 380 [1/2] (3.25ns)   --->   "%X_buf5_load_5 = load i12 %X_buf5_addr_5"   --->   Operation 380 'load' 'X_buf5_load_5' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_9 : Operation 381 [1/1] (1.70ns)   --->   "%r_V_5 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %X_buf_load_5, i16 %X_buf4_load_5, i16 %X_buf5_load_5, i2 %select_ln46_2"   --->   Operation 381 'mux' 'r_V_5' <Predicate = (!icmp_ln46)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 382 [2/2] (3.25ns)   --->   "%X_buf_load_6 = load i12 %X_buf_addr_6"   --->   Operation 382 'load' 'X_buf_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_9 : Operation 383 [2/2] (3.25ns)   --->   "%X_buf4_load_6 = load i12 %X_buf4_addr_6"   --->   Operation 383 'load' 'X_buf4_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_9 : Operation 384 [2/2] (3.25ns)   --->   "%X_buf5_load_6 = load i12 %X_buf5_addr_6"   --->   Operation 384 'load' 'X_buf5_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_9 : Operation 385 [1/1] (2.18ns)   --->   "%tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_load_6, i16 %W_buf6_load_6, i16 %W_buf7_load_6, i16 %W_buf8_load_6, i16 %W_buf9_load_6, i16 %W_buf10_load_6, i16 %W_buf11_load_6, i3 %select_ln46"   --->   Operation 385 'mux' 'tmp_5' <Predicate = (!icmp_ln46)> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115_2, i32 13, i32 28"   --->   Operation 386 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115_3, i32 13, i32 28"   --->   Operation 387 'partselect' 'trunc_ln708_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1115_8 = sext i16 %r_V_4"   --->   Operation 388 'sext' 'sext_ln1115_8' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1115_9 = sext i16 %tmp_1"   --->   Operation 389 'sext' 'sext_ln1115_9' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 390 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1115_4 = mul i29 %sext_ln1115_9, i29 %sext_ln1115_8"   --->   Operation 390 'mul' 'mul_ln1115_4' <Predicate = (!icmp_ln46)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1115_10 = sext i16 %r_V_5"   --->   Operation 391 'sext' 'sext_ln1115_10' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln1115_11 = sext i16 %tmp_3"   --->   Operation 392 'sext' 'sext_ln1115_11' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 393 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1115_5 = mul i29 %sext_ln1115_11, i29 %sext_ln1115_10"   --->   Operation 393 'mul' 'mul_ln1115_5' <Predicate = (!icmp_ln46)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 394 [1/2] (3.25ns)   --->   "%X_buf_load_6 = load i12 %X_buf_addr_6"   --->   Operation 394 'load' 'X_buf_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_10 : Operation 395 [1/2] (3.25ns)   --->   "%X_buf4_load_6 = load i12 %X_buf4_addr_6"   --->   Operation 395 'load' 'X_buf4_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_10 : Operation 396 [1/2] (3.25ns)   --->   "%X_buf5_load_6 = load i12 %X_buf5_addr_6"   --->   Operation 396 'load' 'X_buf5_load_6' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_10 : Operation 397 [1/1] (1.70ns)   --->   "%r_V_6 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %X_buf_load_6, i16 %X_buf4_load_6, i16 %X_buf5_load_6, i2 %select_ln46_2"   --->   Operation 397 'mux' 'r_V_6' <Predicate = (!icmp_ln46)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1 = add i16 %trunc_ln708_1, i16 %trunc_ln708_2"   --->   Operation 398 'add' 'add_ln703_1' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 399 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_2 = add i16 %add_ln703_1, i16 %trunc_ln4"   --->   Operation 399 'add' 'add_ln703_2' <Predicate = (!icmp_ln46)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115_4, i32 13, i32 28"   --->   Operation 400 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115_5, i32 13, i32 28"   --->   Operation 401 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1115_12 = sext i16 %r_V_6"   --->   Operation 402 'sext' 'sext_ln1115_12' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1115_13 = sext i16 %tmp_5"   --->   Operation 403 'sext' 'sext_ln1115_13' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 404 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1115_6 = mul i29 %sext_ln1115_13, i29 %sext_ln1115_12"   --->   Operation 404 'mul' 'mul_ln1115_6' <Predicate = (!icmp_ln46)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 5.98>
ST_12 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115_6, i32 13, i32 28"   --->   Operation 405 'partselect' 'trunc_ln708_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_3 = add i16 %trunc_ln708_3, i16 %trunc_ln708_4"   --->   Operation 406 'add' 'add_ln703_3' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 407 [1/1] (2.07ns)   --->   "%add_ln703_4 = add i16 %trunc_ln708_5, i16 %trunc_ln708_6"   --->   Operation 407 'add' 'add_ln703_4' <Predicate = (!icmp_ln46)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 408 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_5 = add i16 %add_ln703_4, i16 %add_ln703_3"   --->   Operation 408 'add' 'add_ln703_5' <Predicate = (!icmp_ln46)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 13 <SV = 12> <Delay = 3.90>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHANNEL_KERN_I_str"   --->   Operation 409 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21"   --->   Operation 410 'speclooptripcount' 'empty_46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 411 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 411 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [conv_7x7.cpp:52]   --->   Operation 412 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_13 : Operation 413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_6 = add i16 %add_ln703_5, i16 %add_ln703_2"   --->   Operation 413 'add' 'add_ln703_6' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 414 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i16 %accu_V, i16 %add_ln703_6"   --->   Operation 414 'add' 'add_ln703_7' <Predicate = (!icmp_ln46)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52"   --->   Operation 415 'br' 'br_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 7.15>
ST_14 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i3 %select_ln35"   --->   Operation 416 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 417 [1/1] (1.82ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i16 %p_read_4, i2 %trunc_ln703"   --->   Operation 417 'mux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 418 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %tmp_2, i16 %accu_V"   --->   Operation 418 'add' 'add_ln703' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 419 [1/1] (1.30ns)   --->   "%switch_ln78 = switch i2 %trunc_ln703, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2" [conv_7x7.cpp:78]   --->   Operation 419 'switch' 'switch_ln78' <Predicate = true> <Delay = 1.30>
ST_14 : Operation 420 [1/1] (3.25ns)   --->   "%store_ln78 = store i16 %add_ln703, i9 %Y_buf2_addr" [conv_7x7.cpp:78]   --->   Operation 420 'store' 'store_ln78' <Predicate = (trunc_ln703 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_14 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln78 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19" [conv_7x7.cpp:78]   --->   Operation 421 'br' 'br_ln78' <Predicate = (trunc_ln703 == 2)> <Delay = 0.00>
ST_14 : Operation 422 [1/1] (3.25ns)   --->   "%store_ln78 = store i16 %add_ln703, i9 %Y_buf1_addr" [conv_7x7.cpp:78]   --->   Operation 422 'store' 'store_ln78' <Predicate = (trunc_ln703 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_14 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln78 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19" [conv_7x7.cpp:78]   --->   Operation 423 'br' 'br_ln78' <Predicate = (trunc_ln703 == 1)> <Delay = 0.00>
ST_14 : Operation 424 [1/1] (3.25ns)   --->   "%store_ln78 = store i16 %add_ln703, i9 %Y_buf_addr" [conv_7x7.cpp:78]   --->   Operation 424 'store' 'store_ln78' <Predicate = (trunc_ln703 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_14 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln78 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19" [conv_7x7.cpp:78]   --->   Operation 425 'br' 'br_ln78' <Predicate = (trunc_ln703 == 0)> <Delay = 0.00>
ST_14 : Operation 426 [1/1] (3.25ns)   --->   "%store_ln78 = store i16 %add_ln703, i9 %Y_buf3_addr" [conv_7x7.cpp:78]   --->   Operation 426 'store' 'store_ln78' <Predicate = (trunc_ln703 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_14 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln78 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19" [conv_7x7.cpp:78]   --->   Operation 427 'br' 'br_ln78' <Predicate = (trunc_ln703 == 3)> <Delay = 0.00>
ST_14 : Operation 428 [1/1] (1.65ns)   --->   "%add_ln38 = add i3 %select_ln35, i3 1" [conv_7x7.cpp:38]   --->   Operation 428 'add' 'add_ln38' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 429 [1/1] (1.91ns)   --->   "%add_ln35_1 = add i8 %indvar_flatten71, i8 1" [conv_7x7.cpp:35]   --->   Operation 429 'add' 'add_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 430 [1/1] (1.24ns)   --->   "%select_ln35_9 = select i1 %icmp_ln35, i8 1, i8 %add_ln35_1" [conv_7x7.cpp:35]   --->   Operation 430 'select' 'select_ln35_9' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 431 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten112', conv_7x7.cpp:32) with incoming values : ('add_ln32_2', conv_7x7.cpp:32) [25]  (1.59 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten71', conv_7x7.cpp:35) with incoming values : ('select_ln35_9', conv_7x7.cpp:35) [28]  (0 ns)
	'icmp' operation ('icmp_ln35', conv_7x7.cpp:35) [46]  (1.55 ns)
	'select' operation ('select_ln32', conv_7x7.cpp:32) [47]  (1.22 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln38', conv_7x7.cpp:38) [61]  (1.13 ns)
	'and' operation ('and_ln32', conv_7x7.cpp:32) [62]  (0.978 ns)
	'select' operation ('select_ln35_2', conv_7x7.cpp:35) [71]  (1.22 ns)
	'add' operation ('add_ln78_1', conv_7x7.cpp:78) [73]  (3.7 ns)

 <State 4>: 6.25ns
The critical path consists of the following:
	'phi' operation ('chan') with incoming values : ('select_ln46_2', conv_7x7.cpp:46) [106]  (0 ns)
	'add' operation ('add_ln46', conv_7x7.cpp:46) [118]  (1.56 ns)
	'add' operation ('add_ln1118_1') [124]  (1.83 ns)
	'sub' operation ('sub_ln1118_2') [126]  (1.87 ns)
	'select' operation ('select_ln46_1', conv_7x7.cpp:46) [127]  (0.993 ns)

 <State 5>: 5.57ns
The critical path consists of the following:
	'add' operation ('empty_47', conv_7x7.cpp:46) [243]  (1.83 ns)
	'mul' operation ('mul_ln1116') [245]  (3.74 ns)

 <State 6>: 5.44ns
The critical path consists of the following:
	'load' operation ('W_buf_load', conv_7x7.cpp:46) on array 'W_buf' [130]  (3.25 ns)
	'mux' operation ('tmp_4') [286]  (2.18 ns)

 <State 7>: 5.44ns
The critical path consists of the following:
	'load' operation ('W_buf_load_2', conv_7x7.cpp:46) on array 'W_buf' [162]  (3.25 ns)
	'mux' operation ('tmp_8') [304]  (2.18 ns)

 <State 8>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[288] ('mul_ln1115') [288]  (6.38 ns)

 <State 9>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[306] ('mul_ln1115_2') [306]  (6.38 ns)

 <State 10>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[324] ('mul_ln1115_4') [324]  (6.38 ns)

 <State 11>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[342] ('mul_ln1115_6') [342]  (6.38 ns)

 <State 12>: 5.98ns
The critical path consists of the following:
	'add' operation ('add_ln703_4') [347]  (2.08 ns)
	'add' operation ('add_ln703_5') [348]  (3.9 ns)

 <State 13>: 3.9ns
The critical path consists of the following:
	'add' operation ('add_ln703_6') [349]  (0 ns)
	'add' operation ('add_ln703_7') [350]  (3.9 ns)

 <State 14>: 7.16ns
The critical path consists of the following:
	'mux' operation ('tmp_2') [355]  (1.83 ns)
	'add' operation ('add_ln703') [356]  (2.08 ns)
	'store' operation ('store_ln78', conv_7x7.cpp:78) of variable 'add_ln703' on array 'Y_buf2' [359]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
