Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Dec 06 14:57:17 2017
| Host         : DESKTOP-K2NDLO3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 9 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.401        0.000                      0                14897        0.034        0.000                      0                14857        2.500        0.000                       0                  6190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                  ------------       ----------      --------------
clk_fpga_0                                                             {0.000 5.000}      10.000          100.000         
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}     30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}     60.000          16.667          
design_1_i/clk_wiz_0/inst/clk_in1                                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0                                        {0.000 16.667}     33.333          30.000          
  clk_out2_design_1_clk_wiz_0_0                                        {0.000 33.333}     66.667          15.000          
  clkfbout_design_1_clk_wiz_0_0                                        {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                   2.401        0.000                      0                 5452        0.043        0.000                      0                 5452        2.500        0.000                       0                  2289  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           24.327        0.000                      0                  531        0.072        0.000                      0                  531       13.750        0.000                       0                   270  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       57.528        0.000                      0                    1        0.789        0.000                      0                    1       29.500        0.000                       0                     2  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                             13.778        0.000                      0                 7716        0.034        0.000                      0                 7716       15.417        0.000                       0                  3494  
  clk_out2_design_1_clk_wiz_0_0                                             49.579        0.000                      0                  439        0.128        0.000                      0                  439       32.833        0.000                       0                   131  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                         47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0                                        clk_fpga_0                                                                31.334        0.000                      0                   20                                                                        
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         55.906        0.000                      0                   18        0.505        0.000                      0                   18  
clk_fpga_0                                                           clk_out1_design_1_clk_wiz_0_0                                              8.019        0.000                      0                   20                                                                        
clk_out2_design_1_clk_wiz_0_0                                        clk_out1_design_1_clk_wiz_0_0                                             14.831        0.000                      0                  126        0.098        0.000                      0                  126  
clk_out1_design_1_clk_wiz_0_0                                        clk_out2_design_1_clk_wiz_0_0                                             14.572        0.000                      0                  345        0.624        0.000                      0                  345  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clk_fpga_0                                                         clk_fpga_0                                                               7.258        0.000                      0                  185        0.290        0.000                      0                  185  
**async_default**                                                  clk_out1_design_1_clk_wiz_0_0                                      clk_out1_design_1_clk_wiz_0_0                                           27.435        0.000                      0                  289        0.114        0.000                      0                  289  
**async_default**                                                  clk_out1_design_1_clk_wiz_0_0                                      clk_out2_design_1_clk_wiz_0_0                                           19.721        0.000                      0                   90        0.712        0.000                      0                   90  
**async_default**                                                  clk_out2_design_1_clk_wiz_0_0                                      clk_out2_design_1_clk_wiz_0_0                                           54.829        0.000                      0                   40        1.291        0.000                      0                   40  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       24.919        0.000                      0                  102        0.400        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 1.300ns (17.976%)  route 5.932ns (82.024%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.795     3.089    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X91Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y35         FDRE (Prop_fdre_C_Q)         0.456     3.545 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=119, routed)         5.279     8.824    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.124     8.948 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[1]_i_9/O
                         net (fo=1, routed)           0.000     8.948    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[1]_i_9_n_0
    SLICE_X38Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.162 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]_i_4/O
                         net (fo=1, routed)           0.653     9.815    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]_i_4_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.297    10.112 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[1]_i_2/O
                         net (fo=1, routed)           0.000    10.112    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[1]_i_2_n_0
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.209    10.321 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.321    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.469    12.648    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X38Y81         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]/C
                         clock pessimism              0.115    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X38Y81         FDRE (Setup_fdre_C_D)        0.113    12.722    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 0.918ns (12.697%)  route 6.312ns (87.303%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.795     3.089    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X91Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y35         FDRE (Prop_fdre_C_Q)         0.456     3.545 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=119, routed)         5.486     9.031    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X34Y82         LUT5 (Prop_lut5_I2_O)        0.124     9.155 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[5]_i_6/O
                         net (fo=1, routed)           0.826     9.981    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[5]_i_6_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.105 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[5]_i_3/O
                         net (fo=1, routed)           0.000    10.105    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[5]_i_3_n_0
    SLICE_X36Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    10.319 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.319    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.471    12.650    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X36Y82         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]/C
                         clock pessimism              0.115    12.765    
                         clock uncertainty           -0.154    12.611    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)        0.113    12.724    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 1.303ns (18.153%)  route 5.875ns (81.847%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.795     3.089    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X91Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y35         FDRE (Prop_fdre_C_Q)         0.456     3.545 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=119, routed)         5.307     8.852    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X38Y80         LUT4 (Prop_lut4_I1_O)        0.124     8.976 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[11]_i_9/O
                         net (fo=1, routed)           0.000     8.976    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[11]_i_9_n_0
    SLICE_X38Y80         MUXF7 (Prop_muxf7_I1_O)      0.214     9.190 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]_i_4/O
                         net (fo=1, routed)           0.568     9.758    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]_i_4_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.297    10.055 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[11]_i_2/O
                         net (fo=1, routed)           0.000    10.055    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[11]_i_2_n_0
    SLICE_X37Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    10.267 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    10.267    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.468    12.647    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X37Y80         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]/C
                         clock pessimism              0.115    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X37Y80         FDRE (Setup_fdre_C_D)        0.064    12.672    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 1.337ns (18.774%)  route 5.784ns (81.226%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.795     3.089    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X91Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y35         FDRE (Prop_fdre_C_Q)         0.456     3.545 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=119, routed)         5.489     9.034    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X38Y81         LUT4 (Prop_lut4_I1_O)        0.124     9.158 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[8]_i_9/O
                         net (fo=1, routed)           0.000     9.158    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[8]_i_9_n_0
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I1_O)      0.247     9.405 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]_i_4/O
                         net (fo=1, routed)           0.296     9.700    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]_i_4_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I0_O)        0.298     9.998 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[8]_i_2/O
                         net (fo=1, routed)           0.000     9.998    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[8]_i_2_n_0
    SLICE_X39Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    10.210 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.210    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]_i_1_n_0
    SLICE_X39Y81         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.469    12.648    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X39Y81         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]/C
                         clock pessimism              0.115    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)        0.064    12.673    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 1.303ns (18.317%)  route 5.811ns (81.683%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.795     3.089    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X91Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y35         FDRE (Prop_fdre_C_Q)         0.456     3.545 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=119, routed)         5.515     9.060    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X38Y84         LUT4 (Prop_lut4_I1_O)        0.124     9.184 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[2]_i_9/O
                         net (fo=1, routed)           0.000     9.184    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[2]_i_9_n_0
    SLICE_X38Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     9.398 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]_i_4/O
                         net (fo=1, routed)           0.296     9.694    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]_i_4_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I0_O)        0.297     9.991 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[2]_i_2/O
                         net (fo=1, routed)           0.000     9.991    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[2]_i_2_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    10.203 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.203    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]_i_1_n_0
    SLICE_X39Y82         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.471    12.650    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X39Y82         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]/C
                         clock pessimism              0.115    12.765    
                         clock uncertainty           -0.154    12.611    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)        0.064    12.675    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 1.308ns (18.412%)  route 5.796ns (81.588%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.795     3.089    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X91Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y35         FDRE (Prop_fdre_C_Q)         0.456     3.545 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=119, routed)         5.305     8.850    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.124     8.974 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[9]_i_9/O
                         net (fo=1, routed)           0.000     8.974    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[9]_i_9_n_0
    SLICE_X37Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     9.191 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]_i_4/O
                         net (fo=1, routed)           0.491     9.682    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]_i_4_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I0_O)        0.299     9.981 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[9]_i_2/O
                         net (fo=1, routed)           0.000     9.981    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[9]_i_2_n_0
    SLICE_X41Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    10.193 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    10.193    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]_i_1_n_0
    SLICE_X41Y80         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.468    12.647    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X41Y80         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]/C
                         clock pessimism              0.115    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.064    12.672    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 1.303ns (18.681%)  route 5.672ns (81.319%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.795     3.089    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X91Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y35         FDRE (Prop_fdre_C_Q)         0.456     3.545 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=119, routed)         5.207     8.752    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X38Y83         LUT4 (Prop_lut4_I1_O)        0.124     8.876 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[0]_i_9/O
                         net (fo=1, routed)           0.000     8.876    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[0]_i_9_n_0
    SLICE_X38Y83         MUXF7 (Prop_muxf7_I1_O)      0.214     9.090 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]_i_4/O
                         net (fo=1, routed)           0.465     9.555    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]_i_4_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I0_O)        0.297     9.852 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[0]_i_2/O
                         net (fo=1, routed)           0.000     9.852    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[0]_i_2_n_0
    SLICE_X40Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    10.064 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.064    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]_i_1_n_0
    SLICE_X40Y80         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.468    12.647    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]/C
                         clock pessimism              0.115    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.064    12.672    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 0.936ns (12.930%)  route 6.303ns (87.070%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.795     3.089    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X91Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y35         FDRE (Prop_fdre_C_Q)         0.456     3.545 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=120, routed)         3.566     7.111    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X41Y80         LUT2 (Prop_lut2_I1_O)        0.153     7.264 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[38]_i_3/O
                         net (fo=2, routed)           2.737    10.001    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[38]_i_3_n_0
    SLICE_X91Y37         LUT6 (Prop_lut6_I5_O)        0.327    10.328 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[25]_i_1/O
                         net (fo=1, routed)           0.000    10.328    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[25]_i_1_n_0
    SLICE_X91Y37         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.618    12.797    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X91Y37         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[25]/C
                         clock pessimism              0.268    13.065    
                         clock uncertainty           -0.154    12.911    
    SLICE_X91Y37         FDRE (Setup_fdre_C_D)        0.029    12.940    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[25]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 1.331ns (19.164%)  route 5.614ns (80.836%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.795     3.089    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X91Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y35         FDRE (Prop_fdre_C_Q)         0.456     3.545 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=119, routed)         5.025     8.570    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X38Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.694 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[3]_i_8/O
                         net (fo=1, routed)           0.000     8.694    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[3]_i_8_n_0
    SLICE_X38Y84         MUXF7 (Prop_muxf7_I0_O)      0.241     8.935 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]_i_4/O
                         net (fo=1, routed)           0.590     9.524    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]_i_4_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.298     9.822 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[3]_i_2/O
                         net (fo=1, routed)           0.000     9.822    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[3]_i_2_n_0
    SLICE_X40Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    10.034 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.034    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]_i_1_n_0
    SLICE_X40Y81         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.469    12.648    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X40Y81         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]/C
                         clock pessimism              0.115    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)        0.064    12.673    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.580ns (8.920%)  route 5.922ns (91.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 12.794 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.844     3.138    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          0.821     4.415    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X50Y99         LUT2 (Prop_lut2_I0_O)        0.124     4.539 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1038, routed)        5.101     9.640    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/reset2ip_reset
    SLICE_X93Y33         FDSE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.615    12.795    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X93Y33         FDSE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.115    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X93Y33         FDSE (Setup_fdse_C_S)       -0.429    12.326    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  2.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.555     0.891    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y90         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/Q
                         net (fo=1, routed)           0.119     1.151    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X42Y90         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.823     1.189    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y90         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X42Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/ip2bus_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.856%)  route 0.264ns (65.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.553     0.889    design_1_i/clk_wiz_0/inst/s_axi_aclk
    SLICE_X51Y99         FDRE                                         r  design_1_i/clk_wiz_0/inst/ip2bus_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/clk_wiz_0/inst/ip2bus_error_reg/Q
                         net (fo=2, routed)           0.264     1.293    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_in[0]
    SLICE_X47Y95         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.824     1.190    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.075     1.230    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.620%)  route 0.155ns (45.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.639     0.975    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X47Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]/Q
                         net (fo=2, routed)           0.155     1.271    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg_n_0_[0]
    SLICE_X44Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.316 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_i_1__0_n_0
    SLICE_X44Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X44Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.555     0.891    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X40Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.119     1.150    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/DIA0
    SLICE_X38Y93         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.824     1.190    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X38Y93         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.073    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[14].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.229ns (48.544%)  route 0.243ns (51.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.556     0.892    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X49Y99         FDRE                                         r  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[14].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[14].RST_FLOPS/Q
                         net (fo=2, routed)           0.243     1.262    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/flop_q_chain[15]
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.101     1.363 r  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_i_1/O
                         net (fo=1, routed)           0.000     1.363    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.821     1.187    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X50Y99         FDRE                                         r  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.131     1.283    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.555     0.891    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X40Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.118     1.150    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X38Y92         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.823     1.189    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y92         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.069    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.702%)  route 0.368ns (72.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.577     0.913    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X59Y95         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=1, routed)           0.368     1.422    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X46Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.824     1.190    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.338    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[14].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/SOFT_RESET_I/FF_WRACK/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.227ns (48.325%)  route 0.243ns (51.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.556     0.892    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X49Y99         FDRE                                         r  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[14].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[14].RST_FLOPS/Q
                         net (fo=2, routed)           0.243     1.262    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/flop_q_chain[15]
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.099     1.361 r  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/FF_WRACK_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/FF_WRACK_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/FF_WRACK/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.821     1.187    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X50Y99         FDRE                                         r  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/FF_WRACK/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.121     1.273    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/FF_WRACK
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.271%)  route 0.376ns (72.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.578     0.914    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X59Y97         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/Q
                         net (fo=1, routed)           0.376     1.431    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X46Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.824     1.190    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.338    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/SOFT_RESET_I/reset_trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.389%)  route 0.262ns (55.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.553     0.889    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X50Y99         FDRE                                         r  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/reset_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/reset_trig_reg/Q
                         net (fo=16, routed)          0.262     1.314    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/S
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.359 r  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS_i_1/O
                         net (fo=1, routed)           0.000     1.359    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.825     1.191    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X49Y99         FDRE                                         r  design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.107     1.263    design_1_i/clk_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     BUFG/I           n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C           n/a            1.000         10.000      9.000      SLICE_X43Y95     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][14]/C
Min Period        n/a     FDSE/C           n/a            1.000         10.000      9.000      SLICE_X43Y95     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][15]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X48Y93     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][16]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X48Y93     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][17]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X54Y94     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][18]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X54Y94     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][19]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X54Y83     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][1]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X58Y91     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[22][20]/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.250         5.000       3.750      SLICE_X38Y94     design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.368ns (24.183%)  route 4.289ns (75.817%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 33.614 - 30.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.707     4.113    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.518     4.631 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.968     5.599    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X63Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.723 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           1.004     6.728    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.852 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_1__3/O
                         net (fo=6, routed)           0.974     7.826    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[1]
    SLICE_X61Y82         LUT4 (Prop_lut4_I1_O)        0.152     7.978 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_i_9/O
                         net (fo=1, routed)           0.662     8.640    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_i_9_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I1_O)        0.326     8.966 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_i_2/O
                         net (fo=1, routed)           0.680     9.646    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTARGET_reg[10]
    SLICE_X62Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.770 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_dout_i_1/O
                         net (fo=1, routed)           0.000     9.770    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next
    SLICE_X62Y82         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.535    33.614    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/CLK
    SLICE_X62Y82         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
                         clock pessimism              0.441    34.055    
                         clock uncertainty           -0.035    34.020    
    SLICE_X62Y82         FDRE (Setup_fdre_C_D)        0.077    34.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg
  -------------------------------------------------------------------
                         required time                         34.097    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                 24.327    

Slack (MET) :             24.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.014ns (20.597%)  route 3.909ns (79.403%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 33.610 - 30.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.707     4.113    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.518     4.631 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.968     5.599    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X63Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.723 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.455     6.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X62Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.616     6.918    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.342     8.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.528     9.036    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X62Y78         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.531    33.610    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y78         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.441    34.051    
                         clock uncertainty           -0.035    34.016    
    SLICE_X62Y78         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         33.483    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 24.447    

Slack (MET) :             24.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.014ns (20.597%)  route 3.909ns (79.403%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 33.610 - 30.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.707     4.113    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.518     4.631 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.968     5.599    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X63Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.723 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.455     6.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X62Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.616     6.918    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.342     8.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.528     9.036    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X62Y78         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.531    33.610    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y78         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.441    34.051    
                         clock uncertainty           -0.035    34.016    
    SLICE_X62Y78         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         33.483    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 24.447    

Slack (MET) :             24.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.014ns (20.597%)  route 3.909ns (79.403%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 33.610 - 30.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.707     4.113    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.518     4.631 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.968     5.599    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X63Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.723 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.455     6.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X62Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.616     6.918    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.342     8.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.528     9.036    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X62Y78         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.531    33.610    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y78         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.441    34.051    
                         clock uncertainty           -0.035    34.016    
    SLICE_X62Y78         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         33.483    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 24.447    

Slack (MET) :             24.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.014ns (20.597%)  route 3.909ns (79.403%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 33.610 - 30.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.707     4.113    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.518     4.631 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.968     5.599    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X63Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.723 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.455     6.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X62Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.616     6.918    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.342     8.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.528     9.036    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X62Y78         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.531    33.610    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y78         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.441    34.051    
                         clock uncertainty           -0.035    34.016    
    SLICE_X62Y78         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         33.483    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 24.447    

Slack (MET) :             24.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.014ns (20.597%)  route 3.909ns (79.403%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 33.610 - 30.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.707     4.113    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.518     4.631 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.968     5.599    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X63Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.723 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.455     6.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X62Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.616     6.918    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.342     8.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.528     9.036    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X62Y78         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.531    33.610    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y78         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.441    34.051    
                         clock uncertainty           -0.035    34.016    
    SLICE_X62Y78         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         33.483    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 24.447    

Slack (MET) :             24.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.014ns (20.597%)  route 3.909ns (79.403%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 33.610 - 30.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.707     4.113    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.518     4.631 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.968     5.599    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X63Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.723 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.455     6.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X62Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.616     6.918    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.342     8.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.528     9.036    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X62Y78         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.531    33.610    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y78         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.441    34.051    
                         clock uncertainty           -0.035    34.016    
    SLICE_X62Y78         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         33.483    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 24.447    

Slack (MET) :             24.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.014ns (20.597%)  route 3.909ns (79.403%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 33.610 - 30.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.707     4.113    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.518     4.631 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.968     5.599    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X63Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.723 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.455     6.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X62Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.616     6.918    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.342     8.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.528     9.036    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X62Y78         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.531    33.610    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y78         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.441    34.051    
                         clock uncertainty           -0.035    34.016    
    SLICE_X62Y78         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    33.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         33.483    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 24.447    

Slack (MET) :             24.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.014ns (20.597%)  route 3.909ns (79.403%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 33.610 - 30.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.707     4.113    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.518     4.631 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.968     5.599    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X63Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.723 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.455     6.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X62Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.616     6.918    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.342     8.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.528     9.036    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X62Y78         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.531    33.610    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y78         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.441    34.051    
                         clock uncertainty           -0.035    34.016    
    SLICE_X62Y78         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    33.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         33.483    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 24.447    

Slack (MET) :             24.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.014ns (21.209%)  route 3.767ns (78.791%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.607ns = ( 33.607 - 30.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.707     4.113    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.518     4.631 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.968     5.599    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X63Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.723 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.455     6.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X62Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.302 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.616     6.918    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.342     8.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I1_O)        0.124     8.508 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.386     8.894    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X62Y76         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.528    33.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y76         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.441    34.048    
                         clock uncertainty           -0.035    34.013    
    SLICE_X62Y76         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         33.480    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                 24.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.938%)  route 0.274ns (66.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.569     1.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X62Y77         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.837     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y77         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.373     1.645    
    SLICE_X62Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.938%)  route 0.274ns (66.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.569     1.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X62Y77         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.837     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y77         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.373     1.645    
    SLICE_X62Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.938%)  route 0.274ns (66.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.569     1.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X62Y77         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.837     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y77         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.373     1.645    
    SLICE_X62Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.938%)  route 0.274ns (66.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.569     1.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X62Y77         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.837     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y77         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.373     1.645    
    SLICE_X62Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.938%)  route 0.274ns (66.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.569     1.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X62Y77         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.837     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y77         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.373     1.645    
    SLICE_X62Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.938%)  route 0.274ns (66.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.569     1.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X62Y77         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.837     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y77         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.373     1.645    
    SLICE_X62Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.938%)  route 0.274ns (66.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.569     1.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X62Y77         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.837     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y77         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.373     1.645    
    SLICE_X62Y77         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.938%)  route 0.274ns (66.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.569     1.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X62Y77         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.837     2.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y77         RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.373     1.645    
    SLICE_X62Y77         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.216%)  route 0.283ns (66.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.569     1.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.283     2.035    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X62Y76         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.835     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y76         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.373     1.643    
    SLICE_X62Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.952    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.216%)  route 0.283ns (66.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.569     1.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.752 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.283     2.035    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X62Y76         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.835     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y76         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.373     1.643    
    SLICE_X62Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.952    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         30.000      27.845     BUFGCTRL_X0Y2  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X59Y82   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X59Y82   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X62Y82   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X60Y82   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X60Y82   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X60Y82   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X60Y82   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X62Y82   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X62Y83   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y77   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y77   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y78   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y77   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y77   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       57.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.789ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.528ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.685%)  route 1.764ns (73.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.516ns = ( 63.516 - 60.000 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.706     3.985    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.518     4.503 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.359     5.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X66Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.405     6.391    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.892    61.892    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    61.983 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.533    63.516    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.469    63.985    
                         clock uncertainty           -0.035    63.950    
    SLICE_X66Y80         FDCE (Setup_fdce_C_D)       -0.031    63.919    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         63.919    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                 57.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.651%)  route 0.639ns (75.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.573     1.592    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.164     1.756 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.497     2.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X66Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.298 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.142     2.440    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.115     1.115    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.144 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.840     1.984    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.392     1.592    
    SLICE_X66Y80         FDCE (Hold_fdce_C_D)         0.059     1.651    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.789    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         60.000      57.845     BUFGCTRL_X0Y3  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            1.000         60.000      59.000     SLICE_X66Y80   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X66Y80   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X66Y80   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X66Y80   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X66Y80   dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.778ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.131ns  (logic 3.981ns (20.810%)  route 15.150ns (79.190%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 34.956 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182     4.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124     4.674 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     5.642    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.766 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     6.359    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.483 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     7.197    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.321 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     7.817    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.941    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.728    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.842    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.956    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.178 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     9.997    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    10.296 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    10.973    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.097 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    11.764    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.888 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    12.515    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    12.639 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    13.619    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.743 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    14.281    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.405 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.712    15.117    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.124    15.241 r  design_1_i/BusController16_1/inst/rom_OEn_INST_0/O
                         net (fo=16, routed)          0.656    15.897    design_1_i/Bram_Interface_0/OEn
    SLICE_X36Y64         LUT2 (Prop_lut2_I0_O)        0.117    16.014 r  design_1_i/Bram_Interface_0/RdData[14]_INST_0/O
                         net (fo=1, routed)           0.751    16.764    design_1_i/BusController16_1/inst/rom_RdData[14]
    SLICE_X34Y68         LUT6 (Prop_lut6_I3_O)        0.331    17.095 r  design_1_i/BusController16_1/inst/InD[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.671    17.766    design_1_i/BusController16_1/inst/InD[14]_INST_0_i_1_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.124    17.890 r  design_1_i/BusController16_1/inst/InD[14]_INST_0/O
                         net (fo=3, routed)           3.091    20.981    design_1_i/ila_0/inst/ila_core_inst/probe3[14]
    SLICE_X90Y44         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.619    34.956    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y44         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
                         clock pessimism              0.000    34.956    
                         clock uncertainty           -0.150    34.805    
    SLICE_X90Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    34.758    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8
  -------------------------------------------------------------------
                         required time                         34.758    
                         arrival time                         -20.981    
  -------------------------------------------------------------------
                         slack                                 13.778    

Slack (MET) :             14.095ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.809ns  (logic 3.905ns (20.762%)  route 14.904ns (79.238%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 34.934 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182     4.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124     4.674 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     5.642    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.766 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     6.359    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.483 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     7.197    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.321 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     7.817    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.941    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.728    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.842    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.956    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.178 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     9.997    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    10.296 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    10.973    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.097 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    11.764    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.888 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    12.515    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    12.639 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    13.619    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.743 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    14.281    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.405 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.712    15.117    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.124    15.241 r  design_1_i/BusController16_1/inst/rom_OEn_INST_0/O
                         net (fo=16, routed)          0.666    15.907    design_1_i/Bram_Interface_0/OEn
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.124    16.031 r  design_1_i/Bram_Interface_0/RdData[2]_INST_0/O
                         net (fo=1, routed)           0.403    16.433    design_1_i/BusController16_1/inst/rom_RdData[2]
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.557 r  design_1_i/BusController16_1/inst/InD[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.837    17.394    design_1_i/BusController16_1/inst/InD[2]_INST_0_i_5_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.518 r  design_1_i/BusController16_1/inst/InD[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.675    18.193    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X38Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.317 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/InD[2]_INST_0/O
                         net (fo=3, routed)           2.341    20.659    design_1_i/ila_0/inst/ila_core_inst/probe3[2]
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.598    34.934    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism              0.014    34.948    
                         clock uncertainty           -0.150    34.798    
    SLICE_X104Y77        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    34.754    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                         34.754    
                         arrival time                         -20.659    
  -------------------------------------------------------------------
                         slack                                 14.095    

Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.606ns  (logic 3.781ns (20.321%)  route 14.825ns (79.679%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 34.956 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182     4.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124     4.674 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     5.642    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.766 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     6.359    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.483 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     7.197    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.321 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     7.817    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.941    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.728    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.842    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.956    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.178 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     9.997    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    10.296 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    10.973    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.097 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    11.764    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.888 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    12.515    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    12.639 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    13.619    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.743 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    14.281    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.405 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.712    15.117    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.124    15.241 r  design_1_i/BusController16_1/inst/rom_OEn_INST_0/O
                         net (fo=16, routed)          0.694    15.934    design_1_i/Bram_Interface_0/OEn
    SLICE_X35Y63         LUT2 (Prop_lut2_I0_O)        0.124    16.058 r  design_1_i/Bram_Interface_0/RdData[15]_INST_0/O
                         net (fo=1, routed)           0.499    16.557    design_1_i/BusController16_1/inst/rom_RdData[15]
    SLICE_X34Y68         LUT6 (Prop_lut6_I3_O)        0.124    16.681 r  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.683    17.364    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_2_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.124    17.488 r  design_1_i/BusController16_1/inst/InD[15]_INST_0/O
                         net (fo=3, routed)           2.968    20.456    design_1_i/ila_0/inst/ila_core_inst/probe3[15]
    SLICE_X90Y44         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.619    34.956    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y44         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
                         clock pessimism              0.000    34.956    
                         clock uncertainty           -0.150    34.805    
    SLICE_X90Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    34.753    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8
  -------------------------------------------------------------------
                         required time                         34.753    
                         arrival time                         -20.456    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.515ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.592ns  (logic 3.905ns (21.004%)  route 14.687ns (78.996%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 34.934 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182     4.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124     4.674 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     5.642    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.766 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     6.359    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.483 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     7.197    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.321 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     7.817    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.941    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.728    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.842    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.956    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.178 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     9.997    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    10.296 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    10.973    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.097 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    11.764    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.888 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    12.515    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    12.639 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    13.619    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.743 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    14.281    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.405 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.712    15.117    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.124    15.241 r  design_1_i/BusController16_1/inst/rom_OEn_INST_0/O
                         net (fo=16, routed)          0.663    15.904    design_1_i/Bram_Interface_0/OEn
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.124    16.028 r  design_1_i/Bram_Interface_0/RdData[5]_INST_0/O
                         net (fo=1, routed)           0.426    16.454    design_1_i/BusController16_1/inst/rom_RdData[5]
    SLICE_X38Y63         LUT6 (Prop_lut6_I3_O)        0.124    16.578 r  design_1_i/BusController16_1/inst/InD[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.003    17.581    design_1_i/BusController16_1/inst/InD[5]_INST_0_i_4_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.705 r  design_1_i/BusController16_1/inst/InD[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.571    18.276    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8
    SLICE_X37Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.400 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[5]_INST_0/O
                         net (fo=3, routed)           2.041    20.442    design_1_i/ila_0/inst/ila_core_inst/probe3[5]
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.598    34.934    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
                         clock pessimism              0.014    34.948    
                         clock uncertainty           -0.150    34.798    
    SLICE_X104Y77        SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    34.957    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8
  -------------------------------------------------------------------
                         required time                         34.957    
                         arrival time                         -20.442    
  -------------------------------------------------------------------
                         slack                                 14.515    

Slack (MET) :             14.584ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.334ns  (logic 3.905ns (21.300%)  route 14.429ns (78.700%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 34.934 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182     4.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124     4.674 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     5.642    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.766 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     6.359    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.483 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     7.197    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.321 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     7.817    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.941    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.728    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.842    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.956    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.178 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     9.997    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    10.296 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    10.973    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.097 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    11.764    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.888 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    12.515    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    12.639 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    13.619    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.743 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    14.281    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.405 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.634    15.039    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y67         LUT3 (Prop_lut3_I2_O)        0.124    15.163 r  design_1_i/BusController16_1/inst/ram_OEn_INST_0/O
                         net (fo=16, routed)          0.589    15.752    design_1_i/Bram_Interface_1/OEn
    SLICE_X38Y63         LUT2 (Prop_lut2_I0_O)        0.124    15.876 r  design_1_i/Bram_Interface_1/RdData[3]_INST_0/O
                         net (fo=1, routed)           0.680    16.556    design_1_i/BusController16_1/inst/ram_RdData[3]
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.680 r  design_1_i/BusController16_1/inst/InD[3]_INST_0_i_4/O
                         net (fo=1, routed)           1.112    17.793    design_1_i/BusController16_1/inst/InD[3]_INST_0_i_4_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.917 r  design_1_i/BusController16_1/inst/InD[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.288    18.205    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I1_O)        0.124    18.329 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/InD[3]_INST_0/O
                         net (fo=3, routed)           1.854    20.184    design_1_i/ila_0/inst/ila_core_inst/probe3[3]
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.598    34.934    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism              0.014    34.948    
                         clock uncertainty           -0.150    34.798    
    SLICE_X104Y77        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    34.768    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                         34.768    
                         arrival time                         -20.184    
  -------------------------------------------------------------------
                         slack                                 14.584    

Slack (MET) :             14.636ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.258ns  (logic 3.905ns (21.388%)  route 14.353ns (78.612%))
  Logic Levels:           22  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 34.932 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182     4.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124     4.674 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     5.642    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.766 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     6.359    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.483 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     7.197    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.321 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     7.817    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.941    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.728    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.842    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.956    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.178 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     9.997    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    10.296 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    10.973    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.097 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    11.764    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.888 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    12.515    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    12.639 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    13.619    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.743 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    14.281    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.405 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.634    15.039    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y67         LUT3 (Prop_lut3_I2_O)        0.124    15.163 r  design_1_i/BusController16_1/inst/ram_OEn_INST_0/O
                         net (fo=16, routed)          0.708    15.872    design_1_i/Bram_Interface_1/OEn
    SLICE_X34Y65         LUT2 (Prop_lut2_I0_O)        0.124    15.996 r  design_1_i/Bram_Interface_1/RdData[7]_INST_0/O
                         net (fo=1, routed)           0.670    16.666    design_1_i/BusController16_1/inst/ram_RdData[7]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.790 r  design_1_i/BusController16_1/inst/InD[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.851    17.641    design_1_i/BusController16_1/inst/InD[7]_INST_0_i_11_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.765 f  design_1_i/BusController16_1/inst/InD[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.525    18.290    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10
    SLICE_X36Y78         LUT2 (Prop_lut2_I1_O)        0.124    18.414 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[7]_INST_0/O
                         net (fo=3, routed)           1.694    20.108    design_1_i/ila_0/inst/ila_core_inst/probe3[7]
    SLICE_X90Y78         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.596    34.932    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y78         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
                         clock pessimism              0.014    34.946    
                         clock uncertainty           -0.150    34.796    
    SLICE_X90Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    34.744    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8
  -------------------------------------------------------------------
                         required time                         34.744    
                         arrival time                         -20.108    
  -------------------------------------------------------------------
                         slack                                 14.636    

Slack (MET) :             14.728ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.200ns  (logic 3.905ns (21.456%)  route 14.295ns (78.544%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 34.934 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182     4.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124     4.674 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     5.642    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.766 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     6.359    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.483 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     7.197    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.321 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     7.817    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.941    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.728    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.842    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.956    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.178 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     9.997    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    10.296 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    10.973    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.097 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    11.764    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.888 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    12.515    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    12.639 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    13.619    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.743 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    14.281    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.405 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.634    15.039    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y67         LUT3 (Prop_lut3_I2_O)        0.124    15.163 r  design_1_i/BusController16_1/inst/ram_OEn_INST_0/O
                         net (fo=16, routed)          0.729    15.892    design_1_i/Bram_Interface_1/OEn
    SLICE_X36Y63         LUT2 (Prop_lut2_I0_O)        0.124    16.016 r  design_1_i/Bram_Interface_1/RdData[4]_INST_0/O
                         net (fo=1, routed)           0.425    16.441    design_1_i/BusController16_1/inst/ram_RdData[4]
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.565 r  design_1_i/BusController16_1/inst/InD[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    17.443    design_1_i/BusController16_1/inst/InD[4]_INST_0_i_4_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.567 r  design_1_i/BusController16_1/inst/InD[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.161    17.727    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_7
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.124    17.851 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[4]_INST_0/O
                         net (fo=3, routed)           2.199    20.050    design_1_i/ila_0/inst/ila_core_inst/probe3[4]
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.598    34.934    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.014    34.948    
                         clock uncertainty           -0.150    34.798    
    SLICE_X104Y77        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    34.779    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                         34.779    
                         arrival time                         -20.050    
  -------------------------------------------------------------------
                         slack                                 14.728    

Slack (MET) :             14.737ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.193ns  (logic 3.905ns (21.464%)  route 14.288ns (78.536%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 34.934 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182     4.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124     4.674 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     5.642    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.766 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     6.359    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.483 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     7.197    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.321 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     7.817    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.941    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.728    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.842    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.956    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.178 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     9.997    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    10.296 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    10.973    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.097 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    11.764    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.888 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    12.515    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    12.639 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    13.619    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.743 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    14.281    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.405 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.712    15.117    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.124    15.241 r  design_1_i/BusController16_1/inst/rom_OEn_INST_0/O
                         net (fo=16, routed)          0.669    15.910    design_1_i/Bram_Interface_0/OEn
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    16.034 r  design_1_i/Bram_Interface_0/RdData[0]_INST_0/O
                         net (fo=1, routed)           0.585    16.620    design_1_i/BusController16_1/inst/rom_RdData[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I3_O)        0.124    16.744 r  design_1_i/BusController16_1/inst/InD[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.968    17.712    design_1_i/BusController16_1/inst/InD[0]_INST_0_i_4_n_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.836 r  design_1_i/BusController16_1/inst/InD[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.439    18.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5
    SLICE_X39Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.399 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[0]_INST_0/O
                         net (fo=3, routed)           1.644    20.043    design_1_i/ila_0/inst/ila_core_inst/probe3[0]
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.598    34.934    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism              0.014    34.948    
                         clock uncertainty           -0.150    34.798    
    SLICE_X104Y77        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    34.780    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                         34.780    
                         arrival time                         -20.043    
  -------------------------------------------------------------------
                         slack                                 14.737    

Slack (MET) :             14.823ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.105ns  (logic 3.781ns (20.884%)  route 14.324ns (79.116%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 34.932 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182     4.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124     4.674 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     5.642    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.766 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     6.359    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.483 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     7.197    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.321 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     7.817    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.941    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.728    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.842    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.956    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.178 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     9.997    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    10.296 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    10.973    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.097 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    11.764    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.888 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    12.515    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    12.639 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    13.619    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.743 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    14.281    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.405 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.712    15.117    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.124    15.241 r  design_1_i/BusController16_1/inst/rom_OEn_INST_0/O
                         net (fo=16, routed)          0.822    16.063    design_1_i/Bram_Interface_0/OEn
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.124    16.187 r  design_1_i/Bram_Interface_0/RdData[8]_INST_0/O
                         net (fo=1, routed)           0.517    16.704    design_1_i/BusController16_1/inst/rom_RdData[8]
    SLICE_X38Y63         LUT6 (Prop_lut6_I3_O)        0.124    16.828 r  design_1_i/BusController16_1/inst/InD[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.233    18.060    design_1_i/BusController16_1/inst/InD[8]_INST_0_i_1_n_0
    SLICE_X37Y79         LUT5 (Prop_lut5_I1_O)        0.124    18.184 r  design_1_i/BusController16_1/inst/InD[8]_INST_0/O
                         net (fo=3, routed)           1.771    19.955    design_1_i/ila_0/inst/ila_core_inst/probe3[8]
    SLICE_X90Y78         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.596    34.932    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y78         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
                         clock pessimism              0.014    34.946    
                         clock uncertainty           -0.150    34.796    
    SLICE_X90Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    34.778    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8
  -------------------------------------------------------------------
                         required time                         34.778    
                         arrival time                         -19.955    
  -------------------------------------------------------------------
                         slack                                 14.823    

Slack (MET) :             14.894ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.013ns  (logic 3.781ns (20.991%)  route 14.232ns (79.009%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 34.932 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182     4.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124     4.674 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     5.642    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.766 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     6.359    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.483 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     7.197    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.321 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     7.817    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.941    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.491 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.728    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.842    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.956    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.178 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     9.997    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    10.296 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    10.973    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    11.097 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    11.764    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.888 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    12.515    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    12.639 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    13.619    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.743 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    14.281    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.405 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.712    15.117    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.124    15.241 r  design_1_i/BusController16_1/inst/rom_OEn_INST_0/O
                         net (fo=16, routed)          0.531    15.772    design_1_i/Bram_Interface_0/OEn
    SLICE_X36Y63         LUT2 (Prop_lut2_I0_O)        0.124    15.896 r  design_1_i/Bram_Interface_0/RdData[9]_INST_0/O
                         net (fo=1, routed)           0.818    16.714    design_1_i/BusController16_1/inst/rom_RdData[9]
    SLICE_X34Y67         LUT6 (Prop_lut6_I3_O)        0.124    16.838 r  design_1_i/BusController16_1/inst/InD[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.927    17.765    design_1_i/BusController16_1/inst/InD[9]_INST_0_i_1_n_0
    SLICE_X34Y78         LUT5 (Prop_lut5_I1_O)        0.124    17.889 r  design_1_i/BusController16_1/inst/InD[9]_INST_0/O
                         net (fo=3, routed)           1.973    19.863    design_1_i/ila_0/inst/ila_core_inst/probe3[9]
    SLICE_X90Y78         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.596    34.932    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y78         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism              0.014    34.946    
                         clock uncertainty           -0.150    34.796    
    SLICE_X90Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    34.757    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                         34.757    
                         arrival time                         -19.863    
  -------------------------------------------------------------------
                         slack                                 14.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.635     0.637    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y107        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=42, routed)          0.146     0.925    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X50Y107        RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.907     0.909    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X50Y107        RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMA/CLK
                         clock pessimism             -0.259     0.650    
    SLICE_X50Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.890    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.635     0.637    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y107        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=42, routed)          0.146     0.925    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X50Y107        RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.907     0.909    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X50Y107        RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
                         clock pessimism             -0.259     0.650    
    SLICE_X50Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.890    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.635     0.637    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y107        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=42, routed)          0.146     0.925    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X50Y107        RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.907     0.909    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X50Y107        RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMB/CLK
                         clock pessimism             -0.259     0.650    
    SLICE_X50Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.890    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.635     0.637    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y107        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=42, routed)          0.146     0.925    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X50Y107        RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.907     0.909    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X50Y107        RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMB_D1/CLK
                         clock pessimism             -0.259     0.650    
    SLICE_X50Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.890    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.635     0.637    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y107        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=42, routed)          0.146     0.925    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X50Y107        RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.907     0.909    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X50Y107        RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMC/CLK
                         clock pessimism             -0.259     0.650    
    SLICE_X50Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.890    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.635     0.637    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y107        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=42, routed)          0.146     0.925    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X50Y107        RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.907     0.909    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X50Y107        RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
                         clock pessimism             -0.259     0.650    
    SLICE_X50Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.890    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.635     0.637    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y107        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=42, routed)          0.146     0.925    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X50Y107        RAMS32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.907     0.909    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X50Y107        RAMS32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMD/CLK
                         clock pessimism             -0.259     0.650    
    SLICE_X50Y107        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     0.890    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMD
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.635     0.637    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y107        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=42, routed)          0.146     0.925    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X50Y107        RAMS32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.907     0.909    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X50Y107        RAMS32                                       r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMD_D1/CLK
                         clock pessimism             -0.259     0.650    
    SLICE_X50Y107        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     0.890    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.012%)  route 0.188ns (55.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.559     0.561    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/Q
                         net (fo=2, routed)           0.188     0.897    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[7]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.868     0.870    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.251     0.619    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.243     0.862    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.226ns (56.240%)  route 0.176ns (43.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.548     0.550    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/UNCONN_IN
    SLICE_X51Y67         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.128     0.678 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[5]/Q
                         net (fo=2, routed)           0.176     0.854    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg_n_0_[5]
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.098     0.952 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[5]_i_1/O
                         net (fo=1, routed)           0.000     0.952    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg_n_14
    SLICE_X48Y67         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.818     0.820    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X48Y67         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[5]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.091     0.906    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB36_X5Y15     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB36_X5Y15     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB36_X2Y7      design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB36_X2Y7      design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB36_X3Y7      design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB36_X3Y7      design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB36_X5Y10     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB36_X5Y10     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB36_X2Y10     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB36_X2Y10     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y81     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y81     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y81     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y81     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y81     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y81     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y81     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y81     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X50Y105    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X50Y105    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y79     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y79     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y79     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y79     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y79     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y79     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y79     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y79     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y79     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X54Y79     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       49.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.579ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.198ns  (logic 3.595ns (22.195%)  route 12.603ns (77.805%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 68.310 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    12.018    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.142 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    12.812    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.936 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    13.440    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    14.453    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          1.176    15.753    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X44Y64         LUT3 (Prop_lut3_I2_O)        0.124    15.877 r  design_1_i/Bram_Interface_0/inst/din[13]_INST_0/O
                         net (fo=4, routed)           1.961    17.838    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.640    68.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    68.324    
                         clock uncertainty           -0.170    68.154    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    67.417    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.417    
                         arrival time                         -17.838    
  -------------------------------------------------------------------
                         slack                                 49.579    

Slack (MET) :             49.775ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.007ns  (logic 3.595ns (22.459%)  route 12.412ns (77.541%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 68.315 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    12.018    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.142 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    12.812    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.936 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    13.440    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    14.453    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          1.176    15.753    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X44Y64         LUT3 (Prop_lut3_I2_O)        0.124    15.877 r  design_1_i/Bram_Interface_0/inst/din[13]_INST_0/O
                         net (fo=4, routed)           1.770    17.647    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[4]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.645    68.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    68.329    
                         clock uncertainty           -0.170    68.159    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    67.422    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.422    
                         arrival time                         -17.647    
  -------------------------------------------------------------------
                         slack                                 49.775    

Slack (MET) :             49.879ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.903ns  (logic 3.595ns (22.606%)  route 12.308ns (77.394%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 68.315 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    12.018    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.142 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    12.812    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.936 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    13.440    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    14.453    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          1.018    15.595    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X50Y66         LUT3 (Prop_lut3_I2_O)        0.124    15.719 r  design_1_i/Bram_Interface_0/inst/din[12]_INST_0/O
                         net (fo=4, routed)           1.824    17.543    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[3]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.645    68.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    68.329    
                         clock uncertainty           -0.170    68.159    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    67.422    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.422    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                 49.879    

Slack (MET) :             49.883ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.894ns  (logic 3.595ns (22.619%)  route 12.299ns (77.381%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 68.310 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    12.018    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.142 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    12.812    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.936 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    13.440    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    14.453    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          0.978    15.556    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.124    15.680 r  design_1_i/Bram_Interface_0/inst/din[9]_INST_0/O
                         net (fo=4, routed)           1.854    17.534    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.640    68.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    68.324    
                         clock uncertainty           -0.170    68.154    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    67.417    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.417    
                         arrival time                         -17.534    
  -------------------------------------------------------------------
                         slack                                 49.883    

Slack (MET) :             49.888ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.890ns  (logic 3.595ns (22.625%)  route 12.295ns (77.375%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 68.310 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    12.018    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.142 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    12.812    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.936 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    13.440    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    14.453    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          1.018    15.595    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X50Y66         LUT3 (Prop_lut3_I2_O)        0.124    15.719 r  design_1_i/Bram_Interface_0/inst/din[12]_INST_0/O
                         net (fo=4, routed)           1.811    17.530    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.640    68.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    68.324    
                         clock uncertainty           -0.170    68.154    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    67.417    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.417    
                         arrival time                         -17.530    
  -------------------------------------------------------------------
                         slack                                 49.888    

Slack (MET) :             49.896ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.886ns  (logic 3.595ns (22.630%)  route 12.291ns (77.370%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 68.315 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    12.018    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.142 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    12.812    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.936 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    13.440    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    14.453    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          0.978    15.556    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.124    15.680 r  design_1_i/Bram_Interface_0/inst/din[9]_INST_0/O
                         net (fo=4, routed)           1.847    17.526    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[0]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.645    68.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    68.329    
                         clock uncertainty           -0.170    68.159    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    67.422    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.422    
                         arrival time                         -17.526    
  -------------------------------------------------------------------
                         slack                                 49.896    

Slack (MET) :             49.936ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.841ns  (logic 3.595ns (22.694%)  route 12.246ns (77.306%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 68.310 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    12.018    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.142 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    12.812    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.936 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    13.440    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    14.453    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          1.090    15.667    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X49Y64         LUT3 (Prop_lut3_I2_O)        0.124    15.791 r  design_1_i/Bram_Interface_0/inst/din[11]_INST_0/O
                         net (fo=4, routed)           1.690    17.481    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.640    68.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    68.324    
                         clock uncertainty           -0.170    68.154    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    67.417    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.417    
                         arrival time                         -17.481    
  -------------------------------------------------------------------
                         slack                                 49.936    

Slack (MET) :             49.974ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.803ns  (logic 3.595ns (22.749%)  route 12.208ns (77.251%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 68.310 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    12.018    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.142 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    12.812    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.936 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    13.440    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    14.453    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          0.981    15.559    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.124    15.683 r  design_1_i/Bram_Interface_0/inst/din[15]_INST_0/O
                         net (fo=4, routed)           1.760    17.443    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.640    68.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    68.324    
                         clock uncertainty           -0.170    68.154    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    67.417    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.417    
                         arrival time                         -17.443    
  -------------------------------------------------------------------
                         slack                                 49.974    

Slack (MET) :             49.977ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.805ns  (logic 3.595ns (22.746%)  route 12.210ns (77.254%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 68.315 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    12.018    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.142 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    12.812    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.936 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    13.440    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    14.453    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          1.076    15.653    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.124    15.777 r  design_1_i/Bram_Interface_0/inst/din[10]_INST_0/O
                         net (fo=4, routed)           1.668    17.445    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[1]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.645    68.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    68.329    
                         clock uncertainty           -0.170    68.159    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    67.422    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.422    
                         arrival time                         -17.445    
  -------------------------------------------------------------------
                         slack                                 49.977    

Slack (MET) :             49.984ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.799ns  (logic 3.595ns (22.755%)  route 12.204ns (77.245%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 68.315 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    12.018    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.142 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    12.812    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.936 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    13.440    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    13.564 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    14.453    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          0.981    15.559    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.124    15.683 r  design_1_i/Bram_Interface_0/inst/din[15]_INST_0/O
                         net (fo=4, routed)           1.756    17.439    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[6]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.645    68.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    68.329    
                         clock uncertainty           -0.170    68.159    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    67.422    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.422    
                         arrival time                         -17.439    
  -------------------------------------------------------------------
                         slack                                 49.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.545     0.547    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/Clk
    SLICE_X37Y75         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.141     0.688 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegCount_reg[1]/Q
                         net (fo=4, routed)           0.076     0.764    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegCount_reg_n_0_[1]
    SLICE_X36Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.809 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegCount[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.809    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegCount[2]_i_1__0_n_0
    SLICE_X36Y75         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.810     0.812    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/Clk
    SLICE_X36Y75         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegCount_reg[2]/C
                         clock pessimism             -0.252     0.560    
    SLICE_X36Y75         FDCE (Hold_fdce_C_D)         0.121     0.681    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]/Q
                         net (fo=5, routed)           0.109     0.800    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg_n_0_[1]
    SLICE_X32Y76         LUT3 (Prop_lut3_I1_O)        0.048     0.848 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP[2]_i_1/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP[2]_i_1_n_0
    SLICE_X32Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.812     0.814    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X32Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[2]/C
                         clock pessimism             -0.251     0.563    
    SLICE_X32Y76         FDCE (Hold_fdce_C_D)         0.131     0.694    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegCount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/Clk
    SLICE_X36Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDCE (Prop_fdce_C_Q)         0.164     0.714 r  design_1_i/BusController16_1/inst/RegCount_reg[1]/Q
                         net (fo=5, routed)           0.094     0.807    design_1_i/BusController16_1/inst/RegCount_reg__0[1]
    SLICE_X37Y72         LUT6 (Prop_lut6_I3_O)        0.045     0.852 r  design_1_i/BusController16_1/inst/RegCount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.852    design_1_i/BusController16_1/inst/p_0_in__0[4]
    SLICE_X37Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.813     0.815    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegCount_reg[4]/C
                         clock pessimism             -0.252     0.563    
    SLICE_X37Y72         FDCE (Hold_fdce_C_D)         0.092     0.655    design_1_i/BusController16_1/inst/RegCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X32Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.164     0.714 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/Q
                         net (fo=6, routed)           0.104     0.818    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg_n_0_[0]
    SLICE_X33Y76         LUT2 (Prop_lut2_I0_O)        0.048     0.866 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP[1]_i_1/O
                         net (fo=1, routed)           0.000     0.866    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP[1]_i_1_n_0
    SLICE_X33Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.812     0.814    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]/C
                         clock pessimism             -0.251     0.563    
    SLICE_X33Y76         FDCE (Hold_fdce_C_D)         0.105     0.668    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.213ns (66.916%)  route 0.105ns (33.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X32Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.164     0.714 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/Q
                         net (fo=6, routed)           0.105     0.819    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg_n_0_[0]
    SLICE_X33Y76         LUT5 (Prop_lut5_I3_O)        0.049     0.868 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP[4]_i_2/O
                         net (fo=1, routed)           0.000     0.868    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP[4]_i_2_n_0
    SLICE_X33Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.812     0.814    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[4]/C
                         clock pessimism             -0.251     0.563    
    SLICE_X33Y76         FDCE (Hold_fdce_C_D)         0.107     0.670    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.213ns (66.700%)  route 0.106ns (33.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.550     0.552    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X32Y77         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDCE (Prop_fdce_C_Q)         0.164     0.716 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[1]/Q
                         net (fo=5, routed)           0.106     0.822    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg_n_0_[1]
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.049     0.871 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP[4]_i_2/O
                         net (fo=1, routed)           0.000     0.871    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP[4]_i_2_n_0
    SLICE_X33Y77         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.814     0.816    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y77         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[4]/C
                         clock pessimism             -0.251     0.565    
    SLICE_X33Y77         FDCE (Hold_fdce_C_D)         0.107     0.672    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X32Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.164     0.714 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/Q
                         net (fo=6, routed)           0.105     0.819    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg_n_0_[0]
    SLICE_X33Y76         LUT4 (Prop_lut4_I1_O)        0.045     0.864 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP[3]_i_1/O
                         net (fo=1, routed)           0.000     0.864    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP[3]_i_1_n_0
    SLICE_X33Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.812     0.814    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[3]/C
                         clock pessimism             -0.251     0.563    
    SLICE_X33Y76         FDCE (Hold_fdce_C_D)         0.092     0.655    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.550     0.552    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X32Y77         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDCE (Prop_fdce_C_Q)         0.164     0.716 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[1]/Q
                         net (fo=5, routed)           0.106     0.822    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg_n_0_[1]
    SLICE_X33Y77         LUT4 (Prop_lut4_I3_O)        0.045     0.867 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP[3]_i_1/O
                         net (fo=1, routed)           0.000     0.867    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP[3]_i_1_n_0
    SLICE_X33Y77         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.814     0.816    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y77         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[3]/C
                         clock pessimism             -0.251     0.565    
    SLICE_X33Y77         FDCE (Hold_fdce_C_D)         0.092     0.657    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/RegCount16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegRxPutData_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.624%)  route 0.161ns (46.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.546     0.548    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/Clk
    SLICE_X37Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/RegCount16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.141     0.689 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/RegCount16_reg[0]/Q
                         net (fo=6, routed)           0.161     0.850    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/Q[0]
    SLICE_X36Y76         LUT6 (Prop_lut6_I4_O)        0.045     0.895 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegRxPutData_i_1/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegRxPutData_i_1_n_0
    SLICE_X36Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegRxPutData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.811     0.813    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/Clk
    SLICE_X36Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegRxPutData_reg/C
                         clock pessimism             -0.252     0.561    
    SLICE_X36Y76         FDCE (Hold_fdce_C_D)         0.121     0.682    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegRxPutData_reg
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.689%)  route 0.181ns (49.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/Clk
    SLICE_X35Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[0]/Q
                         net (fo=10, routed)          0.181     0.872    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg_n_0_[0]
    SLICE_X36Y76         LUT4 (Prop_lut4_I3_O)        0.045     0.917 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.917    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState[1]_i_1_n_0
    SLICE_X36Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.811     0.813    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/Clk
    SLICE_X36Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[1]/C
                         clock pessimism             -0.234     0.579    
    SLICE_X36Y76         FDCE (Hold_fdce_C_D)         0.121     0.700    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y11     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y11     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y13     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y13     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y17     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y13     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y13     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y14     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         66.667      64.091     RAMB36_X2Y14     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         66.667      64.091     RAMB36_X4Y12     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y72     design_1_i/BusController16_1/inst/RegAddress_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y74     design_1_i/BusController16_1/inst/RegAddress_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y74     design_1_i/BusController16_1/inst/RegAddress_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y75     design_1_i/BusController16_1/inst/RegAddress_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y75     design_1_i/BusController16_1/inst/RegAddress_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y75     design_1_i/BusController16_1/inst/RegAddress_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y75     design_1_i/BusController16_1/inst/RegAddress_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y72     design_1_i/BusController16_1/inst/RegAddress_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y77     design_1_i/BusController16_1/inst/RegAddress_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y77     design_1_i/BusController16_1/inst/RegAddress_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y74     design_1_i/BusController16_1/inst/RegAddress_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y74     design_1_i/BusController16_1/inst/RegAddress_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y75     design_1_i/BusController16_1/inst/RegAddress_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y75     design_1_i/BusController16_1/inst/RegAddress_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y75     design_1_i/BusController16_1/inst/RegAddress_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y75     design_1_i/BusController16_1/inst/RegAddress_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y79     design_1_i/BusController16_1/inst/RegAddress_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y79     design_1_i/BusController16_1/inst/RegAddress_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y79     design_1_i/BusController16_1/inst/RegAddress_reg[30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X41Y79     design_1_i/BusController16_1/inst/RegAddress_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.334ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.334ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.906ns  (logic 0.456ns (23.922%)  route 1.450ns (76.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109                                     0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X52Y109        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.450     1.906    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X51Y110        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X51Y110        FDCE (Setup_fdce_C_D)       -0.093    33.240    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.240    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                 31.334    

Slack (MET) :             31.434ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.804ns  (logic 0.518ns (28.719%)  route 1.286ns (71.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.286     1.804    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X37Y95         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X37Y95         FDCE (Setup_fdce_C_D)       -0.095    33.238    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.238    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                 31.434    

Slack (MET) :             31.477ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.586ns  (logic 0.419ns (26.417%)  route 1.167ns (73.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102                                     0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X51Y102        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.167     1.586    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X51Y104        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X51Y104        FDCE (Setup_fdce_C_D)       -0.270    33.063    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                 31.477    

Slack (MET) :             31.579ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.659ns  (logic 0.518ns (31.227%)  route 1.141ns (68.773%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109                                     0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X46Y109        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.141     1.659    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X48Y109        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X48Y109        FDCE (Setup_fdce_C_D)       -0.095    33.238    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.238    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                 31.579    

Slack (MET) :             31.600ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.640ns  (logic 0.518ns (31.591%)  route 1.122ns (68.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X38Y97         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.122     1.640    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X40Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X40Y98         FDCE (Setup_fdce_C_D)       -0.093    33.240    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.240    
                         arrival time                          -1.640    
  -------------------------------------------------------------------
                         slack                                 31.600    

Slack (MET) :             31.623ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.443ns  (logic 0.478ns (33.116%)  route 0.965ns (66.884%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.965     1.443    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X39Y96         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X39Y96         FDCE (Setup_fdce_C_D)       -0.267    33.066    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.066    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 31.623    

Slack (MET) :             31.630ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.427ns  (logic 0.478ns (33.508%)  route 0.949ns (66.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108                                     0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X46Y108        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.949     1.427    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X49Y107        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X49Y107        FDCE (Setup_fdce_C_D)       -0.276    33.057    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.057    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                 31.630    

Slack (MET) :             31.740ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.323ns  (logic 0.419ns (31.662%)  route 0.904ns (68.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107                                     0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X47Y107        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.904     1.323    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X48Y107        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X48Y107        FDCE (Setup_fdce_C_D)       -0.270    33.063    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                 31.740    

Slack (MET) :             31.751ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.487ns  (logic 0.456ns (30.674%)  route 1.031ns (69.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109                                     0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X52Y109        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.031     1.487    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X51Y110        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X51Y110        FDCE (Setup_fdce_C_D)       -0.095    33.238    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.238    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                 31.751    

Slack (MET) :             31.884ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.354ns  (logic 0.456ns (33.672%)  route 0.898ns (66.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107                                     0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X47Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.898     1.354    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y108        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X47Y108        FDCE (Setup_fdce_C_D)       -0.095    33.238    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.238    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                 31.884    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       55.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.642ns (20.304%)  route 2.520ns (79.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 33.613 - 30.000 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.706     3.985    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.518     4.503 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.359     5.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X66Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.161     7.147    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    61.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.534    63.613    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    63.613    
                         clock uncertainty           -0.035    63.577    
    SLICE_X66Y81         FDRE (Setup_fdre_C_R)       -0.524    63.053    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         63.053    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                 55.906    

Slack (MET) :             55.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.642ns (20.304%)  route 2.520ns (79.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 33.613 - 30.000 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.706     3.985    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.518     4.503 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.359     5.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X66Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.161     7.147    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    61.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.534    63.613    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    63.613    
                         clock uncertainty           -0.035    63.577    
    SLICE_X66Y81         FDRE (Setup_fdre_C_R)       -0.524    63.053    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         63.053    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                 55.906    

Slack (MET) :             55.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.642ns (20.304%)  route 2.520ns (79.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 33.613 - 30.000 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.706     3.985    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.518     4.503 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.359     5.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X66Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.161     7.147    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    61.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.534    63.613    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    63.613    
                         clock uncertainty           -0.035    63.577    
    SLICE_X66Y81         FDRE (Setup_fdre_C_R)       -0.524    63.053    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         63.053    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                 55.906    

Slack (MET) :             55.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.642ns (20.304%)  route 2.520ns (79.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 33.613 - 30.000 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.706     3.985    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.518     4.503 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.359     5.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X66Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.161     7.147    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    61.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.534    63.613    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X66Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    63.613    
                         clock uncertainty           -0.035    63.577    
    SLICE_X66Y81         FDRE (Setup_fdre_C_R)       -0.524    63.053    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         63.053    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                 55.906    

Slack (MET) :             56.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.642ns (21.165%)  route 2.391ns (78.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 33.613 - 30.000 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.706     3.985    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.518     4.503 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.361     5.864    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.124     5.988 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.031     7.019    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X64Y81         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    61.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.534    63.613    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y81         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    63.613    
                         clock uncertainty           -0.035    63.577    
    SLICE_X64Y81         FDCE (Setup_fdce_C_CE)      -0.205    63.372    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         63.372    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                 56.354    

Slack (MET) :             56.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.642ns (21.165%)  route 2.391ns (78.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 33.613 - 30.000 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.706     3.985    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.518     4.503 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.361     5.864    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.124     5.988 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.031     7.019    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X64Y81         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    61.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.534    63.613    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y81         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    63.613    
                         clock uncertainty           -0.035    63.577    
    SLICE_X64Y81         FDCE (Setup_fdce_C_CE)      -0.205    63.372    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         63.372    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                 56.354    

Slack (MET) :             56.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.642ns (22.188%)  route 2.251ns (77.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.612ns = ( 33.612 - 30.000 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.706     3.985    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.518     4.503 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.361     5.864    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.124     5.988 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.891     6.879    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    61.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.533    63.612    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    63.612    
                         clock uncertainty           -0.035    63.576    
    SLICE_X64Y80         FDCE (Setup_fdce_C_CE)      -0.205    63.371    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         63.371    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 56.493    

Slack (MET) :             56.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.642ns (22.188%)  route 2.251ns (77.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.612ns = ( 33.612 - 30.000 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.706     3.985    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.518     4.503 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.361     5.864    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.124     5.988 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.891     6.879    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    61.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.533    63.612    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    63.612    
                         clock uncertainty           -0.035    63.576    
    SLICE_X64Y80         FDCE (Setup_fdce_C_CE)      -0.205    63.371    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         63.371    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 56.493    

Slack (MET) :             56.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.642ns (22.188%)  route 2.251ns (77.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.612ns = ( 33.612 - 30.000 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.706     3.985    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.518     4.503 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.361     5.864    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.124     5.988 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.891     6.879    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    61.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.533    63.612    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    63.612    
                         clock uncertainty           -0.035    63.576    
    SLICE_X64Y80         FDCE (Setup_fdce_C_CE)      -0.205    63.371    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         63.371    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 56.493    

Slack (MET) :             56.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.642ns (22.188%)  route 2.251ns (77.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.612ns = ( 33.612 - 30.000 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.706     3.985    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.518     4.503 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.361     5.864    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.124     5.988 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.891     6.879    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    61.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.533    63.612    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    63.612    
                         clock uncertainty           -0.035    63.576    
    SLICE_X64Y80         FDCE (Setup_fdce_C_CE)      -0.205    63.371    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         63.371    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 56.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.209ns (22.796%)  route 0.708ns (77.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.573     1.592    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.164     1.756 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.497     2.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X66Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.298 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.211     2.509    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X67Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.841     2.022    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X67Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     2.022    
    SLICE_X67Y81         FDRE (Hold_fdre_C_R)        -0.018     2.004    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.209ns (22.796%)  route 0.708ns (77.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.573     1.592    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.164     1.756 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.497     2.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X66Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.298 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.211     2.509    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X67Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.841     2.022    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X67Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000     2.022    
    SLICE_X67Y81         FDRE (Hold_fdre_C_R)        -0.018     2.004    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.209ns (22.796%)  route 0.708ns (77.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.573     1.592    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.164     1.756 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.497     2.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X66Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.298 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.211     2.509    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X67Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.841     2.022    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X67Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000     2.022    
    SLICE_X67Y81         FDRE (Hold_fdre_C_R)        -0.018     2.004    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.209ns (22.796%)  route 0.708ns (77.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.573     1.592    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.164     1.756 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.497     2.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X66Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.298 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.211     2.509    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X67Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.841     2.022    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X67Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000     2.022    
    SLICE_X67Y81         FDRE (Hold_fdre_C_R)        -0.018     2.004    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.209ns (20.423%)  route 0.814ns (79.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.573     1.592    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.164     1.756 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.497     2.253    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.298 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.318     2.615    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X62Y81         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.841     2.022    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y81         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000     2.022    
    SLICE_X62Y81         FDCE (Hold_fdce_C_CE)       -0.016     2.006    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.209ns (20.423%)  route 0.814ns (79.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.573     1.592    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.164     1.756 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.497     2.253    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.298 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.318     2.615    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X62Y81         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.841     2.022    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y81         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000     2.022    
    SLICE_X62Y81         FDCE (Hold_fdce_C_CE)       -0.016     2.006    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.209ns (19.916%)  route 0.840ns (80.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.573     1.592    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.164     1.756 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.497     2.253    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.298 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.344     2.641    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.840     2.021    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000     2.021    
    SLICE_X64Y80         FDCE (Hold_fdce_C_CE)       -0.039     1.982    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.209ns (19.916%)  route 0.840ns (80.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.573     1.592    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.164     1.756 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.497     2.253    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.298 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.344     2.641    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.840     2.021    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     2.021    
    SLICE_X64Y80         FDCE (Hold_fdce_C_CE)       -0.039     1.982    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.209ns (19.916%)  route 0.840ns (80.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.573     1.592    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.164     1.756 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.497     2.253    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.298 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.344     2.641    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.840     2.021    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000     2.021    
    SLICE_X64Y80         FDCE (Hold_fdce_C_CE)       -0.039     1.982    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.209ns (19.916%)  route 0.840ns (80.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.993     0.993    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.019 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.573     1.592    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X66Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.164     1.756 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.497     2.253    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X66Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.298 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.344     2.641    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.840     2.021    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000     2.021    
    SLICE_X64Y80         FDCE (Hold_fdce_C_CE)       -0.039     1.982    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.660    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.019ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.886ns  (logic 0.456ns (24.179%)  route 1.430ns (75.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109                                     0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X53Y109        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.430     1.886    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X52Y109        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y109        FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.886    
  -------------------------------------------------------------------
                         slack                                  8.019    

Slack (MET) :             8.123ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.782ns  (logic 0.456ns (25.585%)  route 1.326ns (74.415%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X41Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.326     1.782    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X39Y97         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y97         FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                  8.123    

Slack (MET) :             8.282ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.623ns  (logic 0.456ns (28.095%)  route 1.167ns (71.905%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104                                     0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X51Y104        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.167     1.623    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X49Y103        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y103        FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.623    
  -------------------------------------------------------------------
                         slack                                  8.282    

Slack (MET) :             8.290ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.679ns  (logic 0.456ns (27.157%)  route 1.223ns (72.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.223     1.679    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X36Y97         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y97         FDCE (Setup_fdce_C_D)       -0.031     9.969    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                  8.290    

Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.648ns  (logic 0.456ns (27.662%)  route 1.192ns (72.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X40Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.192     1.648    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X38Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y98         FDCE (Setup_fdce_C_D)       -0.047     9.953    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.365ns  (logic 0.419ns (30.703%)  route 0.946ns (69.297%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110                                     0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.946     1.365    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X51Y106        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y106        FDCE (Setup_fdce_C_D)       -0.268     9.732    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.365    
  -------------------------------------------------------------------
                         slack                                  8.367    

Slack (MET) :             8.378ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.579ns  (logic 0.456ns (28.878%)  route 1.123ns (71.122%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109                                     0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X48Y109        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.123     1.579    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X46Y109        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y109        FDCE (Setup_fdce_C_D)       -0.043     9.957    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                  8.378    

Slack (MET) :             8.381ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.351ns  (logic 0.419ns (31.016%)  route 0.932ns (68.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104                                     0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X51Y104        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.932     1.351    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X51Y103        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y103        FDCE (Setup_fdce_C_D)       -0.268     9.732    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  8.381    

Slack (MET) :             8.485ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.247ns  (logic 0.419ns (33.602%)  route 0.828ns (66.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X41Y98         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.828     1.247    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X39Y97         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y97         FDCE (Setup_fdce_C_D)       -0.268     9.732    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  8.485    

Slack (MET) :             8.486ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.419ns  (logic 0.456ns (32.129%)  route 0.963ns (67.871%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X41Y98         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.963     1.419    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X39Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y98         FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                  8.486    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.831ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.974ns  (logic 3.919ns (21.804%)  route 14.055ns (78.196%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 34.956 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    12.252    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.376 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    12.915    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    13.039 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.712    13.750    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.874 r  design_1_i/BusController16_1/inst/rom_OEn_INST_0/O
                         net (fo=16, routed)          0.656    14.530    design_1_i/Bram_Interface_0/OEn
    SLICE_X36Y64         LUT2 (Prop_lut2_I0_O)        0.117    14.647 r  design_1_i/Bram_Interface_0/RdData[14]_INST_0/O
                         net (fo=1, routed)           0.751    15.398    design_1_i/BusController16_1/inst/rom_RdData[14]
    SLICE_X34Y68         LUT6 (Prop_lut6_I3_O)        0.331    15.729 r  design_1_i/BusController16_1/inst/InD[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.671    16.399    design_1_i/BusController16_1/inst/InD[14]_INST_0_i_1_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.124    16.523 r  design_1_i/BusController16_1/inst/InD[14]_INST_0/O
                         net (fo=3, routed)           3.091    19.614    design_1_i/ila_0/inst/ila_core_inst/probe3[14]
    SLICE_X90Y44         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.619    34.956    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y44         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
                         clock pessimism             -0.174    34.782    
                         clock uncertainty           -0.290    34.492    
    SLICE_X90Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    34.445    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8
  -------------------------------------------------------------------
                         required time                         34.445    
                         arrival time                         -19.614    
  -------------------------------------------------------------------
                         slack                                 14.831    

Slack (MET) :             15.134ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.652ns  (logic 3.843ns (21.771%)  route 13.809ns (78.229%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 34.934 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    12.252    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.376 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    12.915    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    13.039 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.712    13.750    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.874 r  design_1_i/BusController16_1/inst/rom_OEn_INST_0/O
                         net (fo=16, routed)          0.666    14.540    design_1_i/Bram_Interface_0/OEn
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.124    14.664 r  design_1_i/Bram_Interface_0/RdData[2]_INST_0/O
                         net (fo=1, routed)           0.403    15.067    design_1_i/BusController16_1/inst/rom_RdData[2]
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.124    15.191 r  design_1_i/BusController16_1/inst/InD[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.837    16.027    design_1_i/BusController16_1/inst/InD[2]_INST_0_i_5_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.151 r  design_1_i/BusController16_1/inst/InD[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.675    16.827    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X38Y78         LUT4 (Prop_lut4_I1_O)        0.124    16.951 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/InD[2]_INST_0/O
                         net (fo=3, routed)           2.341    19.292    design_1_i/ila_0/inst/ila_core_inst/probe3[2]
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.598    34.934    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism             -0.174    34.760    
                         clock uncertainty           -0.290    34.470    
    SLICE_X104Y77        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    34.426    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                         34.426    
                         arrival time                         -19.292    
  -------------------------------------------------------------------
                         slack                                 15.134    

Slack (MET) :             15.350ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.450ns  (logic 3.719ns (21.312%)  route 13.731ns (78.688%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 34.956 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    12.252    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.376 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    12.915    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    13.039 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.712    13.750    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.874 r  design_1_i/BusController16_1/inst/rom_OEn_INST_0/O
                         net (fo=16, routed)          0.694    14.568    design_1_i/Bram_Interface_0/OEn
    SLICE_X35Y63         LUT2 (Prop_lut2_I0_O)        0.124    14.692 r  design_1_i/Bram_Interface_0/RdData[15]_INST_0/O
                         net (fo=1, routed)           0.499    15.191    design_1_i/BusController16_1/inst/rom_RdData[15]
    SLICE_X34Y68         LUT6 (Prop_lut6_I3_O)        0.124    15.315 r  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.683    15.998    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_2_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.124    16.122 r  design_1_i/BusController16_1/inst/InD[15]_INST_0/O
                         net (fo=3, routed)           2.968    19.090    design_1_i/ila_0/inst/ila_core_inst/probe3[15]
    SLICE_X90Y44         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.619    34.956    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y44         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
                         clock pessimism             -0.174    34.782    
                         clock uncertainty           -0.290    34.492    
    SLICE_X90Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    34.440    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8
  -------------------------------------------------------------------
                         required time                         34.440    
                         arrival time                         -19.090    
  -------------------------------------------------------------------
                         slack                                 15.350    

Slack (MET) :             15.554ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.435ns  (logic 3.843ns (22.042%)  route 13.592ns (77.958%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 34.934 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    12.252    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.376 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    12.915    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    13.039 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.712    13.750    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.874 r  design_1_i/BusController16_1/inst/rom_OEn_INST_0/O
                         net (fo=16, routed)          0.663    14.537    design_1_i/Bram_Interface_0/OEn
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.124    14.661 r  design_1_i/Bram_Interface_0/RdData[5]_INST_0/O
                         net (fo=1, routed)           0.426    15.087    design_1_i/BusController16_1/inst/rom_RdData[5]
    SLICE_X38Y63         LUT6 (Prop_lut6_I3_O)        0.124    15.211 r  design_1_i/BusController16_1/inst/InD[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.003    16.214    design_1_i/BusController16_1/inst/InD[5]_INST_0_i_4_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.338 r  design_1_i/BusController16_1/inst/InD[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.571    16.910    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8
    SLICE_X37Y78         LUT4 (Prop_lut4_I1_O)        0.124    17.034 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[5]_INST_0/O
                         net (fo=3, routed)           2.041    19.075    design_1_i/ila_0/inst/ila_core_inst/probe3[5]
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.598    34.934    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
                         clock pessimism             -0.174    34.760    
                         clock uncertainty           -0.290    34.470    
    SLICE_X104Y77        SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    34.629    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8
  -------------------------------------------------------------------
                         required time                         34.629    
                         arrival time                         -19.075    
  -------------------------------------------------------------------
                         slack                                 15.554    

Slack (MET) :             15.623ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.177ns  (logic 3.843ns (22.373%)  route 13.334ns (77.627%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 34.934 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    12.252    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.376 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    12.915    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    13.039 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.634    13.673    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y67         LUT3 (Prop_lut3_I2_O)        0.124    13.797 r  design_1_i/BusController16_1/inst/ram_OEn_INST_0/O
                         net (fo=16, routed)          0.589    14.386    design_1_i/Bram_Interface_1/OEn
    SLICE_X38Y63         LUT2 (Prop_lut2_I0_O)        0.124    14.510 r  design_1_i/Bram_Interface_1/RdData[3]_INST_0/O
                         net (fo=1, routed)           0.680    15.190    design_1_i/BusController16_1/inst/ram_RdData[3]
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124    15.314 r  design_1_i/BusController16_1/inst/InD[3]_INST_0_i_4/O
                         net (fo=1, routed)           1.112    16.426    design_1_i/BusController16_1/inst/InD[3]_INST_0_i_4_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.550 r  design_1_i/BusController16_1/inst/InD[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.288    16.839    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I1_O)        0.124    16.963 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/InD[3]_INST_0/O
                         net (fo=3, routed)           1.854    18.817    design_1_i/ila_0/inst/ila_core_inst/probe3[3]
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.598    34.934    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism             -0.174    34.760    
                         clock uncertainty           -0.290    34.470    
    SLICE_X104Y77        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    34.440    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                         34.440    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                 15.623    

Slack (MET) :             15.675ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.101ns  (logic 3.843ns (22.472%)  route 13.258ns (77.528%))
  Logic Levels:           22  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 34.932 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    12.252    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.376 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    12.915    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    13.039 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.634    13.673    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y67         LUT3 (Prop_lut3_I2_O)        0.124    13.797 r  design_1_i/BusController16_1/inst/ram_OEn_INST_0/O
                         net (fo=16, routed)          0.708    14.505    design_1_i/Bram_Interface_1/OEn
    SLICE_X34Y65         LUT2 (Prop_lut2_I0_O)        0.124    14.629 r  design_1_i/Bram_Interface_1/RdData[7]_INST_0/O
                         net (fo=1, routed)           0.670    15.299    design_1_i/BusController16_1/inst/ram_RdData[7]
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.423 r  design_1_i/BusController16_1/inst/InD[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.851    16.275    design_1_i/BusController16_1/inst/InD[7]_INST_0_i_11_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.399 f  design_1_i/BusController16_1/inst/InD[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.525    16.923    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10
    SLICE_X36Y78         LUT2 (Prop_lut2_I1_O)        0.124    17.047 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[7]_INST_0/O
                         net (fo=3, routed)           1.694    18.741    design_1_i/ila_0/inst/ila_core_inst/probe3[7]
    SLICE_X90Y78         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.596    34.932    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y78         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
                         clock pessimism             -0.174    34.758    
                         clock uncertainty           -0.290    34.468    
    SLICE_X90Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    34.416    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8
  -------------------------------------------------------------------
                         required time                         34.416    
                         arrival time                         -18.741    
  -------------------------------------------------------------------
                         slack                                 15.675    

Slack (MET) :             15.768ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.044ns  (logic 3.843ns (22.548%)  route 13.201ns (77.452%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 34.934 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    12.252    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.376 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    12.915    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    13.039 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.634    13.673    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y67         LUT3 (Prop_lut3_I2_O)        0.124    13.797 r  design_1_i/BusController16_1/inst/ram_OEn_INST_0/O
                         net (fo=16, routed)          0.729    14.526    design_1_i/Bram_Interface_1/OEn
    SLICE_X36Y63         LUT2 (Prop_lut2_I0_O)        0.124    14.650 r  design_1_i/Bram_Interface_1/RdData[4]_INST_0/O
                         net (fo=1, routed)           0.425    15.075    design_1_i/BusController16_1/inst/ram_RdData[4]
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124    15.199 r  design_1_i/BusController16_1/inst/InD[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    16.076    design_1_i/BusController16_1/inst/InD[4]_INST_0_i_4_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.200 r  design_1_i/BusController16_1/inst/InD[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.161    16.361    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_7
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.124    16.485 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[4]_INST_0/O
                         net (fo=3, routed)           2.199    18.684    design_1_i/ila_0/inst/ila_core_inst/probe3[4]
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.598    34.934    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism             -0.174    34.760    
                         clock uncertainty           -0.290    34.470    
    SLICE_X104Y77        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    34.451    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                         34.451    
                         arrival time                         -18.684    
  -------------------------------------------------------------------
                         slack                                 15.768    

Slack (MET) :             15.776ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.036ns  (logic 3.843ns (22.558%)  route 13.193ns (77.442%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 34.934 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    12.252    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.376 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    12.915    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    13.039 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.712    13.750    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.874 r  design_1_i/BusController16_1/inst/rom_OEn_INST_0/O
                         net (fo=16, routed)          0.669    14.544    design_1_i/Bram_Interface_0/OEn
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    14.668 r  design_1_i/Bram_Interface_0/RdData[0]_INST_0/O
                         net (fo=1, routed)           0.585    15.253    design_1_i/BusController16_1/inst/rom_RdData[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I3_O)        0.124    15.377 r  design_1_i/BusController16_1/inst/InD[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.968    16.345    design_1_i/BusController16_1/inst/InD[0]_INST_0_i_4_n_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.469 r  design_1_i/BusController16_1/inst/InD[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.439    16.909    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5
    SLICE_X39Y78         LUT4 (Prop_lut4_I1_O)        0.124    17.033 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[0]_INST_0/O
                         net (fo=3, routed)           1.644    18.676    design_1_i/ila_0/inst/ila_core_inst/probe3[0]
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.598    34.934    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X104Y77        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism             -0.174    34.760    
                         clock uncertainty           -0.290    34.470    
    SLICE_X104Y77        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    34.452    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                         34.452    
                         arrival time                         -18.676    
  -------------------------------------------------------------------
                         slack                                 15.776    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.948ns  (logic 3.719ns (21.943%)  route 13.229ns (78.057%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 34.932 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    12.252    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.376 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    12.915    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    13.039 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.712    13.750    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.874 r  design_1_i/BusController16_1/inst/rom_OEn_INST_0/O
                         net (fo=16, routed)          0.822    14.696    design_1_i/Bram_Interface_0/OEn
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.124    14.820 r  design_1_i/Bram_Interface_0/RdData[8]_INST_0/O
                         net (fo=1, routed)           0.517    15.337    design_1_i/BusController16_1/inst/rom_RdData[8]
    SLICE_X38Y63         LUT6 (Prop_lut6_I3_O)        0.124    15.461 r  design_1_i/BusController16_1/inst/InD[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.233    16.694    design_1_i/BusController16_1/inst/InD[8]_INST_0_i_1_n_0
    SLICE_X37Y79         LUT5 (Prop_lut5_I1_O)        0.124    16.818 r  design_1_i/BusController16_1/inst/InD[8]_INST_0/O
                         net (fo=3, routed)           1.771    18.588    design_1_i/ila_0/inst/ila_core_inst/probe3[8]
    SLICE_X90Y78         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.596    34.932    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y78         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
                         clock pessimism             -0.174    34.758    
                         clock uncertainty           -0.290    34.468    
    SLICE_X90Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    34.450    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8
  -------------------------------------------------------------------
                         required time                         34.450    
                         arrival time                         -18.588    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.933ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.856ns  (logic 3.719ns (22.063%)  route 13.137ns (77.937%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 34.932 - 33.333 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820     8.631    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299     8.930 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677     9.607    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.731 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    10.398    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.522 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    11.149    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.273 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.980    12.252    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[15]_1
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.376 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Ready_INST_0_i_1/O
                         net (fo=12, routed)          0.539    12.915    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    13.039 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_3/O
                         net (fo=5, routed)           0.712    13.750    design_1_i/BusController16_1/inst/UART16_n_2
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.874 r  design_1_i/BusController16_1/inst/rom_OEn_INST_0/O
                         net (fo=16, routed)          0.531    14.406    design_1_i/Bram_Interface_0/OEn
    SLICE_X36Y63         LUT2 (Prop_lut2_I0_O)        0.124    14.530 r  design_1_i/Bram_Interface_0/RdData[9]_INST_0/O
                         net (fo=1, routed)           0.818    15.347    design_1_i/BusController16_1/inst/rom_RdData[9]
    SLICE_X34Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.471 r  design_1_i/BusController16_1/inst/InD[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.927    16.399    design_1_i/BusController16_1/inst/InD[9]_INST_0_i_1_n_0
    SLICE_X34Y78         LUT5 (Prop_lut5_I1_O)        0.124    16.523 r  design_1_i/BusController16_1/inst/InD[9]_INST_0/O
                         net (fo=3, routed)           1.973    18.496    design_1_i/ila_0/inst/ila_core_inst/probe3[9]
    SLICE_X90Y78         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.596    34.932    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y78         SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism             -0.174    34.758    
                         clock uncertainty           -0.290    34.468    
    SLICE_X90Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    34.429    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                         34.429    
                         arrival time                         -18.496    
  -------------------------------------------------------------------
                         slack                                 15.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RegIntrEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.231ns (30.034%)  route 0.538ns (69.966%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/Clk
    SLICE_X37Y77         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RegIntrEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RegIntrEnable_reg/Q
                         net (fo=2, routed)           0.205     0.896    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RegIntrEnable
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.941 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/InD[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.089     1.030    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegIntrEnable_reg
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.045     1.075 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[4]_INST_0/O
                         net (fo=3, routed)           0.244     1.319    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[4]
    SLICE_X49Y77         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.813     0.815    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X49Y77         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.050     0.865    
                         clock uncertainty            0.290     1.155    
    SLICE_X49Y77         FDRE (Hold_fdre_C_D)         0.066     1.221    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RegRxFErr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.318ns (34.634%)  route 0.600ns (65.366%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/Clk
    SLICE_X36Y77         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RegRxFErr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDCE (Prop_fdce_C_Q)         0.164     0.714 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RegRxFErr_reg/Q
                         net (fo=2, routed)           0.163     0.877    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RegRxFErr_reg_n_0
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.043     0.920 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/InD[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.198     1.117    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegRxFErr_reg
    SLICE_X36Y78         LUT4 (Prop_lut4_I2_O)        0.111     1.228 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[6]_INST_0/O
                         net (fo=3, routed)           0.239     1.468    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[6]
    SLICE_X46Y79         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.815     0.817    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X46Y79         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.050     0.867    
                         clock uncertainty            0.290     1.157    
    SLICE_X46Y79         FDRE (Hold_fdre_C_D)         0.059     1.216    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/IRQ_Interface_1/inst/irq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.117%)  route 0.792ns (84.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/IRQ_Interface_1/inst/Clock
    SLICE_X44Y78         FDRE                                         r  design_1_i/IRQ_Interface_1/inst/irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  design_1_i/IRQ_Interface_1/inst/irq_reg/Q
                         net (fo=20, routed)          0.792     1.482    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[0]
    SLICE_X44Y73         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.811     0.813    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X44Y73         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.050     0.863    
                         clock uncertainty            0.290     1.153    
    SLICE_X44Y73         FDRE (Hold_fdre_C_D)         0.070     1.223    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.648%)  route 0.761ns (80.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.556     0.558    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X35Y63         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=17, routed)          0.405     1.104    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X32Y58         LUT3 (Prop_lut3_I2_O)        0.045     1.149 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=4, routed)           0.355     1.504    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[8]
    SLICE_X47Y60         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.824     0.826    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X47Y60         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.290     1.166    
    SLICE_X47Y60         FDRE (Hold_fdre_C_D)         0.072     1.238    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RegRxOverRun_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.231ns (24.527%)  route 0.711ns (75.473%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/Clk
    SLICE_X37Y78         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RegRxOverRun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RegRxOverRun_reg/Q
                         net (fo=2, routed)           0.291     0.982    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RegRxOverRun
    SLICE_X37Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.027 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/InD[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.127     1.154    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegRxOverRun_reg_1
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.045     1.199 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[5]_INST_0/O
                         net (fo=3, routed)           0.292     1.492    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[5]
    SLICE_X46Y77         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.813     0.815    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X46Y77         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.050     0.865    
                         clock uncertainty            0.290     1.155    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.063     1.218    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegByteEnable16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.276ns (27.035%)  route 0.745ns (72.965%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.546     0.548    design_1_i/BusController16_1/inst/Clk
    SLICE_X44Y76         FDCE                                         r  design_1_i/BusController16_1/inst/RegByteEnable16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  design_1_i/BusController16_1/inst/RegByteEnable16_reg[0]/Q
                         net (fo=1, routed)           0.219     0.907    design_1_i/BusController16_1/inst/RegByteEnable16[0]
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.952 r  design_1_i/BusController16_1/inst/shared_ByteEnable[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.058     1.010    design_1_i/BusController16_1/inst/shared_ByteEnable[0]_INST_0_i_1_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.055 r  design_1_i/BusController16_1/inst/shared_ByteEnable[0]_INST_0/O
                         net (fo=25, routed)          0.469     1.524    design_1_i/Bram_Interface_0/inst/ByteEn[0]
    SLICE_X37Y61         LUT3 (Prop_lut3_I2_O)        0.045     1.569 r  design_1_i/Bram_Interface_0/inst/din[4]_INST_0/O
                         net (fo=4, routed)           0.000     1.569    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe8[4]
    SLICE_X37Y61         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.824     0.826    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X37Y61         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.290     1.166    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.092     1.258    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegByteEnable16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.276ns (27.009%)  route 0.746ns (72.991%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.546     0.548    design_1_i/BusController16_1/inst/Clk
    SLICE_X44Y76         FDCE                                         r  design_1_i/BusController16_1/inst/RegByteEnable16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  design_1_i/BusController16_1/inst/RegByteEnable16_reg[0]/Q
                         net (fo=1, routed)           0.219     0.907    design_1_i/BusController16_1/inst/RegByteEnable16[0]
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.952 r  design_1_i/BusController16_1/inst/shared_ByteEnable[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.058     1.010    design_1_i/BusController16_1/inst/shared_ByteEnable[0]_INST_0_i_1_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.055 r  design_1_i/BusController16_1/inst/shared_ByteEnable[0]_INST_0/O
                         net (fo=25, routed)          0.470     1.525    design_1_i/Bram_Interface_0/inst/ByteEn[0]
    SLICE_X37Y61         LUT3 (Prop_lut3_I2_O)        0.045     1.570 r  design_1_i/Bram_Interface_0/inst/din[2]_INST_0/O
                         net (fo=4, routed)           0.000     1.570    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe8[2]
    SLICE_X37Y61         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.824     0.826    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X37Y61         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.050     0.876    
                         clock uncertainty            0.290     1.166    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.091     1.257    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegAddress_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.186ns (18.710%)  route 0.808ns (81.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  design_1_i/BusController16_1/inst/RegAddress_reg[1]/Q
                         net (fo=3, routed)           0.189     0.880    design_1_i/BusController16_1/inst/RegAddress_reg_n_0_[1]
    SLICE_X41Y71         LUT6 (Prop_lut6_I0_O)        0.045     0.925 r  design_1_i/BusController16_1/inst/shared_addr[1]_INST_0/O
                         net (fo=20, routed)          0.619     1.544    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[0]
    SLICE_X39Y66         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.819     0.821    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X39Y66         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.050     0.871    
                         clock uncertainty            0.290     1.161    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.046     1.207    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegAddress_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.186ns (17.460%)  route 0.879ns (82.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.546     0.548    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]/Q
                         net (fo=3, routed)           0.345     1.034    design_1_i/BusController16_1/inst/RegAddress_reg_n_0_[7]
    SLICE_X43Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.079 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0/O
                         net (fo=15, routed)          0.534     1.613    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[6]
    SLICE_X39Y66         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.819     0.821    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X39Y66         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.050     0.871    
                         clock uncertainty            0.290     1.161    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.076     1.237    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegGetP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.276ns (26.514%)  route 0.765ns (73.486%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.549     0.551    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Clk
    SLICE_X39Y79         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegGetP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegGetP_reg[1]/Q
                         net (fo=5, routed)           0.109     0.801    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegGetP_reg_n_0_[1]
    SLICE_X38Y79         LUT5 (Prop_lut5_I3_O)        0.045     0.846 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[1]_INST_0_i_6/O
                         net (fo=2, routed)           0.136     0.982    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[1]_INST_0_i_6_n_0
    SLICE_X39Y78         LUT3 (Prop_lut3_I0_O)        0.045     1.027 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.233     1.260    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/probeDelay1_reg[0]
    SLICE_X39Y78         LUT4 (Prop_lut4_I2_O)        0.045     1.305 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[0]_INST_0/O
                         net (fo=3, routed)           0.287     1.592    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[0]
    SLICE_X46Y77         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.813     0.815    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X46Y77         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.050     0.865    
                         clock uncertainty            0.290     1.155    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.059     1.214    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.378    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.572ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        17.354ns  (logic 3.657ns (21.073%)  route 13.697ns (78.927%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 68.310 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.511 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820    43.331    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    43.630 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    44.307    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    44.431 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    45.098    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    45.222 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    45.848    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    45.972 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    46.718    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    46.842 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    47.512    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    47.636 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    48.140    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    48.264 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    49.153    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    49.277 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          1.176    50.453    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X44Y64         LUT3 (Prop_lut3_I2_O)        0.124    50.577 r  design_1_i/Bram_Interface_0/inst/din[13]_INST_0/O
                         net (fo=4, routed)           1.961    52.538    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.640    68.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.174    68.136    
                         clock uncertainty           -0.290    67.846    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    67.109    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.109    
                         arrival time                         -52.538    
  -------------------------------------------------------------------
                         slack                                 14.572    

Slack (MET) :             14.767ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        17.164ns  (logic 3.657ns (21.307%)  route 13.507ns (78.693%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 68.315 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.511 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820    43.331    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    43.630 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    44.307    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    44.431 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    45.098    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    45.222 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    45.848    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    45.972 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    46.718    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    46.842 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    47.512    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    47.636 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    48.140    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    48.264 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    49.153    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    49.277 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          1.176    50.453    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X44Y64         LUT3 (Prop_lut3_I2_O)        0.124    50.577 r  design_1_i/Bram_Interface_0/inst/din[13]_INST_0/O
                         net (fo=4, routed)           1.770    52.347    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[4]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.645    68.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.174    68.141    
                         clock uncertainty           -0.290    67.851    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    67.114    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.114    
                         arrival time                         -52.347    
  -------------------------------------------------------------------
                         slack                                 14.767    

Slack (MET) :             14.872ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        17.059ns  (logic 3.657ns (21.437%)  route 13.402ns (78.563%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 68.315 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.511 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820    43.331    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    43.630 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    44.307    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    44.431 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    45.098    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    45.222 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    45.848    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    45.972 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    46.718    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    46.842 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    47.512    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    47.636 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    48.140    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    48.264 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    49.153    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    49.277 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          1.018    50.295    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X50Y66         LUT3 (Prop_lut3_I2_O)        0.124    50.419 r  design_1_i/Bram_Interface_0/inst/din[12]_INST_0/O
                         net (fo=4, routed)           1.824    52.243    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[3]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.645    68.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.174    68.141    
                         clock uncertainty           -0.290    67.851    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    67.114    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.114    
                         arrival time                         -52.243    
  -------------------------------------------------------------------
                         slack                                 14.872    

Slack (MET) :             14.875ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        17.051ns  (logic 3.657ns (21.448%)  route 13.394ns (78.552%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 68.310 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.511 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820    43.331    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    43.630 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    44.307    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    44.431 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    45.098    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    45.222 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    45.848    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    45.972 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    46.718    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    46.842 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    47.512    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    47.636 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    48.140    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    48.264 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    49.153    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    49.277 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          0.978    50.255    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.124    50.379 r  design_1_i/Bram_Interface_0/inst/din[9]_INST_0/O
                         net (fo=4, routed)           1.854    52.234    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.640    68.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.174    68.136    
                         clock uncertainty           -0.290    67.846    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    67.109    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.109    
                         arrival time                         -52.234    
  -------------------------------------------------------------------
                         slack                                 14.875    

Slack (MET) :             14.880ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        17.046ns  (logic 3.657ns (21.454%)  route 13.389ns (78.546%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 68.310 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.511 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820    43.331    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    43.630 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    44.307    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    44.431 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    45.098    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    45.222 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    45.848    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    45.972 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    46.718    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    46.842 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    47.512    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    47.636 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    48.140    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    48.264 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    49.153    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    49.277 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          1.018    50.295    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X50Y66         LUT3 (Prop_lut3_I2_O)        0.124    50.419 r  design_1_i/Bram_Interface_0/inst/din[12]_INST_0/O
                         net (fo=4, routed)           1.811    52.229    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.640    68.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.174    68.136    
                         clock uncertainty           -0.290    67.846    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    67.109    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.109    
                         arrival time                         -52.229    
  -------------------------------------------------------------------
                         slack                                 14.880    

Slack (MET) :             14.888ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        17.043ns  (logic 3.657ns (21.458%)  route 13.386ns (78.542%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 68.315 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.511 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820    43.331    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    43.630 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    44.307    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    44.431 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    45.098    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    45.222 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    45.848    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    45.972 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    46.718    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    46.842 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    47.512    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    47.636 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    48.140    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    48.264 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    49.153    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    49.277 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          0.978    50.255    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.124    50.379 r  design_1_i/Bram_Interface_0/inst/din[9]_INST_0/O
                         net (fo=4, routed)           1.847    52.226    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[0]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.645    68.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.174    68.141    
                         clock uncertainty           -0.290    67.851    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    67.114    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.114    
                         arrival time                         -52.226    
  -------------------------------------------------------------------
                         slack                                 14.888    

Slack (MET) :             14.928ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        16.997ns  (logic 3.657ns (21.515%)  route 13.340ns (78.485%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 68.310 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.511 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820    43.331    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    43.630 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    44.307    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    44.431 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    45.098    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    45.222 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    45.848    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    45.972 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    46.718    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    46.842 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    47.512    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    47.636 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    48.140    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    48.264 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    49.153    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    49.277 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          1.090    50.367    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X49Y64         LUT3 (Prop_lut3_I2_O)        0.124    50.491 r  design_1_i/Bram_Interface_0/inst/din[11]_INST_0/O
                         net (fo=4, routed)           1.690    52.181    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.640    68.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.174    68.136    
                         clock uncertainty           -0.290    67.846    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    67.109    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.109    
                         arrival time                         -52.181    
  -------------------------------------------------------------------
                         slack                                 14.928    

Slack (MET) :             14.966ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        16.959ns  (logic 3.657ns (21.563%)  route 13.302ns (78.437%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 68.310 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.511 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820    43.331    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    43.630 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    44.307    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    44.431 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    45.098    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    45.222 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    45.848    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    45.972 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    46.718    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    46.842 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    47.512    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    47.636 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    48.140    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    48.264 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    49.153    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    49.277 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          0.981    50.258    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.124    50.382 r  design_1_i/Bram_Interface_0/inst/din[15]_INST_0/O
                         net (fo=4, routed)           1.760    52.143    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.640    68.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.174    68.136    
                         clock uncertainty           -0.290    67.846    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    67.109    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.109    
                         arrival time                         -52.143    
  -------------------------------------------------------------------
                         slack                                 14.966    

Slack (MET) :             14.969ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        16.962ns  (logic 3.657ns (21.560%)  route 13.305ns (78.440%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 68.315 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.511 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820    43.331    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    43.630 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    44.307    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    44.431 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    45.098    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    45.222 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    45.848    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    45.972 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    46.718    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    46.842 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    47.512    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    47.636 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    48.140    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    48.264 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    49.153    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    49.277 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          1.076    50.353    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.124    50.477 r  design_1_i/Bram_Interface_0/inst/din[10]_INST_0/O
                         net (fo=4, routed)           1.668    52.145    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[1]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.645    68.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.174    68.141    
                         clock uncertainty           -0.290    67.851    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    67.114    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.114    
                         arrival time                         -52.145    
  -------------------------------------------------------------------
                         slack                                 14.969    

Slack (MET) :             14.976ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        16.955ns  (logic 3.657ns (21.569%)  route 13.298ns (78.431%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 68.315 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.511 f  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.820    43.331    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[5]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.299    43.630 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[20]_INST_0/O
                         net (fo=6, routed)           0.677    44.307    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.124    44.431 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8/O
                         net (fo=1, routed)           0.667    45.098    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_8_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124    45.222 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_OEn_INST_0_i_3/O
                         net (fo=12, routed)          0.627    45.848    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1
    SLICE_X37Y79         LUT3 (Prop_lut3_I0_O)        0.124    45.972 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_3/O
                         net (fo=13, routed)          0.745    46.718    design_1_i/BusController16_1/inst/UART16_n_44
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    46.842 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11/O
                         net (fo=1, routed)           0.670    47.512    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_11_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.124    47.636 f  design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5/O
                         net (fo=7, routed)           0.504    48.140    design_1_i/BusController16_1/inst/InD[15]_INST_0_i_5_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    48.264 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.889    49.153    design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0_i_1_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124    49.277 r  design_1_i/BusController16_1/inst/shared_ByteEnable[1]_INST_0/O
                         net (fo=25, routed)          0.981    50.258    design_1_i/Bram_Interface_0/inst/ByteEn[1]
    SLICE_X44Y63         LUT3 (Prop_lut3_I2_O)        0.124    50.382 r  design_1_i/Bram_Interface_0/inst/din[15]_INST_0/O
                         net (fo=4, routed)           1.756    52.138    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[6]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.645    68.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.174    68.141    
                         clock uncertainty           -0.290    67.851    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    67.114    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         67.114    
                         arrival time                         -52.138    
  -------------------------------------------------------------------
                         slack                                 14.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/RegState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.209ns (17.079%)  route 1.015ns (82.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          1.015     1.823    design_1_i/BusController16_1/inst/Reset_
    SLICE_X37Y73         LUT5 (Prop_lut5_I3_O)        0.045     1.868 r  design_1_i/BusController16_1/inst/RegState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    design_1_i/BusController16_1/inst/RegState[1]_i_1_n_0
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.811     0.813    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
                         clock pessimism              0.050     0.863    
                         clock uncertainty            0.290     1.153    
    SLICE_X37Y73         FDCE (Hold_fdce_C_D)         0.091     1.244    design_1_i/BusController16_1/inst/RegState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/RegState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.209ns (15.983%)  route 1.099ns (84.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          1.099     1.907    design_1_i/BusController16_1/inst/Reset_
    SLICE_X37Y74         LUT5 (Prop_lut5_I3_O)        0.045     1.952 r  design_1_i/BusController16_1/inst/RegState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.952    design_1_i/BusController16_1/inst/RegState[0]_i_1_n_0
    SLICE_X37Y74         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.810     0.812    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y74         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[0]/C
                         clock pessimism              0.050     0.862    
                         clock uncertainty            0.290     1.152    
    SLICE_X37Y74         FDCE (Hold_fdce_C_D)         0.091     1.243    design_1_i/BusController16_1/inst/RegState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/RegState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.209ns (15.859%)  route 1.109ns (84.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          1.109     1.917    design_1_i/BusController16_1/inst/Reset_
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.962 r  design_1_i/BusController16_1/inst/RegState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.962    design_1_i/BusController16_1/inst/RegState[2]_i_1_n_0
    SLICE_X39Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.811     0.813    design_1_i/BusController16_1/inst/Clk
    SLICE_X39Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[2]/C
                         clock pessimism              0.050     0.863    
                         clock uncertainty            0.290     1.153    
    SLICE_X39Y73         FDCE (Hold_fdce_C_D)         0.091     1.244    design_1_i/BusController16_1/inst/RegState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.324ns (23.493%)  route 1.055ns (76.507%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.841     1.649    design_1_i/BusController16_1/inst/Reset_
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.694 r  design_1_i/BusController16_1/inst/shared_addr[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.214     1.908    design_1_i/BusController16_1/inst/shared_addr[0]_INST_0_i_1_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.953 r  design_1_i/BusController16_1/inst/RegAddress[3]_i_5/O
                         net (fo=1, routed)           0.000     1.953    design_1_i/BusController16_1/inst/RegAddress[3]_i_5_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.023 r  design_1_i/BusController16_1/inst/RegAddress_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.023    design_1_i/BusController16_1/inst/RegAddress[0]
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.813     0.815    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[0]/C
                         clock pessimism              0.050     0.865    
                         clock uncertainty            0.290     1.155    
    SLICE_X41Y72         FDCE (Hold_fdce_C_D)         0.105     1.260    design_1_i/BusController16_1/inst/RegAddress_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/RegMode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.254ns (18.041%)  route 1.154ns (81.959%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.837     1.645    design_1_i/BusController16_1/inst/Reset_
    SLICE_X39Y75         LUT5 (Prop_lut5_I2_O)        0.045     1.690 r  design_1_i/BusController16_1/inst/RegMode[1]_i_2/O
                         net (fo=4, routed)           0.317     2.007    design_1_i/BusController16_1/inst/RegMode[1]_i_2_n_0
    SLICE_X38Y76         LUT5 (Prop_lut5_I3_O)        0.045     2.052 r  design_1_i/BusController16_1/inst/RegMode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.052    design_1_i/BusController16_1/inst/RegMode[0]_i_1_n_0
    SLICE_X38Y76         FDCE                                         r  design_1_i/BusController16_1/inst/RegMode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.811     0.813    design_1_i/BusController16_1/inst/Clk
    SLICE_X38Y76         FDCE                                         r  design_1_i/BusController16_1/inst/RegMode_reg[0]/C
                         clock pessimism              0.050     0.863    
                         clock uncertainty            0.290     1.153    
    SLICE_X38Y76         FDCE (Hold_fdce_C_D)         0.120     1.273    design_1_i/BusController16_1/inst/RegMode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.360ns (25.439%)  route 1.055ns (74.561%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.841     1.649    design_1_i/BusController16_1/inst/Reset_
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.694 r  design_1_i/BusController16_1/inst/shared_addr[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.214     1.908    design_1_i/BusController16_1/inst/shared_addr[0]_INST_0_i_1_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.953 r  design_1_i/BusController16_1/inst/RegAddress[3]_i_5/O
                         net (fo=1, routed)           0.000     1.953    design_1_i/BusController16_1/inst/RegAddress[3]_i_5_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.059 r  design_1_i/BusController16_1/inst/RegAddress_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.059    design_1_i/BusController16_1/inst/RegAddress[1]
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.813     0.815    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[1]/C
                         clock pessimism              0.050     0.865    
                         clock uncertainty            0.290     1.155    
    SLICE_X41Y72         FDCE (Hold_fdce_C_D)         0.105     1.260    design_1_i/BusController16_1/inst/RegAddress_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/RegMode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.254ns (18.182%)  route 1.143ns (81.818%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.837     1.645    design_1_i/BusController16_1/inst/Reset_
    SLICE_X39Y75         LUT5 (Prop_lut5_I2_O)        0.045     1.690 r  design_1_i/BusController16_1/inst/RegMode[1]_i_2/O
                         net (fo=4, routed)           0.106     1.796    design_1_i/BusController16_1/inst/RegMode[1]_i_2_n_0
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.045     1.841 r  design_1_i/BusController16_1/inst/RegMode[1]_i_1/O
                         net (fo=3, routed)           0.200     2.041    design_1_i/BusController16_1/inst/RegMode[1]_i_1_n_0
    SLICE_X39Y75         FDCE                                         r  design_1_i/BusController16_1/inst/RegMode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.810     0.812    design_1_i/BusController16_1/inst/Clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/BusController16_1/inst/RegMode_reg[1]/C
                         clock pessimism              0.050     0.862    
                         clock uncertainty            0.290     1.152    
    SLICE_X39Y75         FDCE (Hold_fdce_C_D)         0.070     1.222    design_1_i/BusController16_1/inst/RegMode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.400ns (27.489%)  route 1.055ns (72.511%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.841     1.649    design_1_i/BusController16_1/inst/Reset_
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.694 r  design_1_i/BusController16_1/inst/shared_addr[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.214     1.908    design_1_i/BusController16_1/inst/shared_addr[0]_INST_0_i_1_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.953 r  design_1_i/BusController16_1/inst/RegAddress[3]_i_5/O
                         net (fo=1, routed)           0.000     1.953    design_1_i/BusController16_1/inst/RegAddress[3]_i_5_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.099 r  design_1_i/BusController16_1/inst/RegAddress_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.099    design_1_i/BusController16_1/inst/RegAddress[2]
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.813     0.815    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[2]/C
                         clock pessimism              0.050     0.865    
                         clock uncertainty            0.290     1.155    
    SLICE_X41Y72         FDCE (Hold_fdce_C_D)         0.105     1.260    design_1_i/BusController16_1/inst/RegAddress_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.420ns (28.472%)  route 1.055ns (71.528%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.841     1.649    design_1_i/BusController16_1/inst/Reset_
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.694 r  design_1_i/BusController16_1/inst/shared_addr[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.214     1.908    design_1_i/BusController16_1/inst/shared_addr[0]_INST_0_i_1_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.953 r  design_1_i/BusController16_1/inst/RegAddress[3]_i_5/O
                         net (fo=1, routed)           0.000     1.953    design_1_i/BusController16_1/inst/RegAddress[3]_i_5_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.119 r  design_1_i/BusController16_1/inst/RegAddress_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.119    design_1_i/BusController16_1/inst/RegAddress[3]
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.813     0.815    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
                         clock pessimism              0.050     0.865    
                         clock uncertainty            0.290     1.155    
    SLICE_X41Y72         FDCE (Hold_fdce_C_D)         0.105     1.260    design_1_i/BusController16_1/inst/RegAddress_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/RegState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.254ns (16.845%)  route 1.254ns (83.155%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          1.025     1.833    design_1_i/BusController16_1/inst/Reset_
    SLICE_X38Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  design_1_i/BusController16_1/inst/RegState[3]_i_12/O
                         net (fo=1, routed)           0.229     2.107    design_1_i/BusController16_1/inst/RegState[3]_i_12_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I5_O)        0.045     2.152 r  design_1_i/BusController16_1/inst/RegState[3]_i_2/O
                         net (fo=1, routed)           0.000     2.152    design_1_i/BusController16_1/inst/RegState[3]_i_2_n_0
    SLICE_X38Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.811     0.813    design_1_i/BusController16_1/inst/Clk
    SLICE_X38Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
                         clock pessimism              0.050     0.863    
                         clock uncertainty            0.290     1.153    
    SLICE_X38Y73         FDCE (Hold_fdce_C_D)         0.120     1.273    design_1_i/BusController16_1/inst/RegState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.879    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.878%)  route 1.298ns (69.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.844     3.138    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X43Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.250    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X43Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.374 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.642     5.016    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0
    SLICE_X40Y97         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.480    12.659    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X40Y97         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X40Y97         FDPE (Recov_fdpe_C_PRE)     -0.359    12.275    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.878%)  route 1.298ns (69.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.844     3.138    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X43Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.250    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X43Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.374 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.642     5.016    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0
    SLICE_X40Y97         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.480    12.659    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X40Y97         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X40Y97         FDPE (Recov_fdpe_C_PRE)     -0.359    12.275    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.580ns (30.878%)  route 1.298ns (69.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.844     3.138    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X43Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.250    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X43Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.374 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.642     5.016    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0
    SLICE_X40Y97         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.480    12.659    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X40Y97         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X40Y97         FDPE (Recov_fdpe_C_PRE)     -0.359    12.275    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.359ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.456ns (22.530%)  route 1.568ns (77.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.652     2.946    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X44Y98         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          1.568     4.970    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X43Y99         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.480    12.659    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X43Y99         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    12.329    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  7.359    

Slack (MET) :             7.359ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.456ns (22.530%)  route 1.568ns (77.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.652     2.946    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X44Y98         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          1.568     4.970    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X43Y99         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.480    12.659    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X43Y99         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    12.329    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  7.359    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.642ns (32.209%)  route 1.351ns (67.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.841     3.135    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X46Y110        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.518     3.653 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     4.314    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X46Y110        LUT2 (Prop_lut2_I1_O)        0.124     4.438 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1/O
                         net (fo=2, routed)           0.690     5.128    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0
    SLICE_X47Y109        FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.650    12.829    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X47Y109        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.281    13.110    
                         clock uncertainty           -0.154    12.956    
    SLICE_X47Y109        FDPE (Recov_fdpe_C_PRE)     -0.359    12.597    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.642ns (32.209%)  route 1.351ns (67.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.841     3.135    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X46Y110        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.518     3.653 r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     4.314    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X46Y110        LUT2 (Prop_lut2_I1_O)        0.124     4.438 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1/O
                         net (fo=2, routed)           0.690     5.128    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0
    SLICE_X47Y109        FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.650    12.829    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X47Y109        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.281    13.110    
                         clock uncertainty           -0.154    12.956    
    SLICE_X47Y109        FDPE (Recov_fdpe_C_PRE)     -0.359    12.597    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.534ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.580ns (36.211%)  route 1.022ns (63.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.844     3.138    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.456     3.594 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.524     4.118    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X44Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.242 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3/O
                         net (fo=2, routed)           0.498     4.740    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0
    SLICE_X44Y98         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.479    12.658    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X44Y98         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X44Y98         FDPE (Recov_fdpe_C_PRE)     -0.359    12.274    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  7.534    

Slack (MET) :             7.534ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.580ns (36.211%)  route 1.022ns (63.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.844     3.138    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.456     3.594 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.524     4.118    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X44Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.242 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3/O
                         net (fo=2, routed)           0.498     4.740    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0
    SLICE_X44Y98         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.479    12.658    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X44Y98         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X44Y98         FDPE (Recov_fdpe_C_PRE)     -0.359    12.274    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  7.534    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.456ns (26.179%)  route 1.286ns (73.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.652     2.946    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X44Y98         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          1.286     4.688    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X40Y99         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.480    12.659    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/m_aclk
    SLICE_X40Y99         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X40Y99         FDCE (Recov_fdce_C_CLR)     -0.405    12.329    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  7.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.791%)  route 0.194ns (60.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.639     0.975    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X45Y100        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDPE (Prop_fdpe_C_Q)         0.128     1.103 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.194     1.297    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X45Y99         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X45Y99         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDPE (Remov_fdpe_C_PRE)     -0.149     1.007    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.791%)  route 0.194ns (60.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.639     0.975    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X45Y100        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDPE (Prop_fdpe_C_Q)         0.128     1.103 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.194     1.297    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X45Y99         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X45Y99         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDPE (Remov_fdpe_C_PRE)     -0.149     1.007    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.557     0.893    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X44Y98         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.167    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y98         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X42Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X42Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.557     0.893    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X44Y98         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.167    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y98         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X42Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X42Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.557     0.893    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X44Y98         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.167    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y98         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X42Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X42Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.557     0.893    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X44Y98         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.167    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y98         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X42Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X42Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.557     0.893    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X44Y98         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.167    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y98         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X42Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X42Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.557     0.893    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X44Y98         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.167    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y98         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X42Y98         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X42Y98         FDPE (Remov_fdpe_C_PRE)     -0.071     0.856    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.325%)  route 0.134ns (48.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.557     0.893    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X44Y98         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     1.167    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y98         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X42Y98         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X42Y98         FDPE (Remov_fdpe_C_PRE)     -0.071     0.856    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.658     0.994    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X55Y104        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.129     1.264    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X54Y103        FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.931     1.297    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X54Y103        FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.287     1.010    
    SLICE_X54Y103        FDCE (Remov_fdce_C_CLR)     -0.067     0.943    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.321    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       27.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.435ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.642ns (12.892%)  route 4.338ns (87.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 34.806 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.419     4.787    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/Reset_
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/RegCount16[1]_i_2/O
                         net (fo=63, routed)          1.919     6.830    design_1_i/BusController16_1/inst/UART16_n_0
    SLICE_X47Y80         FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.470    34.806    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X47Y80         FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[12]/C
                         clock pessimism              0.014    34.820    
                         clock uncertainty           -0.150    34.670    
    SLICE_X47Y80         FDCE (Recov_fdce_C_CLR)     -0.405    34.265    design_1_i/BusController16_1/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         34.265    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 27.435    

Slack (MET) :             27.573ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.642ns (13.261%)  route 4.199ns (86.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 34.806 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.419     4.787    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/Reset_
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/RegCount16[1]_i_2/O
                         net (fo=63, routed)          1.781     6.691    design_1_i/BusController16_1/inst/UART16_n_0
    SLICE_X47Y79         FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.470    34.806    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X47Y79         FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[10]/C
                         clock pessimism              0.014    34.820    
                         clock uncertainty           -0.150    34.670    
    SLICE_X47Y79         FDCE (Recov_fdce_C_CLR)     -0.405    34.265    design_1_i/BusController16_1/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         34.265    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 27.573    

Slack (MET) :             27.573ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.642ns (13.261%)  route 4.199ns (86.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 34.806 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.419     4.787    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/Reset_
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/RegCount16[1]_i_2/O
                         net (fo=63, routed)          1.781     6.691    design_1_i/BusController16_1/inst/UART16_n_0
    SLICE_X47Y79         FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.470    34.806    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X47Y79         FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[11]/C
                         clock pessimism              0.014    34.820    
                         clock uncertainty           -0.150    34.670    
    SLICE_X47Y79         FDCE (Recov_fdce_C_CLR)     -0.405    34.265    design_1_i/BusController16_1/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         34.265    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 27.573    

Slack (MET) :             27.573ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.642ns (13.261%)  route 4.199ns (86.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 34.806 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.419     4.787    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/Reset_
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/RegCount16[1]_i_2/O
                         net (fo=63, routed)          1.781     6.691    design_1_i/BusController16_1/inst/UART16_n_0
    SLICE_X47Y79         FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.470    34.806    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X47Y79         FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[8]/C
                         clock pessimism              0.014    34.820    
                         clock uncertainty           -0.150    34.670    
    SLICE_X47Y79         FDCE (Recov_fdce_C_CLR)     -0.405    34.265    design_1_i/BusController16_1/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         34.265    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 27.573    

Slack (MET) :             27.573ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.642ns (13.261%)  route 4.199ns (86.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 34.806 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.419     4.787    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/Reset_
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/RegCount16[1]_i_2/O
                         net (fo=63, routed)          1.781     6.691    design_1_i/BusController16_1/inst/UART16_n_0
    SLICE_X47Y79         FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.470    34.806    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X47Y79         FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[9]/C
                         clock pessimism              0.014    34.820    
                         clock uncertainty           -0.150    34.670    
    SLICE_X47Y79         FDCE (Recov_fdce_C_CLR)     -0.405    34.265    design_1_i/BusController16_1/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         34.265    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 27.573    

Slack (MET) :             27.577ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.642ns (13.274%)  route 4.195ns (86.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 34.805 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.419     4.787    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/Reset_
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/RegCount16[1]_i_2/O
                         net (fo=63, routed)          1.776     6.687    design_1_i/BusController16_1/inst/UART16_n_0
    SLICE_X47Y78         FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.469    34.805    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X47Y78         FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[4]/C
                         clock pessimism              0.014    34.819    
                         clock uncertainty           -0.150    34.669    
    SLICE_X47Y78         FDCE (Recov_fdce_C_CLR)     -0.405    34.264    design_1_i/BusController16_1/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         34.264    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                 27.577    

Slack (MET) :             27.577ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.642ns (13.274%)  route 4.195ns (86.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 34.805 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.419     4.787    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/Reset_
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/RegCount16[1]_i_2/O
                         net (fo=63, routed)          1.776     6.687    design_1_i/BusController16_1/inst/UART16_n_0
    SLICE_X47Y78         FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.469    34.805    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X47Y78         FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[5]/C
                         clock pessimism              0.014    34.819    
                         clock uncertainty           -0.150    34.669    
    SLICE_X47Y78         FDCE (Recov_fdce_C_CLR)     -0.405    34.264    design_1_i/BusController16_1/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         34.264    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                 27.577    

Slack (MET) :             27.577ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.642ns (13.274%)  route 4.195ns (86.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 34.805 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.419     4.787    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/Reset_
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/RegCount16[1]_i_2/O
                         net (fo=63, routed)          1.776     6.687    design_1_i/BusController16_1/inst/UART16_n_0
    SLICE_X47Y78         FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.469    34.805    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X47Y78         FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[6]/C
                         clock pessimism              0.014    34.819    
                         clock uncertainty           -0.150    34.669    
    SLICE_X47Y78         FDCE (Recov_fdce_C_CLR)     -0.405    34.264    design_1_i/BusController16_1/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         34.264    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                 27.577    

Slack (MET) :             27.577ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.642ns (13.274%)  route 4.195ns (86.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 34.805 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.419     4.787    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/Reset_
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/RegCount16[1]_i_2/O
                         net (fo=63, routed)          1.776     6.687    design_1_i/BusController16_1/inst/UART16_n_0
    SLICE_X47Y78         FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.469    34.805    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X47Y78         FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[7]/C
                         clock pessimism              0.014    34.819    
                         clock uncertainty           -0.150    34.669    
    SLICE_X47Y78         FDCE (Recov_fdce_C_CLR)     -0.405    34.264    design_1_i/BusController16_1/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         34.264    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                 27.577    

Slack (MET) :             27.713ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@33.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.642ns (13.665%)  route 4.056ns (86.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 34.803 - 33.333 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847     1.850    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518     2.368 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.419     4.787    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/Reset_
    SLICE_X36Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.911 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/SerialClockDivider/RegCount16[1]_i_2/O
                         net (fo=63, routed)          1.638     6.548    design_1_i/BusController16_1/inst/UART16_n_0
    SLICE_X47Y77         FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.467    34.803    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X47Y77         FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[0]/C
                         clock pessimism              0.014    34.817    
                         clock uncertainty           -0.150    34.667    
    SLICE_X47Y77         FDCE (Recov_fdce_C_CLR)     -0.405    34.262    design_1_i/BusController16_1/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         34.262    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                 27.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.778%)  route 0.186ns (59.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.559     0.561    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X41Y99         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDPE (Prop_fdpe_C_Q)         0.128     0.689 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.186     0.875    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X40Y100        FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.913     0.915    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y100        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.005     0.910    
    SLICE_X40Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     0.761    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.912%)  route 0.195ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.641     0.643    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X39Y101        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDPE (Prop_fdpe_C_Q)         0.141     0.784 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.195     0.980    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y98         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.827     0.829    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/s_aclk
    SLICE_X38Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X38Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.757    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.912%)  route 0.195ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.641     0.643    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X39Y101        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDPE (Prop_fdpe_C_Q)         0.141     0.784 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.195     0.980    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y98         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.827     0.829    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/s_aclk
    SLICE_X38Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X38Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.757    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.912%)  route 0.195ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.641     0.643    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X39Y101        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDPE (Prop_fdpe_C_Q)         0.141     0.784 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.195     0.980    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y98         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.827     0.829    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/s_aclk
    SLICE_X38Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X38Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.757    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.912%)  route 0.195ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.641     0.643    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X39Y101        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDPE (Prop_fdpe_C_Q)         0.141     0.784 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.195     0.980    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y98         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.827     0.829    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X38Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X38Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.757    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.912%)  route 0.195ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.641     0.643    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X39Y101        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDPE (Prop_fdpe_C_Q)         0.141     0.784 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.195     0.980    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X39Y98         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.827     0.829    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/s_aclk
    SLICE_X39Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X39Y98         FDCE (Remov_fdce_C_CLR)     -0.092     0.732    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.912%)  route 0.195ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.641     0.643    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X39Y101        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDPE (Prop_fdpe_C_Q)         0.141     0.784 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.195     0.980    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X39Y98         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.827     0.829    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/s_aclk
    SLICE_X39Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X39Y98         FDCE (Remov_fdce_C_CLR)     -0.092     0.732    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.912%)  route 0.195ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.641     0.643    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X39Y101        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDPE (Prop_fdpe_C_Q)         0.141     0.784 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.195     0.980    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X39Y98         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.827     0.829    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/s_aclk
    SLICE_X39Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X39Y98         FDCE (Remov_fdce_C_CLR)     -0.092     0.732    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.912%)  route 0.195ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.641     0.643    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X39Y101        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDPE (Prop_fdpe_C_Q)         0.141     0.784 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.195     0.980    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X39Y98         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.827     0.829    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X39Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X39Y98         FDCE (Remov_fdce_C_CLR)     -0.092     0.732    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.912%)  route 0.195ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.641     0.643    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X39Y101        FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDPE (Prop_fdpe_C_Q)         0.141     0.784 f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.195     0.980    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X39Y98         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.827     0.829    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X39Y98         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X39Y98         FDCE (Remov_fdce_C_CLR)     -0.092     0.732    design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.721ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        12.363ns  (logic 3.259ns (26.360%)  route 9.104ns (73.640%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 68.136 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.602 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738    43.340    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306    43.646 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829    44.475    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    44.599 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    45.266    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.390 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    46.155    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    46.279 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    46.757    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    46.881 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.666    47.547    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X33Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.467    68.136    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]/C
                         clock pessimism             -0.174    67.962    
                         clock uncertainty           -0.290    67.673    
    SLICE_X33Y76         FDCE (Recov_fdce_C_CLR)     -0.405    67.268    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]
  -------------------------------------------------------------------
                         required time                         67.268    
                         arrival time                         -47.547    
  -------------------------------------------------------------------
                         slack                                 19.721    

Slack (MET) :             19.721ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        12.363ns  (logic 3.259ns (26.360%)  route 9.104ns (73.640%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 68.136 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.602 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738    43.340    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306    43.646 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829    44.475    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    44.599 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    45.266    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.390 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    46.155    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    46.279 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    46.757    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    46.881 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.666    47.547    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X33Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.467    68.136    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[3]/C
                         clock pessimism             -0.174    67.962    
                         clock uncertainty           -0.290    67.673    
    SLICE_X33Y76         FDCE (Recov_fdce_C_CLR)     -0.405    67.268    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[3]
  -------------------------------------------------------------------
                         required time                         67.268    
                         arrival time                         -47.547    
  -------------------------------------------------------------------
                         slack                                 19.721    

Slack (MET) :             19.721ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        12.363ns  (logic 3.259ns (26.360%)  route 9.104ns (73.640%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 68.136 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.602 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738    43.340    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306    43.646 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829    44.475    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    44.599 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    45.266    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.390 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    46.155    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    46.279 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    46.757    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    46.881 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.666    47.547    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X33Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.467    68.136    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[4]/C
                         clock pessimism             -0.174    67.962    
                         clock uncertainty           -0.290    67.673    
    SLICE_X33Y76         FDCE (Recov_fdce_C_CLR)     -0.405    67.268    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[4]
  -------------------------------------------------------------------
                         required time                         67.268    
                         arrival time                         -47.547    
  -------------------------------------------------------------------
                         slack                                 19.721    

Slack (MET) :             19.765ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        12.363ns  (logic 3.259ns (26.360%)  route 9.104ns (73.640%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 68.136 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.602 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738    43.340    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306    43.646 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829    44.475    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    44.599 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    45.266    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.390 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    46.155    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    46.279 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    46.757    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    46.881 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.666    47.547    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X32Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.467    68.136    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X32Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[2]/C
                         clock pessimism             -0.174    67.962    
                         clock uncertainty           -0.290    67.673    
    SLICE_X32Y76         FDCE (Recov_fdce_C_CLR)     -0.361    67.312    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[2]
  -------------------------------------------------------------------
                         required time                         67.312    
                         arrival time                         -47.547    
  -------------------------------------------------------------------
                         slack                                 19.765    

Slack (MET) :             19.807ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        12.363ns  (logic 3.259ns (26.360%)  route 9.104ns (73.640%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 68.136 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.602 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738    43.340    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306    43.646 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829    44.475    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    44.599 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    45.266    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.390 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    46.155    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    46.279 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    46.757    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    46.881 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.666    47.547    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X32Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.467    68.136    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X32Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/C
                         clock pessimism             -0.174    67.962    
                         clock uncertainty           -0.290    67.673    
    SLICE_X32Y76         FDCE (Recov_fdce_C_CLR)     -0.319    67.354    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]
  -------------------------------------------------------------------
                         required time                         67.354    
                         arrival time                         -47.547    
  -------------------------------------------------------------------
                         slack                                 19.807    

Slack (MET) :             19.809ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        12.277ns  (logic 3.259ns (26.546%)  route 9.018ns (73.454%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 68.137 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.602 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738    43.340    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306    43.646 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829    44.475    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    44.599 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    45.266    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.390 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    46.155    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    46.279 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    46.757    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    46.881 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.579    47.460    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X33Y77         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.468    68.137    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y77         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[3]/C
                         clock pessimism             -0.174    67.963    
                         clock uncertainty           -0.290    67.674    
    SLICE_X33Y77         FDCE (Recov_fdce_C_CLR)     -0.405    67.269    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[3]
  -------------------------------------------------------------------
                         required time                         67.269    
                         arrival time                         -47.460    
  -------------------------------------------------------------------
                         slack                                 19.809    

Slack (MET) :             19.809ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        12.277ns  (logic 3.259ns (26.546%)  route 9.018ns (73.454%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 68.137 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.602 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738    43.340    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306    43.646 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829    44.475    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    44.599 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    45.266    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.390 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    46.155    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    46.279 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    46.757    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    46.881 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.579    47.460    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X33Y77         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.468    68.137    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y77         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[4]/C
                         clock pessimism             -0.174    67.963    
                         clock uncertainty           -0.290    67.674    
    SLICE_X33Y77         FDCE (Recov_fdce_C_CLR)     -0.405    67.269    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[4]
  -------------------------------------------------------------------
                         required time                         67.269    
                         arrival time                         -47.460    
  -------------------------------------------------------------------
                         slack                                 19.809    

Slack (MET) :             19.853ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        12.277ns  (logic 3.259ns (26.546%)  route 9.018ns (73.454%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 68.137 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.602 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738    43.340    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306    43.646 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829    44.475    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    44.599 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    45.266    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.390 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    46.155    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    46.279 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    46.757    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    46.881 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.579    47.460    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X32Y77         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.468    68.137    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X32Y77         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[2]/C
                         clock pessimism             -0.174    67.963    
                         clock uncertainty           -0.290    67.674    
    SLICE_X32Y77         FDCE (Recov_fdce_C_CLR)     -0.361    67.313    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[2]
  -------------------------------------------------------------------
                         required time                         67.313    
                         arrival time                         -47.460    
  -------------------------------------------------------------------
                         slack                                 19.853    

Slack (MET) :             19.855ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        12.228ns  (logic 3.259ns (26.651%)  route 8.969ns (73.349%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 68.135 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.602 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738    43.340    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306    43.646 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829    44.475    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    44.599 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    45.266    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.390 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    46.155    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    46.279 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    46.757    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    46.881 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.531    47.412    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/AR[0]
    SLICE_X35Y75         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.466    68.135    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/Clk
    SLICE_X35Y75         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[0]/C
                         clock pessimism             -0.174    67.961    
                         clock uncertainty           -0.290    67.672    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405    67.267    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[0]
  -------------------------------------------------------------------
                         required time                         67.267    
                         arrival time                         -47.412    
  -------------------------------------------------------------------
                         slack                                 19.855    

Slack (MET) :             19.855ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        12.228ns  (logic 3.259ns (26.651%)  route 8.969ns (73.349%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 68.135 - 66.667 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 35.183 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    35.139    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    31.346 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    33.235    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        1.847    35.183    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.518    35.701 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          2.182    37.883    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    38.007 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968    38.975    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124    39.099 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593    39.692    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124    39.816 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714    40.530    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    40.654 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496    41.150    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    41.274 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    41.274    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.824 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.824    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.938    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.052 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009    42.061    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.175 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.175    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.289 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.289    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.602 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738    43.340    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306    43.646 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829    44.475    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124    44.599 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    45.266    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.390 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    46.155    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    46.279 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    46.757    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    46.881 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.531    47.412    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/AR[0]
    SLICE_X35Y75         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.466    68.135    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/Clk
    SLICE_X35Y75         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[1]/C
                         clock pessimism             -0.174    67.961    
                         clock uncertainty           -0.290    67.672    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405    67.267    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[1]
  -------------------------------------------------------------------
                         required time                         67.267    
                         arrival time                         -47.412    
  -------------------------------------------------------------------
                         slack                                 19.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.209ns (18.056%)  route 0.949ns (81.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.701     1.509    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.554 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.248     1.802    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/AR[0]
    SLICE_X38Y79         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.815     0.817    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Clk
    SLICE_X38Y79         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[0]/C
                         clock pessimism              0.050     0.867    
                         clock uncertainty            0.290     1.157    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.090    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.209ns (18.056%)  route 0.949ns (81.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.701     1.509    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.554 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.248     1.802    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/AR[0]
    SLICE_X38Y79         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.815     0.817    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Clk
    SLICE_X38Y79         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[1]/C
                         clock pessimism              0.050     0.867    
                         clock uncertainty            0.290     1.157    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.090    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.209ns (18.056%)  route 0.949ns (81.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.701     1.509    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.554 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.248     1.802    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/AR[0]
    SLICE_X38Y79         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.815     0.817    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Clk
    SLICE_X38Y79         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[2]/C
                         clock pessimism              0.050     0.867    
                         clock uncertainty            0.290     1.157    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.090    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.209ns (18.056%)  route 0.949ns (81.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.701     1.509    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.554 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.248     1.802    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/AR[0]
    SLICE_X38Y79         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.815     0.817    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Clk
    SLICE_X38Y79         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[3]/C
                         clock pessimism              0.050     0.867    
                         clock uncertainty            0.290     1.157    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.090    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.209ns (18.056%)  route 0.949ns (81.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.701     1.509    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.554 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.248     1.802    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/AR[0]
    SLICE_X38Y79         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.815     0.817    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Clk
    SLICE_X38Y79         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[4]/C
                         clock pessimism              0.050     0.867    
                         clock uncertainty            0.290     1.157    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.090    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.209ns (18.465%)  route 0.923ns (81.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.701     1.509    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.554 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.222     1.776    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/AR[0]
    SLICE_X35Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.812     0.814    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/Clk
    SLICE_X35Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[0]/C
                         clock pessimism              0.050     0.864    
                         clock uncertainty            0.290     1.154    
    SLICE_X35Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.209ns (18.465%)  route 0.923ns (81.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.701     1.509    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.554 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.222     1.776    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/AR[0]
    SLICE_X35Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.812     0.814    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/Clk
    SLICE_X35Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[1]/C
                         clock pessimism              0.050     0.864    
                         clock uncertainty            0.290     1.154    
    SLICE_X35Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.209ns (18.465%)  route 0.923ns (81.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.701     1.509    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.554 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.222     1.776    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/AR[0]
    SLICE_X35Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.812     0.814    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/Clk
    SLICE_X35Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[2]/C
                         clock pessimism              0.050     0.864    
                         clock uncertainty            0.290     1.154    
    SLICE_X35Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.209ns (18.465%)  route 0.923ns (81.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.701     1.509    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.554 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.222     1.776    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/AR[0]
    SLICE_X35Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.812     0.814    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/Clk
    SLICE_X35Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[0]/C
                         clock pessimism              0.050     0.864    
                         clock uncertainty            0.290     1.154    
    SLICE_X35Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegGetP_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.209ns (18.056%)  route 0.949ns (81.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=3494, routed)        0.642     0.644    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y105        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDSE (Prop_fdse_C_Q)         0.164     0.808 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=24, routed)          0.701     1.509    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Reset_
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.554 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.248     1.802    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/AR[0]
    SLICE_X39Y79         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegGetP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.815     0.817    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Clk
    SLICE_X39Y79         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegGetP_reg[0]/C
                         clock pessimism              0.050     0.867    
                         clock uncertainty            0.290     1.157    
    SLICE_X39Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegGetP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.737    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       54.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.829ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.207ns  (logic 3.197ns (28.527%)  route 8.010ns (71.473%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 68.136 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.902 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738     8.640    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306     8.946 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829     9.776    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124     9.900 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    10.566    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.690 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    11.455    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.579 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    12.057    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    12.181 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.666    12.847    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X33Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.467    68.136    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]/C
                         clock pessimism              0.114    68.251    
                         clock uncertainty           -0.170    68.081    
    SLICE_X33Y76         FDCE (Recov_fdce_C_CLR)     -0.405    67.676    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[1]
  -------------------------------------------------------------------
                         required time                         67.676    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                 54.829    

Slack (MET) :             54.829ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.207ns  (logic 3.197ns (28.527%)  route 8.010ns (71.473%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 68.136 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.902 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738     8.640    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306     8.946 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829     9.776    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124     9.900 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    10.566    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.690 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    11.455    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.579 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    12.057    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    12.181 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.666    12.847    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X33Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.467    68.136    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[3]/C
                         clock pessimism              0.114    68.251    
                         clock uncertainty           -0.170    68.081    
    SLICE_X33Y76         FDCE (Recov_fdce_C_CLR)     -0.405    67.676    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[3]
  -------------------------------------------------------------------
                         required time                         67.676    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                 54.829    

Slack (MET) :             54.829ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.207ns  (logic 3.197ns (28.527%)  route 8.010ns (71.473%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 68.136 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.902 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738     8.640    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306     8.946 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829     9.776    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124     9.900 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    10.566    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.690 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    11.455    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.579 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    12.057    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    12.181 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.666    12.847    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X33Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.467    68.136    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[4]/C
                         clock pessimism              0.114    68.251    
                         clock uncertainty           -0.170    68.081    
    SLICE_X33Y76         FDCE (Recov_fdce_C_CLR)     -0.405    67.676    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[4]
  -------------------------------------------------------------------
                         required time                         67.676    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                 54.829    

Slack (MET) :             54.873ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.207ns  (logic 3.197ns (28.527%)  route 8.010ns (71.473%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 68.136 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.902 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738     8.640    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306     8.946 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829     9.776    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124     9.900 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    10.566    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.690 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    11.455    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.579 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    12.057    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    12.181 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.666    12.847    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X32Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.467    68.136    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X32Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[2]/C
                         clock pessimism              0.114    68.251    
                         clock uncertainty           -0.170    68.081    
    SLICE_X32Y76         FDCE (Recov_fdce_C_CLR)     -0.361    67.720    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[2]
  -------------------------------------------------------------------
                         required time                         67.720    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                 54.873    

Slack (MET) :             54.915ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.207ns  (logic 3.197ns (28.527%)  route 8.010ns (71.473%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 68.136 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.902 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738     8.640    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306     8.946 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829     9.776    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124     9.900 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    10.566    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.690 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    11.455    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.579 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    12.057    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    12.181 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.666    12.847    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X32Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.467    68.136    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X32Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]/C
                         clock pessimism              0.114    68.251    
                         clock uncertainty           -0.170    68.081    
    SLICE_X32Y76         FDCE (Recov_fdce_C_CLR)     -0.319    67.762    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]
  -------------------------------------------------------------------
                         required time                         67.762    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                 54.915    

Slack (MET) :             54.917ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 3.197ns (28.749%)  route 7.923ns (71.251%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 68.137 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.902 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738     8.640    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306     8.946 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829     9.776    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124     9.900 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    10.566    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.690 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    11.455    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.579 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    12.057    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    12.181 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.579    12.760    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X33Y77         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.468    68.137    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y77         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[3]/C
                         clock pessimism              0.114    68.252    
                         clock uncertainty           -0.170    68.082    
    SLICE_X33Y77         FDCE (Recov_fdce_C_CLR)     -0.405    67.677    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[3]
  -------------------------------------------------------------------
                         required time                         67.677    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                 54.917    

Slack (MET) :             54.917ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 3.197ns (28.749%)  route 7.923ns (71.251%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 68.137 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.902 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738     8.640    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306     8.946 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829     9.776    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124     9.900 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    10.566    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.690 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    11.455    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.579 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    12.057    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    12.181 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.579    12.760    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X33Y77         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.468    68.137    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X33Y77         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[4]/C
                         clock pessimism              0.114    68.252    
                         clock uncertainty           -0.170    68.082    
    SLICE_X33Y77         FDCE (Recov_fdce_C_CLR)     -0.405    67.677    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[4]
  -------------------------------------------------------------------
                         required time                         67.677    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                 54.917    

Slack (MET) :             54.961ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.120ns  (logic 3.197ns (28.749%)  route 7.923ns (71.251%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 68.137 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.902 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738     8.640    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306     8.946 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829     9.776    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124     9.900 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    10.566    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.690 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    11.455    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.579 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    12.057    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    12.181 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.579    12.760    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/AR[0]
    SLICE_X32Y77         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.468    68.137    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Clk
    SLICE_X32Y77         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[2]/C
                         clock pessimism              0.114    68.252    
                         clock uncertainty           -0.170    68.082    
    SLICE_X32Y77         FDCE (Recov_fdce_C_CLR)     -0.361    67.721    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegGetP_reg[2]
  -------------------------------------------------------------------
                         required time                         67.721    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                 54.961    

Slack (MET) :             54.963ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.072ns  (logic 3.197ns (28.875%)  route 7.875ns (71.125%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 68.135 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.902 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738     8.640    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306     8.946 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829     9.776    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124     9.900 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    10.566    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.690 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    11.455    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.579 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    12.057    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    12.181 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.531    12.712    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/AR[0]
    SLICE_X35Y75         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.466    68.135    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/Clk
    SLICE_X35Y75         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[0]/C
                         clock pessimism              0.114    68.250    
                         clock uncertainty           -0.170    68.080    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405    67.675    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[0]
  -------------------------------------------------------------------
                         required time                         67.675    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                 54.963    

Slack (MET) :             54.963ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@66.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.072ns  (logic 3.197ns (28.875%)  route 7.875ns (71.125%))
  Logic Levels:           16  (CARRY4=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 68.135 - 66.667 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.637     1.640    design_1_i/BusController16_1/inst/Clk
    SLICE_X37Y73         FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.456     2.096 f  design_1_i/BusController16_1/inst/RegState_reg[1]/Q
                         net (fo=24, routed)          1.087     3.183    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegState_reg[3]_0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.307 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0_i_1/O
                         net (fo=66, routed)          0.968     4.275    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.124     4.399 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[31]_INST_0/O
                         net (fo=3, routed)           0.593     4.992    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[6]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.116 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/rom_OEn_INST_0_i_2/O
                         net (fo=24, routed)          0.714     5.830    design_1_i/BusController16_1/inst/UART16_n_29
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.496     6.450    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_6_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.574    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    design_1_i/BusController16_1/inst/shared_addr[3]_INST_0_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    design_1_i/BusController16_1/inst/shared_addr[7]_INST_0_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.361    design_1_i/BusController16_1/inst/shared_addr[11]_INST_0_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.475    design_1_i/BusController16_1/inst/shared_addr[15]_INST_0_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.589    design_1_i/BusController16_1/inst/shared_addr[19]_INST_0_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.902 r  design_1_i/BusController16_1/inst/shared_addr[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.738     8.640    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Address_01[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.306     8.946 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/shared_addr[23]_INST_0/O
                         net (fo=6, routed)           0.829     9.776    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X43Y78         LUT4 (Prop_lut4_I1_O)        0.124     9.900 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12/O
                         net (fo=1, routed)           0.667    10.566    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_12_n_0
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.690 r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/InD[15]_INST_0_i_7/O
                         net (fo=5, routed)           0.765    11.455    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegAddress_reg[16]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.579 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_5/O
                         net (fo=4, routed)           0.477    12.057    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegPutP_reg[0]_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I0_O)        0.124    12.181 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/RegTxState[3]_i_3/O
                         net (fo=19, routed)          0.531    12.712    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/AR[0]
    SLICE_X35Y75         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         1.466    68.135    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/Clk
    SLICE_X35Y75         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[1]/C
                         clock pessimism              0.114    68.250    
                         clock uncertainty           -0.170    68.080    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405    67.675    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxSerialUnit/RegTxState_reg[1]
  -------------------------------------------------------------------
                         required time                         67.675    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                 54.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.231ns (18.382%)  route 1.026ns (81.618%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.141     0.691 f  design_1_i/BusController16_1/inst/RegAddress_reg[3]/Q
                         net (fo=3, routed)           0.374     1.065    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Q[0]
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.110 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/shared_addr[3]_INST_0/O
                         net (fo=21, routed)          0.404     1.513    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegAddress_reg[3]
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.045     1.558 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.248     1.806    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/AR[0]
    SLICE_X38Y79         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.815     0.817    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Clk
    SLICE_X38Y79         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[0]/C
                         clock pessimism             -0.234     0.583    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.516    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.231ns (18.382%)  route 1.026ns (81.618%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.141     0.691 f  design_1_i/BusController16_1/inst/RegAddress_reg[3]/Q
                         net (fo=3, routed)           0.374     1.065    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Q[0]
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.110 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/shared_addr[3]_INST_0/O
                         net (fo=21, routed)          0.404     1.513    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegAddress_reg[3]
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.045     1.558 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.248     1.806    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/AR[0]
    SLICE_X38Y79         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.815     0.817    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Clk
    SLICE_X38Y79         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[1]/C
                         clock pessimism             -0.234     0.583    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.516    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.231ns (18.382%)  route 1.026ns (81.618%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.141     0.691 f  design_1_i/BusController16_1/inst/RegAddress_reg[3]/Q
                         net (fo=3, routed)           0.374     1.065    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Q[0]
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.110 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/shared_addr[3]_INST_0/O
                         net (fo=21, routed)          0.404     1.513    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegAddress_reg[3]
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.045     1.558 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.248     1.806    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/AR[0]
    SLICE_X38Y79         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.815     0.817    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Clk
    SLICE_X38Y79         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[2]/C
                         clock pessimism             -0.234     0.583    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.516    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.231ns (18.382%)  route 1.026ns (81.618%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.141     0.691 f  design_1_i/BusController16_1/inst/RegAddress_reg[3]/Q
                         net (fo=3, routed)           0.374     1.065    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Q[0]
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.110 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/shared_addr[3]_INST_0/O
                         net (fo=21, routed)          0.404     1.513    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegAddress_reg[3]
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.045     1.558 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.248     1.806    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/AR[0]
    SLICE_X38Y79         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.815     0.817    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Clk
    SLICE_X38Y79         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[3]/C
                         clock pessimism             -0.234     0.583    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.516    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.231ns (18.382%)  route 1.026ns (81.618%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.141     0.691 f  design_1_i/BusController16_1/inst/RegAddress_reg[3]/Q
                         net (fo=3, routed)           0.374     1.065    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Q[0]
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.110 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/shared_addr[3]_INST_0/O
                         net (fo=21, routed)          0.404     1.513    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegAddress_reg[3]
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.045     1.558 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.248     1.806    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/AR[0]
    SLICE_X38Y79         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.815     0.817    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Clk
    SLICE_X38Y79         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[4]/C
                         clock pessimism             -0.234     0.583    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.516    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegPutP_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.231ns (18.765%)  route 1.000ns (81.235%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.141     0.691 f  design_1_i/BusController16_1/inst/RegAddress_reg[3]/Q
                         net (fo=3, routed)           0.374     1.065    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Q[0]
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.110 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/shared_addr[3]_INST_0/O
                         net (fo=21, routed)          0.404     1.513    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegAddress_reg[3]
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.045     1.558 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.222     1.781    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/AR[0]
    SLICE_X35Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.812     0.814    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/Clk
    SLICE_X35Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[0]/C
                         clock pessimism             -0.234     0.580    
    SLICE_X35Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.488    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.231ns (18.765%)  route 1.000ns (81.235%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.141     0.691 f  design_1_i/BusController16_1/inst/RegAddress_reg[3]/Q
                         net (fo=3, routed)           0.374     1.065    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Q[0]
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.110 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/shared_addr[3]_INST_0/O
                         net (fo=21, routed)          0.404     1.513    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegAddress_reg[3]
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.045     1.558 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.222     1.781    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/AR[0]
    SLICE_X35Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.812     0.814    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/Clk
    SLICE_X35Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[1]/C
                         clock pessimism             -0.234     0.580    
    SLICE_X35Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.488    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.231ns (18.765%)  route 1.000ns (81.235%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.141     0.691 f  design_1_i/BusController16_1/inst/RegAddress_reg[3]/Q
                         net (fo=3, routed)           0.374     1.065    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Q[0]
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.110 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/shared_addr[3]_INST_0/O
                         net (fo=21, routed)          0.404     1.513    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegAddress_reg[3]
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.045     1.558 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.222     1.781    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/AR[0]
    SLICE_X35Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.812     0.814    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/Clk
    SLICE_X35Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[2]/C
                         clock pessimism             -0.234     0.580    
    SLICE_X35Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.488    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegBits_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.231ns (18.765%)  route 1.000ns (81.235%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.141     0.691 f  design_1_i/BusController16_1/inst/RegAddress_reg[3]/Q
                         net (fo=3, routed)           0.374     1.065    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Q[0]
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.110 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/shared_addr[3]_INST_0/O
                         net (fo=21, routed)          0.404     1.513    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegAddress_reg[3]
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.045     1.558 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.222     1.781    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/AR[0]
    SLICE_X35Y76         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.812     0.814    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/Clk
    SLICE_X35Y76         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[0]/C
                         clock pessimism             -0.234     0.580    
    SLICE_X35Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.488    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxSerialUnit/RegState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegGetP_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.231ns (18.382%)  route 1.026ns (81.618%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.548     0.550    design_1_i/BusController16_1/inst/Clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.141     0.691 f  design_1_i/BusController16_1/inst/RegAddress_reg[3]/Q
                         net (fo=3, routed)           0.374     1.065    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/Q[0]
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.110 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/TxFIFOUnit/shared_addr[3]_INST_0/O
                         net (fo=21, routed)          0.404     1.513    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegAddress_reg[3]
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.045     1.558 f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegCount[3]_i_3/O
                         net (fo=21, routed)          0.248     1.806    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/AR[0]
    SLICE_X39Y79         FDCE                                         f  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegGetP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=130, routed)         0.815     0.817    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/Clk
    SLICE_X39Y79         FDCE                                         r  design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegGetP_reg[0]/C
                         clock pessimism             -0.234     0.583    
    SLICE_X39Y79         FDCE (Remov_fdce_C_CLR)     -0.092     0.491    design_1_i/BusController16_1/inst/UART16/MyUARTLite16/RxFIFOUnit/RegGetP_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  1.316    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.828ns (18.190%)  route 3.724ns (81.810%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 33.538 - 30.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.706     4.112    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456     4.568 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.885     5.453    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.577 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.844     6.421    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.545 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.975     7.520    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X59Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.644 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.020     8.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X50Y81         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.459    33.538    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X50Y81         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.441    33.979    
                         clock uncertainty           -0.035    33.944    
    SLICE_X50Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    33.583    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         33.583    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 24.919    

Slack (MET) :             24.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.828ns (18.190%)  route 3.724ns (81.810%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.538ns = ( 33.538 - 30.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.706     4.112    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456     4.568 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.885     5.453    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.577 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.844     6.421    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.545 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.975     7.520    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X59Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.644 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.020     8.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X50Y81         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.459    33.538    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X50Y81         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.441    33.979    
                         clock uncertainty           -0.035    33.944    
    SLICE_X50Y81         FDPE (Recov_fdpe_C_PRE)     -0.319    33.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         33.625    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 24.961    

Slack (MET) :             25.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.828ns (18.679%)  route 3.605ns (81.321%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 33.608 - 30.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.706     4.112    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456     4.568 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.885     5.453    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.577 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.844     6.421    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.545 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.975     7.520    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X59Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.644 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.901     8.545    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X57Y80         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.529    33.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X57Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.441    34.049    
                         clock uncertainty           -0.035    34.014    
    SLICE_X57Y80         FDCE (Recov_fdce_C_CLR)     -0.405    33.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         33.609    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                 25.064    

Slack (MET) :             25.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.828ns (18.679%)  route 3.605ns (81.321%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 33.608 - 30.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.706     4.112    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456     4.568 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.885     5.453    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.577 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.844     6.421    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.545 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.975     7.520    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X59Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.644 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.901     8.545    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X57Y80         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.529    33.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X57Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism              0.441    34.049    
                         clock uncertainty           -0.035    34.014    
    SLICE_X57Y80         FDCE (Recov_fdce_C_CLR)     -0.405    33.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         33.609    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                 25.064    

Slack (MET) :             25.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.828ns (18.679%)  route 3.605ns (81.321%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 33.608 - 30.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.706     4.112    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456     4.568 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.885     5.453    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.577 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.844     6.421    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.545 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.975     7.520    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X59Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.644 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.901     8.545    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X57Y80         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.529    33.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X57Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.441    34.049    
                         clock uncertainty           -0.035    34.014    
    SLICE_X57Y80         FDCE (Recov_fdce_C_CLR)     -0.405    33.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         33.609    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                 25.064    

Slack (MET) :             25.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.828ns (18.679%)  route 3.605ns (81.321%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 33.608 - 30.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.706     4.112    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456     4.568 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.885     5.453    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.577 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.844     6.421    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.545 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.975     7.520    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X59Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.644 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.901     8.545    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X57Y80         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.529    33.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X57Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                         clock pessimism              0.441    34.049    
                         clock uncertainty           -0.035    34.014    
    SLICE_X57Y80         FDCE (Recov_fdce_C_CLR)     -0.405    33.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         33.609    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                 25.064    

Slack (MET) :             25.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.828ns (18.679%)  route 3.605ns (81.321%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 33.608 - 30.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.706     4.112    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456     4.568 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.885     5.453    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.577 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.844     6.421    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.545 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.975     7.520    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X59Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.644 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.901     8.545    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X57Y80         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.529    33.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X57Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                         clock pessimism              0.441    34.049    
                         clock uncertainty           -0.035    34.014    
    SLICE_X57Y80         FDCE (Recov_fdce_C_CLR)     -0.405    33.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         33.609    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                 25.064    

Slack (MET) :             25.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.828ns (18.679%)  route 3.605ns (81.321%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 33.608 - 30.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.706     4.112    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456     4.568 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.885     5.453    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.577 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.844     6.421    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.545 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.975     7.520    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X59Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.644 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.901     8.545    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X57Y80         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.529    33.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X57Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C
                         clock pessimism              0.441    34.049    
                         clock uncertainty           -0.035    34.014    
    SLICE_X57Y80         FDCE (Recov_fdce_C_CLR)     -0.405    33.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         33.609    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                 25.064    

Slack (MET) :             25.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.828ns (18.679%)  route 3.605ns (81.321%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 33.608 - 30.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.706     4.112    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456     4.568 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.885     5.453    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.577 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.844     6.421    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.545 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.975     7.520    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X59Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.644 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.901     8.545    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X57Y80         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.529    33.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X57Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/C
                         clock pessimism              0.441    34.049    
                         clock uncertainty           -0.035    34.014    
    SLICE_X57Y80         FDCE (Recov_fdce_C_CLR)     -0.405    33.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         33.609    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                 25.064    

Slack (MET) :             25.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.828ns (18.679%)  route 3.605ns (81.321%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 33.608 - 30.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.305     2.305    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.406 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.706     4.112    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X64Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.456     4.568 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.885     5.453    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I4_O)        0.124     5.577 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.844     6.421    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.545 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.975     7.520    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X59Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.644 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.901     8.545    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X57Y80         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.988    31.988    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.079 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.529    33.608    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X57Y80         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C
                         clock pessimism              0.441    34.049    
                         clock uncertainty           -0.035    34.014    
    SLICE_X57Y80         FDCE (Recov_fdce_C_CLR)     -0.405    33.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         33.609    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                 25.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.093%)  route 0.202ns (58.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.572     1.614    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X55Y82         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.755 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.202     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X56Y82         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.841     2.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X56Y82         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.373     1.649    
    SLICE_X56Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.557    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.138%)  route 0.170ns (50.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.571     1.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X66Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.777 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.946    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X65Y76         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.835     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.392     1.624    
    SLICE_X65Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.138%)  route 0.170ns (50.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.571     1.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X66Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.777 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.946    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X65Y76         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.835     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.392     1.624    
    SLICE_X65Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.138%)  route 0.170ns (50.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.571     1.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X66Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.777 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.946    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X65Y76         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.835     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.392     1.624    
    SLICE_X65Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.138%)  route 0.170ns (50.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.571     1.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X66Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.777 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.946    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X65Y76         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.835     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.392     1.624    
    SLICE_X65Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.138%)  route 0.170ns (50.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.571     1.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X66Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.777 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.946    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X65Y76         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.835     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.392     1.624    
    SLICE_X65Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.138%)  route 0.170ns (50.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.571     1.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X66Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.777 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     1.946    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X65Y76         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.835     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X65Y76         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.392     1.624    
    SLICE_X65Y76         FDPE (Remov_fdpe_C_PRE)     -0.095     1.529    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.351%)  route 0.182ns (52.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.571     1.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X66Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.777 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.182     1.959    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X67Y76         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.835     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X67Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.392     1.624    
    SLICE_X67Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.351%)  route 0.182ns (52.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.571     1.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X66Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.777 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.182     1.959    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X67Y76         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.835     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X67Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.392     1.624    
    SLICE_X67Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.351%)  route 0.182ns (52.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.016     1.016    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.042 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.571     1.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X66Y78         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.777 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.182     1.959    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X67Y76         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.152     1.152    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.181 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.835     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X67Y76         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.392     1.624    
    SLICE_X67Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.427    





