#define VPU_I_BIT_MASK 0x3f
#define VPU_E_BIT_MASK 0x3e
#define VPU_M_BIT_MASK 0x3d
#define VPU_D_BIT_MASK 0x3c
#define VPU_T_BIT_MASK 0x3b
#define VPU_DEST_X_BIT_MASK 0x38
#define VPU_DEST_Y_BIT_MASK 0x37
#define VPU_DEST_Z_BIT_MASK 0x36
#define VPU_DEST_W_BIT_MASK 0x35
#define VPU_FT_REG_SHIFT 16 
#define VPU_FS_REG_SHIFT 11
#define VPU_FD_REG_SHIFT 6
#define VPU_BC_W_MASK 0x3
#define VPU_BC_Z_MASK 0x2
#define VPU_BC_Y_MASK 0x1
#define VPU_BC_X_MASK 0

#define VPU_ABS 0x1fd
