<stg><name>compute_delta_Pipeline_compute_deltas</name>


<trans_list>

<trans id="733" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %PA_meta_strm, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %PA_strm, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %DI_strm, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %out_Cstrm, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %out_Cmeta_strm, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="257" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i257 %in_Trstrm_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %in_Cstrm_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %cmp169_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169

]]></Node>
<StgValue><ssdm name="cmp169_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.cond:0 %specpipeline_ln173 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln173"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond:1 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
for.cond:2 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %in_Cstrm_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:3 %br_ln174 = br i1 %tmp, void %if.end185, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="257" op_2_bw="32">
<![CDATA[
land.lhs.true:0 %tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i257P0A, i257 %in_Trstrm_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:1 %br_ln174 = br i1 %tmp_1, void %if.end185, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="513" op_0_bw="513" op_1_bw="513" op_2_bw="0">
<![CDATA[
if.then:0 %in_Cstrm_s_read = read i513 @_ssdm_op_Read.ap_fifo.volatile.i513P0A, i513 %in_Cstrm_s

]]></Node>
<StgValue><ssdm name="in_Cstrm_s_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="513">
<![CDATA[
if.then:1 %data_buffer_V = trunc i513 %in_Cstrm_s_read

]]></Node>
<StgValue><ssdm name="data_buffer_V"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="257" op_0_bw="257" op_1_bw="257" op_2_bw="0">
<![CDATA[
if.then:2 %in_Trstrm_s_read = read i257 @_ssdm_op_Read.ap_fifo.volatile.i257P0A, i257 %in_Trstrm_s

]]></Node>
<StgValue><ssdm name="in_Trstrm_s_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="257">
<![CDATA[
if.then:3 %bitSize = trunc i257 %in_Trstrm_s_read

]]></Node>
<StgValue><ssdm name="bitSize"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:4 %DecType = partselect i8 @_ssdm_op_PartSelect.i8.i257.i32.i32, i257 %in_Trstrm_s_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="DecType"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:5 %BSF = partselect i32 @_ssdm_op_PartSelect.i32.i257.i32.i32, i257 %in_Trstrm_s_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="BSF"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:6 %BV = partselect i32 @_ssdm_op_PartSelect.i32.i257.i32.i32, i257 %in_Trstrm_s_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="BV"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:7 %tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i257.i32.i32, i257 %in_Trstrm_s_read, i32 192, i32 193

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then:8 %disableShift = icmp_eq  i2 %tmp_7, i2 0

]]></Node>
<StgValue><ssdm name="disableShift"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="257">
<![CDATA[
if.then:19 %trunc_ln196 = trunc i257 %in_Trstrm_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln196"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="257">
<![CDATA[
if.then:25 %trunc_ln196_1 = trunc i257 %in_Trstrm_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln196_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="257">
<![CDATA[
if.then:26 %trunc_ln196_2 = trunc i257 %in_Trstrm_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln196_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="257">
<![CDATA[
if.then:30 %trunc_ln628 = trunc i257 %in_Trstrm_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="30" op_0_bw="257">
<![CDATA[
if.then:46 %trunc_ln196_3 = trunc i257 %in_Trstrm_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln196_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="257">
<![CDATA[
if.then:47 %trunc_ln196_4 = trunc i257 %in_Trstrm_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln196_4"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="29" op_0_bw="257">
<![CDATA[
if.then:105 %trunc_ln196_5 = trunc i257 %in_Trstrm_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln196_5"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="257">
<![CDATA[
if.then:106 %trunc_ln196_6 = trunc i257 %in_Trstrm_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln196_6"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="28" op_0_bw="257">
<![CDATA[
if.then:221 %trunc_ln196_7 = trunc i257 %in_Trstrm_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln196_7"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end:32 %icmp_ln215 = icmp_eq  i8 %DecType, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:33 %br_ln215 = br i1 %icmp_ln215, void %if.else130, void %for.inc127

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="257" op_2_bw="32">
<![CDATA[
if.else130:0 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i257.i32, i257 %in_Trstrm_s_read, i32 191

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else130:1 %br_ln226 = br i1 %tmp_22, void %for.inc162, void %for.inc146

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end165:1 %icmp_ln242 = icmp_eq  i8 %DecType, i8 3

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end165:2 %br_ln242 = br i1 %icmp_ln242, void %if.else181, void %if.then168

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="1"/>
<literal name="cmp169_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then170:2 %icmp_ln249 = icmp_eq  i32 %BSF, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln249"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="1"/>
<literal name="cmp169_read" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then172:1 %tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i257.i32.i32, i257 %in_Trstrm_s_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
if.end183:0 %br_ln0 = br void %if.end184

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
if.end184:0 %br_ln271 = br void %if.end185

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
if.end185:0 %br_ln171 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:202 %mul_ln196 = mul i32 %bitSize, i32 11

]]></Node>
<StgValue><ssdm name="mul_ln196"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:242 %mul_ln196_1 = mul i32 %bitSize, i32 13

]]></Node>
<StgValue><ssdm name="mul_ln196_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="1"/>
<literal name="cmp169_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then170:0 %p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %BSF

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="1"/>
<literal name="cmp169_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
if.then170:1 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_Cmeta_strm, i33 %p_0

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
if.then:27 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln196_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
if.then:48 %shl_ln196_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln196_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln196_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:49 %sub_ln196 = sub i32 %shl_ln196_1, i32 %bitSize

]]></Node>
<StgValue><ssdm name="sub_ln196"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="32">
<![CDATA[
if.then:70 %trunc_ln628_3 = trunc i32 %sub_ln196

]]></Node>
<StgValue><ssdm name="trunc_ln628_3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:86 %add_ln196_3 = add i32 %shl_ln196_1, i32 %bitSize

]]></Node>
<StgValue><ssdm name="add_ln196_3"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
if.then:107 %shl_ln196_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %trunc_ln196_5, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln196_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:108 %sub_ln196_1 = sub i32 %shl_ln196_2, i32 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln196_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="32">
<![CDATA[
if.then:111 %trunc_ln628_6 = trunc i32 %add_ln196_3

]]></Node>
<StgValue><ssdm name="trunc_ln628_6"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:127 %sub_ln196_2 = sub i32 %shl_ln196_2, i32 %bitSize

]]></Node>
<StgValue><ssdm name="sub_ln196_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="32">
<![CDATA[
if.then:130 %trunc_ln628_8 = trunc i32 %sub_ln196_1

]]></Node>
<StgValue><ssdm name="trunc_ln628_8"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="32">
<![CDATA[
if.then:148 %trunc_ln628_10 = trunc i32 %sub_ln196_2

]]></Node>
<StgValue><ssdm name="trunc_ln628_10"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:164 %add_ln196_16 = add i32 %shl_ln196_2, i32 %bitSize

]]></Node>
<StgValue><ssdm name="add_ln196_16"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:183 %add_ln196_17 = add i32 %shl_ln196_2, i32 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln196_17"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="32">
<![CDATA[
if.then:186 %trunc_ln628_13 = trunc i32 %add_ln196_16

]]></Node>
<StgValue><ssdm name="trunc_ln628_13"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:202 %mul_ln196 = mul i32 %bitSize, i32 11

]]></Node>
<StgValue><ssdm name="mul_ln196"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="32">
<![CDATA[
if.then:205 %trunc_ln628_15 = trunc i32 %add_ln196_17

]]></Node>
<StgValue><ssdm name="trunc_ln628_15"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
if.then:222 %shl_ln196_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln196_7, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln196_3"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:223 %sub_ln196_3 = sub i32 %shl_ln196_3, i32 %shl_ln196_1

]]></Node>
<StgValue><ssdm name="sub_ln196_3"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="32">
<![CDATA[
if.then:226 %trunc_ln628_17 = trunc i32 %mul_ln196

]]></Node>
<StgValue><ssdm name="trunc_ln628_17"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:242 %mul_ln196_1 = mul i32 %bitSize, i32 13

]]></Node>
<StgValue><ssdm name="mul_ln196_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="32">
<![CDATA[
if.then:245 %trunc_ln628_19 = trunc i32 %sub_ln196_3

]]></Node>
<StgValue><ssdm name="trunc_ln628_19"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:261 %sub_ln196_4 = sub i32 %shl_ln196_3, i32 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln196_4"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="32">
<![CDATA[
if.then:264 %trunc_ln628_21 = trunc i32 %mul_ln196_1

]]></Node>
<StgValue><ssdm name="trunc_ln628_21"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:280 %sub_ln196_5 = sub i32 %shl_ln196_3, i32 %bitSize

]]></Node>
<StgValue><ssdm name="sub_ln196_5"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="32">
<![CDATA[
if.then:283 %trunc_ln628_23 = trunc i32 %sub_ln196_4

]]></Node>
<StgValue><ssdm name="trunc_ln628_23"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:299 %add_ln196_15 = add i32 %shl_ln196_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196_15"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:300 %icmp_ln628_14 = icmp_ugt  i32 %sub_ln196_5, i32 %add_ln196_15

]]></Node>
<StgValue><ssdm name="icmp_ln628_14"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="32">
<![CDATA[
if.then:301 %trunc_ln628_25 = trunc i32 %sub_ln196_5

]]></Node>
<StgValue><ssdm name="trunc_ln628_25"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="32">
<![CDATA[
if.then:302 %trunc_ln628_26 = trunc i32 %add_ln196_15

]]></Node>
<StgValue><ssdm name="trunc_ln628_26"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:28 %add_ln196 = add i32 %shl_ln, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:29 %icmp_ln628 = icmp_ugt  i32 %bitSize, i32 %add_ln196

]]></Node>
<StgValue><ssdm name="icmp_ln628"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="32">
<![CDATA[
if.then:31 %trunc_ln628_1 = trunc i32 %add_ln196

]]></Node>
<StgValue><ssdm name="trunc_ln628_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:50 %add_ln196_1 = add i32 %sub_ln196, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:51 %icmp_ln628_1 = icmp_ugt  i32 %shl_ln, i32 %add_ln196_1

]]></Node>
<StgValue><ssdm name="icmp_ln628_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="32">
<![CDATA[
if.then:53 %trunc_ln628_2 = trunc i32 %add_ln196_1

]]></Node>
<StgValue><ssdm name="trunc_ln628_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:68 %add_ln196_2 = add i32 %shl_ln196_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:69 %icmp_ln628_2 = icmp_ugt  i32 %sub_ln196, i32 %add_ln196_2

]]></Node>
<StgValue><ssdm name="icmp_ln628_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="32">
<![CDATA[
if.then:71 %trunc_ln628_4 = trunc i32 %add_ln196_2

]]></Node>
<StgValue><ssdm name="trunc_ln628_4"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:87 %add_ln196_4 = add i32 %add_ln196_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196_4"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:88 %icmp_ln628_3 = icmp_ugt  i32 %shl_ln196_1, i32 %add_ln196_4

]]></Node>
<StgValue><ssdm name="icmp_ln628_3"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="32">
<![CDATA[
if.then:90 %trunc_ln628_5 = trunc i32 %add_ln196_4

]]></Node>
<StgValue><ssdm name="trunc_ln628_5"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:109 %add_ln196_5 = add i32 %sub_ln196_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196_5"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:110 %icmp_ln628_4 = icmp_ugt  i32 %add_ln196_3, i32 %add_ln196_5

]]></Node>
<StgValue><ssdm name="icmp_ln628_4"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="32">
<![CDATA[
if.then:112 %trunc_ln628_7 = trunc i32 %add_ln196_5

]]></Node>
<StgValue><ssdm name="trunc_ln628_7"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:128 %add_ln196_6 = add i32 %sub_ln196_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196_6"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:129 %icmp_ln628_5 = icmp_ugt  i32 %sub_ln196_1, i32 %add_ln196_6

]]></Node>
<StgValue><ssdm name="icmp_ln628_5"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="32">
<![CDATA[
if.then:131 %trunc_ln628_9 = trunc i32 %add_ln196_6

]]></Node>
<StgValue><ssdm name="trunc_ln628_9"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:146 %add_ln196_7 = add i32 %shl_ln196_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196_7"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:147 %icmp_ln628_6 = icmp_ugt  i32 %sub_ln196_2, i32 %add_ln196_7

]]></Node>
<StgValue><ssdm name="icmp_ln628_6"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="32">
<![CDATA[
if.then:149 %trunc_ln628_11 = trunc i32 %add_ln196_7

]]></Node>
<StgValue><ssdm name="trunc_ln628_11"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:165 %add_ln196_8 = add i32 %add_ln196_16, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196_8"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:166 %icmp_ln628_7 = icmp_ugt  i32 %shl_ln196_2, i32 %add_ln196_8

]]></Node>
<StgValue><ssdm name="icmp_ln628_7"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="32">
<![CDATA[
if.then:168 %trunc_ln628_12 = trunc i32 %add_ln196_8

]]></Node>
<StgValue><ssdm name="trunc_ln628_12"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:184 %add_ln196_9 = add i32 %add_ln196_17, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196_9"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:185 %icmp_ln628_8 = icmp_ugt  i32 %add_ln196_16, i32 %add_ln196_9

]]></Node>
<StgValue><ssdm name="icmp_ln628_8"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="32">
<![CDATA[
if.then:187 %trunc_ln628_14 = trunc i32 %add_ln196_9

]]></Node>
<StgValue><ssdm name="trunc_ln628_14"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:203 %add_ln196_10 = add i32 %mul_ln196, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196_10"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:204 %icmp_ln628_9 = icmp_ugt  i32 %add_ln196_17, i32 %add_ln196_10

]]></Node>
<StgValue><ssdm name="icmp_ln628_9"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="32">
<![CDATA[
if.then:206 %trunc_ln628_16 = trunc i32 %add_ln196_10

]]></Node>
<StgValue><ssdm name="trunc_ln628_16"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:224 %add_ln196_11 = add i32 %sub_ln196_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196_11"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:225 %icmp_ln628_10 = icmp_ugt  i32 %mul_ln196, i32 %add_ln196_11

]]></Node>
<StgValue><ssdm name="icmp_ln628_10"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="32">
<![CDATA[
if.then:227 %trunc_ln628_18 = trunc i32 %add_ln196_11

]]></Node>
<StgValue><ssdm name="trunc_ln628_18"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:243 %add_ln196_12 = add i32 %mul_ln196_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196_12"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:244 %icmp_ln628_11 = icmp_ugt  i32 %sub_ln196_3, i32 %add_ln196_12

]]></Node>
<StgValue><ssdm name="icmp_ln628_11"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="32">
<![CDATA[
if.then:246 %trunc_ln628_20 = trunc i32 %add_ln196_12

]]></Node>
<StgValue><ssdm name="trunc_ln628_20"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:262 %add_ln196_13 = add i32 %sub_ln196_4, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196_13"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:263 %icmp_ln628_12 = icmp_ugt  i32 %mul_ln196_1, i32 %add_ln196_13

]]></Node>
<StgValue><ssdm name="icmp_ln628_12"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="32">
<![CDATA[
if.then:265 %trunc_ln628_22 = trunc i32 %add_ln196_13

]]></Node>
<StgValue><ssdm name="trunc_ln628_22"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:281 %add_ln196_14 = add i32 %sub_ln196_5, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196_14"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:282 %icmp_ln628_13 = icmp_ugt  i32 %sub_ln196_4, i32 %add_ln196_14

]]></Node>
<StgValue><ssdm name="icmp_ln628_13"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="32">
<![CDATA[
if.then:284 %trunc_ln628_24 = trunc i32 %add_ln196_14

]]></Node>
<StgValue><ssdm name="trunc_ln628_24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="129" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:9 %bitShifter_8b = add i32 %bitSize, i32 4294967288

]]></Node>
<StgValue><ssdm name="bitShifter_8b"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:10 %icmp_ln190 = icmp_ult  i32 %bitSize, i32 9

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:11 %add_ln190 = add i32 %bitSize, i32 4294967280

]]></Node>
<StgValue><ssdm name="add_ln190"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then:12 %bitShifter_16b = select i1 %icmp_ln190, i32 40, i32 %add_ln190

]]></Node>
<StgValue><ssdm name="bitShifter_16b"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:20 %sub_ln628 = sub i9 0, i9 %trunc_ln196

]]></Node>
<StgValue><ssdm name="sub_ln628"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="512" op_0_bw="9">
<![CDATA[
if.then:21 %zext_ln628_64 = zext i9 %sub_ln628

]]></Node>
<StgValue><ssdm name="zext_ln628_64"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:22 %lshr_ln628 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_64

]]></Node>
<StgValue><ssdm name="lshr_ln628"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:23 %p_Result_s = and i512 %data_buffer_V, i512 %lshr_ln628

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="512">
<![CDATA[
if.then:24 %bufferWriteTemp_V = trunc i512 %p_Result_s

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:32 %tmp_2 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:33 %sub_ln628_1 = sub i9 %trunc_ln628, i9 %trunc_ln628_1

]]></Node>
<StgValue><ssdm name="sub_ln628_1"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:34 %xor_ln628 = xor i9 %trunc_ln628, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:35 %sub_ln628_2 = sub i9 %trunc_ln628_1, i9 %trunc_ln628

]]></Node>
<StgValue><ssdm name="sub_ln628_2"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:36 %select_ln628 = select i1 %icmp_ln628, i9 %sub_ln628_1, i9 %sub_ln628_2

]]></Node>
<StgValue><ssdm name="select_ln628"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:37 %select_ln628_1 = select i1 %icmp_ln628, i512 %tmp_2, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_1"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:38 %select_ln628_2 = select i1 %icmp_ln628, i9 %xor_ln628, i9 %trunc_ln628

]]></Node>
<StgValue><ssdm name="select_ln628_2"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:39 %xor_ln628_1 = xor i9 %select_ln628, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_1"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="9">
<![CDATA[
if.then:40 %zext_ln628_65 = zext i9 %select_ln628_2

]]></Node>
<StgValue><ssdm name="zext_ln628_65"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="512" op_0_bw="9">
<![CDATA[
if.then:41 %zext_ln628_66 = zext i9 %xor_ln628_1

]]></Node>
<StgValue><ssdm name="zext_ln628_66"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:42 %lshr_ln628_1 = lshr i512 %select_ln628_1, i512 %zext_ln628_65

]]></Node>
<StgValue><ssdm name="lshr_ln628_1"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:43 %lshr_ln628_2 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_66

]]></Node>
<StgValue><ssdm name="lshr_ln628_2"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:44 %p_Result_1 = and i512 %lshr_ln628_1, i512 %lshr_ln628_2

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="512">
<![CDATA[
if.then:45 %bufferWriteTemp_V_16 = trunc i512 %p_Result_1

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_16"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
if.then:52 %tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln196_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:54 %tmp_4 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:55 %sub_ln628_3 = sub i9 %tmp_3, i9 %trunc_ln628_2

]]></Node>
<StgValue><ssdm name="sub_ln628_3"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:56 %xor_ln628_2 = xor i9 %tmp_3, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_2"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:57 %sub_ln628_4 = sub i9 %trunc_ln628_2, i9 %tmp_3

]]></Node>
<StgValue><ssdm name="sub_ln628_4"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:58 %select_ln628_3 = select i1 %icmp_ln628_1, i9 %sub_ln628_3, i9 %sub_ln628_4

]]></Node>
<StgValue><ssdm name="select_ln628_3"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:59 %select_ln628_4 = select i1 %icmp_ln628_1, i512 %tmp_4, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_4"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:60 %select_ln628_5 = select i1 %icmp_ln628_1, i9 %xor_ln628_2, i9 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln628_5"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:61 %xor_ln628_3 = xor i9 %select_ln628_3, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_3"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="512" op_0_bw="9">
<![CDATA[
if.then:62 %zext_ln628_67 = zext i9 %select_ln628_5

]]></Node>
<StgValue><ssdm name="zext_ln628_67"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="512" op_0_bw="9">
<![CDATA[
if.then:63 %zext_ln628_68 = zext i9 %xor_ln628_3

]]></Node>
<StgValue><ssdm name="zext_ln628_68"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:64 %lshr_ln628_3 = lshr i512 %select_ln628_4, i512 %zext_ln628_67

]]></Node>
<StgValue><ssdm name="lshr_ln628_3"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:65 %lshr_ln628_4 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_68

]]></Node>
<StgValue><ssdm name="lshr_ln628_4"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:66 %p_Result_2 = and i512 %lshr_ln628_3, i512 %lshr_ln628_4

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="512">
<![CDATA[
if.then:67 %bufferWriteTemp_V_17 = trunc i512 %p_Result_2

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_17"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:72 %tmp_5 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:73 %sub_ln628_5 = sub i9 %trunc_ln628_3, i9 %trunc_ln628_4

]]></Node>
<StgValue><ssdm name="sub_ln628_5"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:74 %xor_ln628_4 = xor i9 %trunc_ln628_3, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_4"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:75 %sub_ln628_6 = sub i9 %trunc_ln628_4, i9 %trunc_ln628_3

]]></Node>
<StgValue><ssdm name="sub_ln628_6"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:76 %select_ln628_6 = select i1 %icmp_ln628_2, i9 %sub_ln628_5, i9 %sub_ln628_6

]]></Node>
<StgValue><ssdm name="select_ln628_6"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:77 %select_ln628_7 = select i1 %icmp_ln628_2, i512 %tmp_5, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_7"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:78 %select_ln628_8 = select i1 %icmp_ln628_2, i9 %xor_ln628_4, i9 %trunc_ln628_3

]]></Node>
<StgValue><ssdm name="select_ln628_8"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:79 %xor_ln628_5 = xor i9 %select_ln628_6, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_5"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="512" op_0_bw="9">
<![CDATA[
if.then:80 %zext_ln628_69 = zext i9 %select_ln628_8

]]></Node>
<StgValue><ssdm name="zext_ln628_69"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="512" op_0_bw="9">
<![CDATA[
if.then:81 %zext_ln628_70 = zext i9 %xor_ln628_5

]]></Node>
<StgValue><ssdm name="zext_ln628_70"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:82 %lshr_ln628_5 = lshr i512 %select_ln628_7, i512 %zext_ln628_69

]]></Node>
<StgValue><ssdm name="lshr_ln628_5"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:83 %lshr_ln628_6 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_70

]]></Node>
<StgValue><ssdm name="lshr_ln628_6"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:84 %p_Result_3 = and i512 %lshr_ln628_5, i512 %lshr_ln628_6

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="512">
<![CDATA[
if.then:85 %bufferWriteTemp_V_18 = trunc i512 %p_Result_3

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_18"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
if.then:89 %tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln196_4, i2 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:91 %tmp_9 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:92 %sub_ln628_7 = sub i9 %tmp_8, i9 %trunc_ln628_5

]]></Node>
<StgValue><ssdm name="sub_ln628_7"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:93 %xor_ln628_6 = xor i9 %tmp_8, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_6"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:94 %sub_ln628_8 = sub i9 %trunc_ln628_5, i9 %tmp_8

]]></Node>
<StgValue><ssdm name="sub_ln628_8"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:95 %select_ln628_9 = select i1 %icmp_ln628_3, i9 %sub_ln628_7, i9 %sub_ln628_8

]]></Node>
<StgValue><ssdm name="select_ln628_9"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:96 %select_ln628_10 = select i1 %icmp_ln628_3, i512 %tmp_9, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_10"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:97 %select_ln628_11 = select i1 %icmp_ln628_3, i9 %xor_ln628_6, i9 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln628_11"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:98 %xor_ln628_7 = xor i9 %select_ln628_9, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_7"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="512" op_0_bw="9">
<![CDATA[
if.then:99 %zext_ln628_71 = zext i9 %select_ln628_11

]]></Node>
<StgValue><ssdm name="zext_ln628_71"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="512" op_0_bw="9">
<![CDATA[
if.then:100 %zext_ln628_72 = zext i9 %xor_ln628_7

]]></Node>
<StgValue><ssdm name="zext_ln628_72"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:101 %lshr_ln628_7 = lshr i512 %select_ln628_10, i512 %zext_ln628_71

]]></Node>
<StgValue><ssdm name="lshr_ln628_7"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:102 %lshr_ln628_8 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_72

]]></Node>
<StgValue><ssdm name="lshr_ln628_8"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:103 %p_Result_4 = and i512 %lshr_ln628_7, i512 %lshr_ln628_8

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="512">
<![CDATA[
if.then:104 %bufferWriteTemp_V_19 = trunc i512 %p_Result_4

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_19"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:113 %tmp_10 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:114 %sub_ln628_9 = sub i9 %trunc_ln628_6, i9 %trunc_ln628_7

]]></Node>
<StgValue><ssdm name="sub_ln628_9"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:115 %xor_ln628_8 = xor i9 %trunc_ln628_6, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_8"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:116 %sub_ln628_10 = sub i9 %trunc_ln628_7, i9 %trunc_ln628_6

]]></Node>
<StgValue><ssdm name="sub_ln628_10"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:117 %select_ln628_12 = select i1 %icmp_ln628_4, i9 %sub_ln628_9, i9 %sub_ln628_10

]]></Node>
<StgValue><ssdm name="select_ln628_12"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:118 %select_ln628_13 = select i1 %icmp_ln628_4, i512 %tmp_10, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_13"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:119 %select_ln628_14 = select i1 %icmp_ln628_4, i9 %xor_ln628_8, i9 %trunc_ln628_6

]]></Node>
<StgValue><ssdm name="select_ln628_14"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:120 %xor_ln628_9 = xor i9 %select_ln628_12, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_9"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="512" op_0_bw="9">
<![CDATA[
if.then:121 %zext_ln628_73 = zext i9 %select_ln628_14

]]></Node>
<StgValue><ssdm name="zext_ln628_73"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="512" op_0_bw="9">
<![CDATA[
if.then:122 %zext_ln628_74 = zext i9 %xor_ln628_9

]]></Node>
<StgValue><ssdm name="zext_ln628_74"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:123 %lshr_ln628_9 = lshr i512 %select_ln628_13, i512 %zext_ln628_73

]]></Node>
<StgValue><ssdm name="lshr_ln628_9"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:124 %lshr_ln628_10 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_74

]]></Node>
<StgValue><ssdm name="lshr_ln628_10"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:125 %p_Result_5 = and i512 %lshr_ln628_9, i512 %lshr_ln628_10

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="512">
<![CDATA[
if.then:126 %bufferWriteTemp_V_20 = trunc i512 %p_Result_5

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_20"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:132 %tmp_11 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:133 %sub_ln628_11 = sub i9 %trunc_ln628_8, i9 %trunc_ln628_9

]]></Node>
<StgValue><ssdm name="sub_ln628_11"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:134 %xor_ln628_10 = xor i9 %trunc_ln628_8, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_10"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:135 %sub_ln628_12 = sub i9 %trunc_ln628_9, i9 %trunc_ln628_8

]]></Node>
<StgValue><ssdm name="sub_ln628_12"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:136 %select_ln628_15 = select i1 %icmp_ln628_5, i9 %sub_ln628_11, i9 %sub_ln628_12

]]></Node>
<StgValue><ssdm name="select_ln628_15"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:137 %select_ln628_16 = select i1 %icmp_ln628_5, i512 %tmp_11, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_16"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:138 %select_ln628_17 = select i1 %icmp_ln628_5, i9 %xor_ln628_10, i9 %trunc_ln628_8

]]></Node>
<StgValue><ssdm name="select_ln628_17"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:139 %xor_ln628_11 = xor i9 %select_ln628_15, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_11"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="512" op_0_bw="9">
<![CDATA[
if.then:140 %zext_ln628_75 = zext i9 %select_ln628_17

]]></Node>
<StgValue><ssdm name="zext_ln628_75"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="512" op_0_bw="9">
<![CDATA[
if.then:141 %zext_ln628_76 = zext i9 %xor_ln628_11

]]></Node>
<StgValue><ssdm name="zext_ln628_76"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:142 %lshr_ln628_11 = lshr i512 %select_ln628_16, i512 %zext_ln628_75

]]></Node>
<StgValue><ssdm name="lshr_ln628_11"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:143 %lshr_ln628_12 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_76

]]></Node>
<StgValue><ssdm name="lshr_ln628_12"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:144 %p_Result_6 = and i512 %lshr_ln628_11, i512 %lshr_ln628_12

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="512">
<![CDATA[
if.then:145 %bufferWriteTemp_V_21 = trunc i512 %p_Result_6

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_21"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:150 %tmp_12 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:151 %sub_ln628_13 = sub i9 %trunc_ln628_10, i9 %trunc_ln628_11

]]></Node>
<StgValue><ssdm name="sub_ln628_13"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:152 %xor_ln628_12 = xor i9 %trunc_ln628_10, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_12"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:153 %sub_ln628_14 = sub i9 %trunc_ln628_11, i9 %trunc_ln628_10

]]></Node>
<StgValue><ssdm name="sub_ln628_14"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:154 %select_ln628_18 = select i1 %icmp_ln628_6, i9 %sub_ln628_13, i9 %sub_ln628_14

]]></Node>
<StgValue><ssdm name="select_ln628_18"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:155 %select_ln628_19 = select i1 %icmp_ln628_6, i512 %tmp_12, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_19"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:156 %select_ln628_20 = select i1 %icmp_ln628_6, i9 %xor_ln628_12, i9 %trunc_ln628_10

]]></Node>
<StgValue><ssdm name="select_ln628_20"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:157 %xor_ln628_13 = xor i9 %select_ln628_18, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_13"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="512" op_0_bw="9">
<![CDATA[
if.then:158 %zext_ln628_77 = zext i9 %select_ln628_20

]]></Node>
<StgValue><ssdm name="zext_ln628_77"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="512" op_0_bw="9">
<![CDATA[
if.then:159 %zext_ln628_78 = zext i9 %xor_ln628_13

]]></Node>
<StgValue><ssdm name="zext_ln628_78"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:160 %lshr_ln628_13 = lshr i512 %select_ln628_19, i512 %zext_ln628_77

]]></Node>
<StgValue><ssdm name="lshr_ln628_13"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:161 %lshr_ln628_14 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_78

]]></Node>
<StgValue><ssdm name="lshr_ln628_14"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:162 %p_Result_7 = and i512 %lshr_ln628_13, i512 %lshr_ln628_14

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="512">
<![CDATA[
if.then:163 %bufferWriteTemp_V_22 = trunc i512 %p_Result_7

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_22"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
if.then:167 %tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln196_6, i3 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:169 %tmp_14 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:170 %sub_ln628_15 = sub i9 %tmp_13, i9 %trunc_ln628_12

]]></Node>
<StgValue><ssdm name="sub_ln628_15"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:171 %xor_ln628_14 = xor i9 %tmp_13, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_14"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:172 %sub_ln628_16 = sub i9 %trunc_ln628_12, i9 %tmp_13

]]></Node>
<StgValue><ssdm name="sub_ln628_16"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:173 %select_ln628_21 = select i1 %icmp_ln628_7, i9 %sub_ln628_15, i9 %sub_ln628_16

]]></Node>
<StgValue><ssdm name="select_ln628_21"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:174 %select_ln628_22 = select i1 %icmp_ln628_7, i512 %tmp_14, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_22"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:175 %select_ln628_23 = select i1 %icmp_ln628_7, i9 %xor_ln628_14, i9 %tmp_13

]]></Node>
<StgValue><ssdm name="select_ln628_23"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:176 %xor_ln628_15 = xor i9 %select_ln628_21, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_15"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="512" op_0_bw="9">
<![CDATA[
if.then:177 %zext_ln628_79 = zext i9 %select_ln628_23

]]></Node>
<StgValue><ssdm name="zext_ln628_79"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="512" op_0_bw="9">
<![CDATA[
if.then:178 %zext_ln628_80 = zext i9 %xor_ln628_15

]]></Node>
<StgValue><ssdm name="zext_ln628_80"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:179 %lshr_ln628_15 = lshr i512 %select_ln628_22, i512 %zext_ln628_79

]]></Node>
<StgValue><ssdm name="lshr_ln628_15"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:180 %lshr_ln628_16 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_80

]]></Node>
<StgValue><ssdm name="lshr_ln628_16"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:181 %p_Result_8 = and i512 %lshr_ln628_15, i512 %lshr_ln628_16

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="512">
<![CDATA[
if.then:182 %bufferWriteTemp_V_23 = trunc i512 %p_Result_8

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_23"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:188 %tmp_15 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:189 %sub_ln628_17 = sub i9 %trunc_ln628_13, i9 %trunc_ln628_14

]]></Node>
<StgValue><ssdm name="sub_ln628_17"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:190 %xor_ln628_16 = xor i9 %trunc_ln628_13, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_16"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:191 %sub_ln628_18 = sub i9 %trunc_ln628_14, i9 %trunc_ln628_13

]]></Node>
<StgValue><ssdm name="sub_ln628_18"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:192 %select_ln628_24 = select i1 %icmp_ln628_8, i9 %sub_ln628_17, i9 %sub_ln628_18

]]></Node>
<StgValue><ssdm name="select_ln628_24"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:193 %select_ln628_25 = select i1 %icmp_ln628_8, i512 %tmp_15, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_25"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:194 %select_ln628_26 = select i1 %icmp_ln628_8, i9 %xor_ln628_16, i9 %trunc_ln628_13

]]></Node>
<StgValue><ssdm name="select_ln628_26"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:195 %xor_ln628_17 = xor i9 %select_ln628_24, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_17"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="512" op_0_bw="9">
<![CDATA[
if.then:196 %zext_ln628_81 = zext i9 %select_ln628_26

]]></Node>
<StgValue><ssdm name="zext_ln628_81"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="512" op_0_bw="9">
<![CDATA[
if.then:197 %zext_ln628_82 = zext i9 %xor_ln628_17

]]></Node>
<StgValue><ssdm name="zext_ln628_82"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:198 %lshr_ln628_17 = lshr i512 %select_ln628_25, i512 %zext_ln628_81

]]></Node>
<StgValue><ssdm name="lshr_ln628_17"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:199 %lshr_ln628_18 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_82

]]></Node>
<StgValue><ssdm name="lshr_ln628_18"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:200 %p_Result_9 = and i512 %lshr_ln628_17, i512 %lshr_ln628_18

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="512">
<![CDATA[
if.then:201 %bufferWriteTemp_V_24 = trunc i512 %p_Result_9

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_24"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:207 %tmp_16 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:208 %sub_ln628_19 = sub i9 %trunc_ln628_15, i9 %trunc_ln628_16

]]></Node>
<StgValue><ssdm name="sub_ln628_19"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:209 %xor_ln628_18 = xor i9 %trunc_ln628_15, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_18"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:210 %sub_ln628_20 = sub i9 %trunc_ln628_16, i9 %trunc_ln628_15

]]></Node>
<StgValue><ssdm name="sub_ln628_20"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:211 %select_ln628_27 = select i1 %icmp_ln628_9, i9 %sub_ln628_19, i9 %sub_ln628_20

]]></Node>
<StgValue><ssdm name="select_ln628_27"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:212 %select_ln628_28 = select i1 %icmp_ln628_9, i512 %tmp_16, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_28"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:213 %select_ln628_29 = select i1 %icmp_ln628_9, i9 %xor_ln628_18, i9 %trunc_ln628_15

]]></Node>
<StgValue><ssdm name="select_ln628_29"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:214 %xor_ln628_19 = xor i9 %select_ln628_27, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_19"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="512" op_0_bw="9">
<![CDATA[
if.then:215 %zext_ln628_83 = zext i9 %select_ln628_29

]]></Node>
<StgValue><ssdm name="zext_ln628_83"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="512" op_0_bw="9">
<![CDATA[
if.then:216 %zext_ln628_84 = zext i9 %xor_ln628_19

]]></Node>
<StgValue><ssdm name="zext_ln628_84"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:217 %lshr_ln628_19 = lshr i512 %select_ln628_28, i512 %zext_ln628_83

]]></Node>
<StgValue><ssdm name="lshr_ln628_19"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:218 %lshr_ln628_20 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_84

]]></Node>
<StgValue><ssdm name="lshr_ln628_20"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:219 %p_Result_10 = and i512 %lshr_ln628_19, i512 %lshr_ln628_20

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="512">
<![CDATA[
if.then:220 %bufferWriteTemp_V_25 = trunc i512 %p_Result_10

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_25"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:228 %tmp_17 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:229 %sub_ln628_21 = sub i9 %trunc_ln628_17, i9 %trunc_ln628_18

]]></Node>
<StgValue><ssdm name="sub_ln628_21"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:230 %xor_ln628_20 = xor i9 %trunc_ln628_17, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_20"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:231 %sub_ln628_22 = sub i9 %trunc_ln628_18, i9 %trunc_ln628_17

]]></Node>
<StgValue><ssdm name="sub_ln628_22"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:232 %select_ln628_30 = select i1 %icmp_ln628_10, i9 %sub_ln628_21, i9 %sub_ln628_22

]]></Node>
<StgValue><ssdm name="select_ln628_30"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:233 %select_ln628_31 = select i1 %icmp_ln628_10, i512 %tmp_17, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_31"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:234 %select_ln628_32 = select i1 %icmp_ln628_10, i9 %xor_ln628_20, i9 %trunc_ln628_17

]]></Node>
<StgValue><ssdm name="select_ln628_32"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:235 %xor_ln628_21 = xor i9 %select_ln628_30, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_21"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="512" op_0_bw="9">
<![CDATA[
if.then:236 %zext_ln628_85 = zext i9 %select_ln628_32

]]></Node>
<StgValue><ssdm name="zext_ln628_85"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="512" op_0_bw="9">
<![CDATA[
if.then:237 %zext_ln628_86 = zext i9 %xor_ln628_21

]]></Node>
<StgValue><ssdm name="zext_ln628_86"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:238 %lshr_ln628_21 = lshr i512 %select_ln628_31, i512 %zext_ln628_85

]]></Node>
<StgValue><ssdm name="lshr_ln628_21"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:239 %lshr_ln628_22 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_86

]]></Node>
<StgValue><ssdm name="lshr_ln628_22"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:240 %p_Result_11 = and i512 %lshr_ln628_21, i512 %lshr_ln628_22

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="512">
<![CDATA[
if.then:241 %bufferWriteTemp_V_26 = trunc i512 %p_Result_11

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_26"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:247 %tmp_18 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:248 %sub_ln628_23 = sub i9 %trunc_ln628_19, i9 %trunc_ln628_20

]]></Node>
<StgValue><ssdm name="sub_ln628_23"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:249 %xor_ln628_22 = xor i9 %trunc_ln628_19, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_22"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:250 %sub_ln628_24 = sub i9 %trunc_ln628_20, i9 %trunc_ln628_19

]]></Node>
<StgValue><ssdm name="sub_ln628_24"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:251 %select_ln628_33 = select i1 %icmp_ln628_11, i9 %sub_ln628_23, i9 %sub_ln628_24

]]></Node>
<StgValue><ssdm name="select_ln628_33"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:252 %select_ln628_34 = select i1 %icmp_ln628_11, i512 %tmp_18, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_34"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:253 %select_ln628_35 = select i1 %icmp_ln628_11, i9 %xor_ln628_22, i9 %trunc_ln628_19

]]></Node>
<StgValue><ssdm name="select_ln628_35"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:254 %xor_ln628_23 = xor i9 %select_ln628_33, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_23"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="512" op_0_bw="9">
<![CDATA[
if.then:255 %zext_ln628_87 = zext i9 %select_ln628_35

]]></Node>
<StgValue><ssdm name="zext_ln628_87"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="512" op_0_bw="9">
<![CDATA[
if.then:256 %zext_ln628_88 = zext i9 %xor_ln628_23

]]></Node>
<StgValue><ssdm name="zext_ln628_88"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:257 %lshr_ln628_23 = lshr i512 %select_ln628_34, i512 %zext_ln628_87

]]></Node>
<StgValue><ssdm name="lshr_ln628_23"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:258 %lshr_ln628_24 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_88

]]></Node>
<StgValue><ssdm name="lshr_ln628_24"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:259 %p_Result_12 = and i512 %lshr_ln628_23, i512 %lshr_ln628_24

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="512">
<![CDATA[
if.then:260 %bufferWriteTemp_V_27 = trunc i512 %p_Result_12

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_27"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:266 %tmp_19 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:267 %sub_ln628_25 = sub i9 %trunc_ln628_21, i9 %trunc_ln628_22

]]></Node>
<StgValue><ssdm name="sub_ln628_25"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:268 %xor_ln628_24 = xor i9 %trunc_ln628_21, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_24"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:269 %sub_ln628_26 = sub i9 %trunc_ln628_22, i9 %trunc_ln628_21

]]></Node>
<StgValue><ssdm name="sub_ln628_26"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:270 %select_ln628_36 = select i1 %icmp_ln628_12, i9 %sub_ln628_25, i9 %sub_ln628_26

]]></Node>
<StgValue><ssdm name="select_ln628_36"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:271 %select_ln628_37 = select i1 %icmp_ln628_12, i512 %tmp_19, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_37"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:272 %select_ln628_38 = select i1 %icmp_ln628_12, i9 %xor_ln628_24, i9 %trunc_ln628_21

]]></Node>
<StgValue><ssdm name="select_ln628_38"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:273 %xor_ln628_25 = xor i9 %select_ln628_36, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_25"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="512" op_0_bw="9">
<![CDATA[
if.then:274 %zext_ln628_89 = zext i9 %select_ln628_38

]]></Node>
<StgValue><ssdm name="zext_ln628_89"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="512" op_0_bw="9">
<![CDATA[
if.then:275 %zext_ln628_90 = zext i9 %xor_ln628_25

]]></Node>
<StgValue><ssdm name="zext_ln628_90"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:276 %lshr_ln628_25 = lshr i512 %select_ln628_37, i512 %zext_ln628_89

]]></Node>
<StgValue><ssdm name="lshr_ln628_25"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:277 %lshr_ln628_26 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_90

]]></Node>
<StgValue><ssdm name="lshr_ln628_26"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:278 %p_Result_13 = and i512 %lshr_ln628_25, i512 %lshr_ln628_26

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="512">
<![CDATA[
if.then:279 %bufferWriteTemp_V_28 = trunc i512 %p_Result_13

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_28"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:285 %tmp_20 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:286 %sub_ln628_27 = sub i9 %trunc_ln628_23, i9 %trunc_ln628_24

]]></Node>
<StgValue><ssdm name="sub_ln628_27"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:287 %xor_ln628_26 = xor i9 %trunc_ln628_23, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_26"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:288 %sub_ln628_28 = sub i9 %trunc_ln628_24, i9 %trunc_ln628_23

]]></Node>
<StgValue><ssdm name="sub_ln628_28"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:289 %select_ln628_39 = select i1 %icmp_ln628_13, i9 %sub_ln628_27, i9 %sub_ln628_28

]]></Node>
<StgValue><ssdm name="select_ln628_39"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:290 %select_ln628_40 = select i1 %icmp_ln628_13, i512 %tmp_20, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_40"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:291 %select_ln628_41 = select i1 %icmp_ln628_13, i9 %xor_ln628_26, i9 %trunc_ln628_23

]]></Node>
<StgValue><ssdm name="select_ln628_41"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:292 %xor_ln628_27 = xor i9 %select_ln628_39, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_27"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="512" op_0_bw="9">
<![CDATA[
if.then:293 %zext_ln628_91 = zext i9 %select_ln628_41

]]></Node>
<StgValue><ssdm name="zext_ln628_91"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="512" op_0_bw="9">
<![CDATA[
if.then:294 %zext_ln628_92 = zext i9 %xor_ln628_27

]]></Node>
<StgValue><ssdm name="zext_ln628_92"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:295 %lshr_ln628_27 = lshr i512 %select_ln628_40, i512 %zext_ln628_91

]]></Node>
<StgValue><ssdm name="lshr_ln628_27"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:296 %lshr_ln628_28 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_92

]]></Node>
<StgValue><ssdm name="lshr_ln628_28"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:297 %p_Result_14 = and i512 %lshr_ln628_27, i512 %lshr_ln628_28

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="512">
<![CDATA[
if.then:298 %bufferWriteTemp_V_29 = trunc i512 %p_Result_14

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_29"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="512" op_0_bw="512" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:303 %tmp_21 = partselect i512 @_ssdm_op_PartSelect.i512.i513.i32.i32, i513 %in_Cstrm_s_read, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:304 %sub_ln628_29 = sub i9 %trunc_ln628_25, i9 %trunc_ln628_26

]]></Node>
<StgValue><ssdm name="sub_ln628_29"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:305 %xor_ln628_28 = xor i9 %trunc_ln628_25, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_28"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln628_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:306 %sub_ln628_30 = sub i9 %trunc_ln628_26, i9 %trunc_ln628_25

]]></Node>
<StgValue><ssdm name="sub_ln628_30"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:307 %select_ln628_42 = select i1 %icmp_ln628_14, i9 %sub_ln628_29, i9 %sub_ln628_30

]]></Node>
<StgValue><ssdm name="select_ln628_42"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:308 %select_ln628_43 = select i1 %icmp_ln628_14, i512 %tmp_21, i512 %data_buffer_V

]]></Node>
<StgValue><ssdm name="select_ln628_43"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then:309 %select_ln628_44 = select i1 %icmp_ln628_14, i9 %xor_ln628_28, i9 %trunc_ln628_25

]]></Node>
<StgValue><ssdm name="select_ln628_44"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:310 %xor_ln628_29 = xor i9 %select_ln628_42, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln628_29"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="512" op_0_bw="9">
<![CDATA[
if.then:311 %zext_ln628_93 = zext i9 %select_ln628_44

]]></Node>
<StgValue><ssdm name="zext_ln628_93"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="512" op_0_bw="9">
<![CDATA[
if.then:312 %zext_ln628_94 = zext i9 %xor_ln628_29

]]></Node>
<StgValue><ssdm name="zext_ln628_94"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:313 %lshr_ln628_29 = lshr i512 %select_ln628_43, i512 %zext_ln628_93

]]></Node>
<StgValue><ssdm name="lshr_ln628_29"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:314 %lshr_ln628_30 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln628_94

]]></Node>
<StgValue><ssdm name="lshr_ln628_30"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then:315 %p_Result_15 = and i512 %lshr_ln628_29, i512 %lshr_ln628_30

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="512">
<![CDATA[
if.then:316 %bufferWriteTemp_V_30 = trunc i512 %p_Result_15

]]></Node>
<StgValue><ssdm name="bufferWriteTemp_V_30"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:317 %br_ln198 = br i1 %disableShift, void %if.end, void %for.inc100

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="352" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:13 %icmp_ln191 = icmp_ult  i32 %bitSize, i32 17

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:14 %add_ln191 = add i32 %bitSize, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then:15 %bitShifter_24b = select i1 %icmp_ln191, i32 40, i32 %add_ln191

]]></Node>
<StgValue><ssdm name="bitShifter_24b"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:16 %icmp_ln192 = icmp_ult  i32 %bitSize, i32 25

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:17 %add_ln192 = add i32 %bitSize, i32 4294967264

]]></Node>
<StgValue><ssdm name="add_ln192"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then:18 %bitShifter_32b = select i1 %icmp_ln192, i32 40, i32 %add_ln192

]]></Node>
<StgValue><ssdm name="bitShifter_32b"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:0 %p_Result_16 = trunc i512 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:1 %zext_ln628 = zext i8 %p_Result_16

]]></Node>
<StgValue><ssdm name="zext_ln628"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:2 %r_V_85 = shl i32 %zext_ln628, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_85"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:3 %p_Result_17 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_s, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:4 %zext_ln628_1 = zext i8 %p_Result_17

]]></Node>
<StgValue><ssdm name="zext_ln628_1"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:5 %r_V_86 = shl i32 %zext_ln628_1, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:6 %p_Result_18 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_s, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:7 %zext_ln628_2 = zext i8 %p_Result_18

]]></Node>
<StgValue><ssdm name="zext_ln628_2"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:8 %r_V_87 = shl i32 %zext_ln628_2, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_87"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:9 %p_Result_19 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_s, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:10 %zext_ln628_3 = zext i8 %p_Result_19

]]></Node>
<StgValue><ssdm name="zext_ln628_3"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:11 %r_V_88 = shl i32 %zext_ln628_3, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:12 %or_ln1498 = or i32 %r_V_86, i32 %r_V_85

]]></Node>
<StgValue><ssdm name="or_ln1498"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:13 %or_ln1498_1 = or i32 %r_V_87, i32 %r_V_88

]]></Node>
<StgValue><ssdm name="or_ln1498_1"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:14 %ret_V = or i32 %or_ln1498_1, i32 %or_ln1498

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:15 %p_Result_20 = trunc i512 %p_Result_1

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:16 %zext_ln628_4 = zext i8 %p_Result_20

]]></Node>
<StgValue><ssdm name="zext_ln628_4"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:17 %r_V_89 = shl i32 %zext_ln628_4, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_89"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:18 %p_Result_21 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:19 %zext_ln628_5 = zext i8 %p_Result_21

]]></Node>
<StgValue><ssdm name="zext_ln628_5"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:20 %r_V_90 = shl i32 %zext_ln628_5, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:21 %p_Result_22 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_1, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:22 %zext_ln628_6 = zext i8 %p_Result_22

]]></Node>
<StgValue><ssdm name="zext_ln628_6"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:23 %r_V_91 = shl i32 %zext_ln628_6, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_91"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:24 %p_Result_23 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:25 %zext_ln628_7 = zext i8 %p_Result_23

]]></Node>
<StgValue><ssdm name="zext_ln628_7"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:26 %r_V_92 = shl i32 %zext_ln628_7, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:27 %or_ln1498_3 = or i32 %r_V_90, i32 %r_V_89

]]></Node>
<StgValue><ssdm name="or_ln1498_3"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:28 %or_ln1498_4 = or i32 %r_V_91, i32 %r_V_92

]]></Node>
<StgValue><ssdm name="or_ln1498_4"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:29 %ret_V_1 = or i32 %or_ln1498_4, i32 %or_ln1498_3

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:30 %p_Result_24 = trunc i512 %p_Result_2

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:31 %zext_ln628_8 = zext i8 %p_Result_24

]]></Node>
<StgValue><ssdm name="zext_ln628_8"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:32 %r_V_93 = shl i32 %zext_ln628_8, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_93"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:33 %p_Result_25 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:34 %zext_ln628_9 = zext i8 %p_Result_25

]]></Node>
<StgValue><ssdm name="zext_ln628_9"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:35 %r_V_94 = shl i32 %zext_ln628_9, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:36 %p_Result_26 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_2, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:37 %zext_ln628_10 = zext i8 %p_Result_26

]]></Node>
<StgValue><ssdm name="zext_ln628_10"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:38 %r_V_95 = shl i32 %zext_ln628_10, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_95"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:39 %p_Result_27 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:40 %zext_ln628_11 = zext i8 %p_Result_27

]]></Node>
<StgValue><ssdm name="zext_ln628_11"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:41 %r_V_96 = shl i32 %zext_ln628_11, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:42 %or_ln1498_6 = or i32 %r_V_94, i32 %r_V_93

]]></Node>
<StgValue><ssdm name="or_ln1498_6"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:43 %or_ln1498_7 = or i32 %r_V_95, i32 %r_V_96

]]></Node>
<StgValue><ssdm name="or_ln1498_7"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:44 %ret_V_2 = or i32 %or_ln1498_7, i32 %or_ln1498_6

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:45 %p_Result_28 = trunc i512 %p_Result_3

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:46 %zext_ln628_12 = zext i8 %p_Result_28

]]></Node>
<StgValue><ssdm name="zext_ln628_12"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:47 %r_V_97 = shl i32 %zext_ln628_12, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_97"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:48 %p_Result_29 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:49 %zext_ln628_13 = zext i8 %p_Result_29

]]></Node>
<StgValue><ssdm name="zext_ln628_13"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:50 %r_V_98 = shl i32 %zext_ln628_13, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_98"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:51 %p_Result_30 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_3, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:52 %zext_ln628_14 = zext i8 %p_Result_30

]]></Node>
<StgValue><ssdm name="zext_ln628_14"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:53 %r_V_99 = shl i32 %zext_ln628_14, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_99"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:54 %p_Result_31 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:55 %zext_ln628_15 = zext i8 %p_Result_31

]]></Node>
<StgValue><ssdm name="zext_ln628_15"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:56 %r_V_100 = shl i32 %zext_ln628_15, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:57 %or_ln1498_9 = or i32 %r_V_98, i32 %r_V_97

]]></Node>
<StgValue><ssdm name="or_ln1498_9"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:58 %or_ln1498_10 = or i32 %r_V_99, i32 %r_V_100

]]></Node>
<StgValue><ssdm name="or_ln1498_10"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:59 %ret_V_3 = or i32 %or_ln1498_10, i32 %or_ln1498_9

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:60 %p_Result_32 = trunc i512 %p_Result_4

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:61 %zext_ln628_16 = zext i8 %p_Result_32

]]></Node>
<StgValue><ssdm name="zext_ln628_16"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:62 %r_V_101 = shl i32 %zext_ln628_16, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_101"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:63 %p_Result_33 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_4, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:64 %zext_ln628_17 = zext i8 %p_Result_33

]]></Node>
<StgValue><ssdm name="zext_ln628_17"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:65 %r_V_102 = shl i32 %zext_ln628_17, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_102"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:66 %p_Result_34 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_4, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:67 %zext_ln628_18 = zext i8 %p_Result_34

]]></Node>
<StgValue><ssdm name="zext_ln628_18"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:68 %r_V_103 = shl i32 %zext_ln628_18, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_103"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:69 %p_Result_35 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:70 %zext_ln628_19 = zext i8 %p_Result_35

]]></Node>
<StgValue><ssdm name="zext_ln628_19"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:71 %r_V_104 = shl i32 %zext_ln628_19, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:72 %or_ln1498_12 = or i32 %r_V_102, i32 %r_V_101

]]></Node>
<StgValue><ssdm name="or_ln1498_12"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:73 %or_ln1498_13 = or i32 %r_V_103, i32 %r_V_104

]]></Node>
<StgValue><ssdm name="or_ln1498_13"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:74 %ret_V_4 = or i32 %or_ln1498_13, i32 %or_ln1498_12

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:75 %p_Result_36 = trunc i512 %p_Result_5

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:76 %zext_ln628_20 = zext i8 %p_Result_36

]]></Node>
<StgValue><ssdm name="zext_ln628_20"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:77 %r_V_105 = shl i32 %zext_ln628_20, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_105"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:78 %p_Result_37 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_5, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:79 %zext_ln628_21 = zext i8 %p_Result_37

]]></Node>
<StgValue><ssdm name="zext_ln628_21"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:80 %r_V_106 = shl i32 %zext_ln628_21, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_106"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:81 %p_Result_38 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_5, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:82 %zext_ln628_22 = zext i8 %p_Result_38

]]></Node>
<StgValue><ssdm name="zext_ln628_22"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:83 %r_V_107 = shl i32 %zext_ln628_22, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_107"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:84 %p_Result_39 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_5, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:85 %zext_ln628_23 = zext i8 %p_Result_39

]]></Node>
<StgValue><ssdm name="zext_ln628_23"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:86 %r_V_108 = shl i32 %zext_ln628_23, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_108"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:87 %or_ln1498_15 = or i32 %r_V_106, i32 %r_V_105

]]></Node>
<StgValue><ssdm name="or_ln1498_15"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:88 %or_ln1498_16 = or i32 %r_V_107, i32 %r_V_108

]]></Node>
<StgValue><ssdm name="or_ln1498_16"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:89 %ret_V_5 = or i32 %or_ln1498_16, i32 %or_ln1498_15

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:90 %p_Result_40 = trunc i512 %p_Result_6

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:91 %zext_ln628_24 = zext i8 %p_Result_40

]]></Node>
<StgValue><ssdm name="zext_ln628_24"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:92 %r_V_109 = shl i32 %zext_ln628_24, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_109"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:93 %p_Result_41 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_6, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:94 %zext_ln628_25 = zext i8 %p_Result_41

]]></Node>
<StgValue><ssdm name="zext_ln628_25"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:95 %r_V_110 = shl i32 %zext_ln628_25, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_110"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:96 %p_Result_42 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_6, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:97 %zext_ln628_26 = zext i8 %p_Result_42

]]></Node>
<StgValue><ssdm name="zext_ln628_26"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:98 %r_V_111 = shl i32 %zext_ln628_26, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_111"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:99 %p_Result_43 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_6, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:100 %zext_ln628_27 = zext i8 %p_Result_43

]]></Node>
<StgValue><ssdm name="zext_ln628_27"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:101 %r_V_112 = shl i32 %zext_ln628_27, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:102 %or_ln1498_18 = or i32 %r_V_110, i32 %r_V_109

]]></Node>
<StgValue><ssdm name="or_ln1498_18"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:103 %or_ln1498_19 = or i32 %r_V_111, i32 %r_V_112

]]></Node>
<StgValue><ssdm name="or_ln1498_19"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:104 %ret_V_6 = or i32 %or_ln1498_19, i32 %or_ln1498_18

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:105 %p_Result_44 = trunc i512 %p_Result_7

]]></Node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:106 %zext_ln628_28 = zext i8 %p_Result_44

]]></Node>
<StgValue><ssdm name="zext_ln628_28"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:107 %r_V_113 = shl i32 %zext_ln628_28, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_113"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:108 %p_Result_45 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_7, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:109 %zext_ln628_29 = zext i8 %p_Result_45

]]></Node>
<StgValue><ssdm name="zext_ln628_29"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:110 %r_V_114 = shl i32 %zext_ln628_29, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_114"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:111 %p_Result_46 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_7, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_46"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:112 %zext_ln628_30 = zext i8 %p_Result_46

]]></Node>
<StgValue><ssdm name="zext_ln628_30"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:113 %r_V_115 = shl i32 %zext_ln628_30, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_115"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:114 %p_Result_47 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_7, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:115 %zext_ln628_31 = zext i8 %p_Result_47

]]></Node>
<StgValue><ssdm name="zext_ln628_31"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:116 %r_V_116 = shl i32 %zext_ln628_31, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_116"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:117 %or_ln1498_21 = or i32 %r_V_114, i32 %r_V_113

]]></Node>
<StgValue><ssdm name="or_ln1498_21"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:118 %or_ln1498_22 = or i32 %r_V_115, i32 %r_V_116

]]></Node>
<StgValue><ssdm name="or_ln1498_22"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:119 %ret_V_7 = or i32 %or_ln1498_22, i32 %or_ln1498_21

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:120 %p_Result_48 = trunc i512 %p_Result_8

]]></Node>
<StgValue><ssdm name="p_Result_48"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:121 %zext_ln628_32 = zext i8 %p_Result_48

]]></Node>
<StgValue><ssdm name="zext_ln628_32"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:122 %r_V_117 = shl i32 %zext_ln628_32, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_117"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:123 %p_Result_49 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_8, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_49"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:124 %zext_ln628_33 = zext i8 %p_Result_49

]]></Node>
<StgValue><ssdm name="zext_ln628_33"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:125 %r_V_118 = shl i32 %zext_ln628_33, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_118"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:126 %p_Result_50 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_8, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_50"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:127 %zext_ln628_34 = zext i8 %p_Result_50

]]></Node>
<StgValue><ssdm name="zext_ln628_34"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:128 %r_V_119 = shl i32 %zext_ln628_34, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_119"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:129 %p_Result_51 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_8, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_51"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:130 %zext_ln628_35 = zext i8 %p_Result_51

]]></Node>
<StgValue><ssdm name="zext_ln628_35"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:131 %r_V_120 = shl i32 %zext_ln628_35, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_120"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:132 %or_ln1498_24 = or i32 %r_V_118, i32 %r_V_117

]]></Node>
<StgValue><ssdm name="or_ln1498_24"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:133 %or_ln1498_25 = or i32 %r_V_119, i32 %r_V_120

]]></Node>
<StgValue><ssdm name="or_ln1498_25"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:134 %ret_V_8 = or i32 %or_ln1498_25, i32 %or_ln1498_24

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:135 %p_Result_52 = trunc i512 %p_Result_9

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:136 %zext_ln628_36 = zext i8 %p_Result_52

]]></Node>
<StgValue><ssdm name="zext_ln628_36"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:137 %r_V_121 = shl i32 %zext_ln628_36, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_121"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:138 %p_Result_53 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_9, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_53"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:139 %zext_ln628_37 = zext i8 %p_Result_53

]]></Node>
<StgValue><ssdm name="zext_ln628_37"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:140 %r_V_122 = shl i32 %zext_ln628_37, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:141 %p_Result_54 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_9, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:142 %zext_ln628_38 = zext i8 %p_Result_54

]]></Node>
<StgValue><ssdm name="zext_ln628_38"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:143 %r_V_123 = shl i32 %zext_ln628_38, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_123"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:144 %p_Result_55 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_9, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:145 %zext_ln628_39 = zext i8 %p_Result_55

]]></Node>
<StgValue><ssdm name="zext_ln628_39"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:146 %r_V_124 = shl i32 %zext_ln628_39, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:147 %or_ln1498_27 = or i32 %r_V_122, i32 %r_V_121

]]></Node>
<StgValue><ssdm name="or_ln1498_27"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:148 %or_ln1498_28 = or i32 %r_V_123, i32 %r_V_124

]]></Node>
<StgValue><ssdm name="or_ln1498_28"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:149 %ret_V_9 = or i32 %or_ln1498_28, i32 %or_ln1498_27

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:150 %p_Result_56 = trunc i512 %p_Result_10

]]></Node>
<StgValue><ssdm name="p_Result_56"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:151 %zext_ln628_40 = zext i8 %p_Result_56

]]></Node>
<StgValue><ssdm name="zext_ln628_40"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:152 %r_V_125 = shl i32 %zext_ln628_40, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_125"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:153 %p_Result_57 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_10, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_57"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:154 %zext_ln628_41 = zext i8 %p_Result_57

]]></Node>
<StgValue><ssdm name="zext_ln628_41"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:155 %r_V_126 = shl i32 %zext_ln628_41, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_126"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:156 %p_Result_58 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_10, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_58"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:157 %zext_ln628_42 = zext i8 %p_Result_58

]]></Node>
<StgValue><ssdm name="zext_ln628_42"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:158 %r_V_127 = shl i32 %zext_ln628_42, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_127"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:159 %p_Result_59 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_10, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:160 %zext_ln628_43 = zext i8 %p_Result_59

]]></Node>
<StgValue><ssdm name="zext_ln628_43"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:161 %r_V_128 = shl i32 %zext_ln628_43, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_128"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:162 %or_ln1498_30 = or i32 %r_V_126, i32 %r_V_125

]]></Node>
<StgValue><ssdm name="or_ln1498_30"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:163 %or_ln1498_31 = or i32 %r_V_127, i32 %r_V_128

]]></Node>
<StgValue><ssdm name="or_ln1498_31"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:164 %ret_V_10 = or i32 %or_ln1498_31, i32 %or_ln1498_30

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:165 %p_Result_60 = trunc i512 %p_Result_11

]]></Node>
<StgValue><ssdm name="p_Result_60"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:166 %zext_ln628_44 = zext i8 %p_Result_60

]]></Node>
<StgValue><ssdm name="zext_ln628_44"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:167 %r_V_129 = shl i32 %zext_ln628_44, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_129"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:168 %p_Result_61 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_11, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_61"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:169 %zext_ln628_45 = zext i8 %p_Result_61

]]></Node>
<StgValue><ssdm name="zext_ln628_45"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:170 %r_V_130 = shl i32 %zext_ln628_45, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:171 %p_Result_62 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_11, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_62"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:172 %zext_ln628_46 = zext i8 %p_Result_62

]]></Node>
<StgValue><ssdm name="zext_ln628_46"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:173 %r_V_131 = shl i32 %zext_ln628_46, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:174 %p_Result_63 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_11, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_63"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:175 %zext_ln628_47 = zext i8 %p_Result_63

]]></Node>
<StgValue><ssdm name="zext_ln628_47"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:176 %r_V_132 = shl i32 %zext_ln628_47, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:177 %or_ln1498_33 = or i32 %r_V_130, i32 %r_V_129

]]></Node>
<StgValue><ssdm name="or_ln1498_33"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:178 %or_ln1498_34 = or i32 %r_V_131, i32 %r_V_132

]]></Node>
<StgValue><ssdm name="or_ln1498_34"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:179 %ret_V_11 = or i32 %or_ln1498_34, i32 %or_ln1498_33

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:180 %p_Result_64 = trunc i512 %p_Result_12

]]></Node>
<StgValue><ssdm name="p_Result_64"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:181 %zext_ln628_48 = zext i8 %p_Result_64

]]></Node>
<StgValue><ssdm name="zext_ln628_48"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:182 %r_V_133 = shl i32 %zext_ln628_48, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:183 %p_Result_65 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_12, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_65"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:184 %zext_ln628_49 = zext i8 %p_Result_65

]]></Node>
<StgValue><ssdm name="zext_ln628_49"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:185 %r_V_134 = shl i32 %zext_ln628_49, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:186 %p_Result_66 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_12, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_66"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:187 %zext_ln628_50 = zext i8 %p_Result_66

]]></Node>
<StgValue><ssdm name="zext_ln628_50"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:188 %r_V_135 = shl i32 %zext_ln628_50, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:189 %p_Result_67 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_12, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_67"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:190 %zext_ln628_51 = zext i8 %p_Result_67

]]></Node>
<StgValue><ssdm name="zext_ln628_51"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:191 %r_V_136 = shl i32 %zext_ln628_51, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:192 %or_ln1498_36 = or i32 %r_V_134, i32 %r_V_133

]]></Node>
<StgValue><ssdm name="or_ln1498_36"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:193 %or_ln1498_37 = or i32 %r_V_135, i32 %r_V_136

]]></Node>
<StgValue><ssdm name="or_ln1498_37"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:194 %ret_V_12 = or i32 %or_ln1498_37, i32 %or_ln1498_36

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:195 %p_Result_68 = trunc i512 %p_Result_13

]]></Node>
<StgValue><ssdm name="p_Result_68"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:196 %zext_ln628_52 = zext i8 %p_Result_68

]]></Node>
<StgValue><ssdm name="zext_ln628_52"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:197 %r_V_137 = shl i32 %zext_ln628_52, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:198 %p_Result_69 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_13, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_69"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:199 %zext_ln628_53 = zext i8 %p_Result_69

]]></Node>
<StgValue><ssdm name="zext_ln628_53"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:200 %r_V_138 = shl i32 %zext_ln628_53, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:201 %p_Result_70 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_13, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:202 %zext_ln628_54 = zext i8 %p_Result_70

]]></Node>
<StgValue><ssdm name="zext_ln628_54"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:203 %r_V_139 = shl i32 %zext_ln628_54, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:204 %p_Result_71 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_13, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_71"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:205 %zext_ln628_55 = zext i8 %p_Result_71

]]></Node>
<StgValue><ssdm name="zext_ln628_55"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:206 %r_V_140 = shl i32 %zext_ln628_55, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:207 %or_ln1498_39 = or i32 %r_V_138, i32 %r_V_137

]]></Node>
<StgValue><ssdm name="or_ln1498_39"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:208 %or_ln1498_40 = or i32 %r_V_139, i32 %r_V_140

]]></Node>
<StgValue><ssdm name="or_ln1498_40"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:209 %ret_V_13 = or i32 %or_ln1498_40, i32 %or_ln1498_39

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:210 %p_Result_72 = trunc i512 %p_Result_14

]]></Node>
<StgValue><ssdm name="p_Result_72"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:211 %zext_ln628_56 = zext i8 %p_Result_72

]]></Node>
<StgValue><ssdm name="zext_ln628_56"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:212 %r_V_141 = shl i32 %zext_ln628_56, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:213 %p_Result_73 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_14, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_73"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:214 %zext_ln628_57 = zext i8 %p_Result_73

]]></Node>
<StgValue><ssdm name="zext_ln628_57"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:215 %r_V_142 = shl i32 %zext_ln628_57, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:216 %p_Result_74 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_14, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_74"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:217 %zext_ln628_58 = zext i8 %p_Result_74

]]></Node>
<StgValue><ssdm name="zext_ln628_58"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:218 %r_V_143 = shl i32 %zext_ln628_58, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="577" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:219 %p_Result_75 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_14, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_75"/></StgValue>
</operation>

<operation id="578" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:220 %zext_ln628_59 = zext i8 %p_Result_75

]]></Node>
<StgValue><ssdm name="zext_ln628_59"/></StgValue>
</operation>

<operation id="579" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:221 %r_V_144 = shl i32 %zext_ln628_59, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:222 %or_ln1498_42 = or i32 %r_V_142, i32 %r_V_141

]]></Node>
<StgValue><ssdm name="or_ln1498_42"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:223 %or_ln1498_43 = or i32 %r_V_143, i32 %r_V_144

]]></Node>
<StgValue><ssdm name="or_ln1498_43"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:224 %ret_V_14 = or i32 %or_ln1498_43, i32 %or_ln1498_42

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="512">
<![CDATA[
for.inc100:225 %p_Result_76 = trunc i512 %p_Result_15

]]></Node>
<StgValue><ssdm name="p_Result_76"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:226 %zext_ln628_60 = zext i8 %p_Result_76

]]></Node>
<StgValue><ssdm name="zext_ln628_60"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:227 %r_V_145 = shl i32 %zext_ln628_60, i32 %bitShifter_8b

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:228 %p_Result_77 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_15, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_77"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:229 %zext_ln628_61 = zext i8 %p_Result_77

]]></Node>
<StgValue><ssdm name="zext_ln628_61"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:230 %r_V_146 = shl i32 %zext_ln628_61, i32 %bitShifter_16b

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:231 %p_Result_78 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_15, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_78"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:232 %zext_ln628_62 = zext i8 %p_Result_78

]]></Node>
<StgValue><ssdm name="zext_ln628_62"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:233 %r_V_147 = shl i32 %zext_ln628_62, i32 %bitShifter_24b

]]></Node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100:234 %p_Result_79 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %p_Result_15, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_79"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="8">
<![CDATA[
for.inc100:235 %zext_ln628_63 = zext i8 %p_Result_79

]]></Node>
<StgValue><ssdm name="zext_ln628_63"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:236 %r_V_148 = shl i32 %zext_ln628_63, i32 %bitShifter_32b

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:237 %or_ln1498_45 = or i32 %r_V_146, i32 %r_V_145

]]></Node>
<StgValue><ssdm name="or_ln1498_45"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:238 %or_ln1498_46 = or i32 %r_V_147, i32 %r_V_148

]]></Node>
<StgValue><ssdm name="or_ln1498_46"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc100:239 %ret_V_15 = or i32 %or_ln1498_46, i32 %or_ln1498_45

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="disableShift" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
for.inc100:240 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="599" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:0 %or_i_1488 = phi i32 %ret_V_14, void %for.inc100, i32 %bufferWriteTemp_V_29, void %if.then

]]></Node>
<StgValue><ssdm name="or_i_1488"/></StgValue>
</operation>

<operation id="600" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:1 %or_i_1387 = phi i32 %ret_V_13, void %for.inc100, i32 %bufferWriteTemp_V_28, void %if.then

]]></Node>
<StgValue><ssdm name="or_i_1387"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:2 %or_i_1286 = phi i32 %ret_V_12, void %for.inc100, i32 %bufferWriteTemp_V_27, void %if.then

]]></Node>
<StgValue><ssdm name="or_i_1286"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:3 %or_i_1185 = phi i32 %ret_V_11, void %for.inc100, i32 %bufferWriteTemp_V_26, void %if.then

]]></Node>
<StgValue><ssdm name="or_i_1185"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:4 %or_i_1084 = phi i32 %ret_V_10, void %for.inc100, i32 %bufferWriteTemp_V_25, void %if.then

]]></Node>
<StgValue><ssdm name="or_i_1084"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:5 %or_i_983 = phi i32 %ret_V_9, void %for.inc100, i32 %bufferWriteTemp_V_24, void %if.then

]]></Node>
<StgValue><ssdm name="or_i_983"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:6 %or_i_882 = phi i32 %ret_V_8, void %for.inc100, i32 %bufferWriteTemp_V_23, void %if.then

]]></Node>
<StgValue><ssdm name="or_i_882"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:7 %or_i_781 = phi i32 %ret_V_7, void %for.inc100, i32 %bufferWriteTemp_V_22, void %if.then

]]></Node>
<StgValue><ssdm name="or_i_781"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:8 %or_i_680 = phi i32 %ret_V_6, void %for.inc100, i32 %bufferWriteTemp_V_21, void %if.then

]]></Node>
<StgValue><ssdm name="or_i_680"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:9 %or_i_579 = phi i32 %ret_V_5, void %for.inc100, i32 %bufferWriteTemp_V_20, void %if.then

]]></Node>
<StgValue><ssdm name="or_i_579"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:10 %or_i_478 = phi i32 %ret_V_4, void %for.inc100, i32 %bufferWriteTemp_V_19, void %if.then

]]></Node>
<StgValue><ssdm name="or_i_478"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:11 %or_i_377 = phi i32 %ret_V_3, void %for.inc100, i32 %bufferWriteTemp_V_18, void %if.then

]]></Node>
<StgValue><ssdm name="or_i_377"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:12 %or_i_276 = phi i32 %ret_V_2, void %for.inc100, i32 %bufferWriteTemp_V_17, void %if.then

]]></Node>
<StgValue><ssdm name="or_i_276"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:13 %or_i_175 = phi i32 %ret_V_1, void %for.inc100, i32 %bufferWriteTemp_V_16, void %if.then

]]></Node>
<StgValue><ssdm name="or_i_175"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:14 %or_i74 = phi i32 %ret_V, void %for.inc100, i32 %bufferWriteTemp_V, void %if.then

]]></Node>
<StgValue><ssdm name="or_i74"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:15 %empty = phi i32 %ret_V_15, void %for.inc100, i32 %bufferWriteTemp_V_30, void %if.then

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="32">
<![CDATA[
if.end:16 %trunc_ln215 = trunc i32 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="32">
<![CDATA[
if.end:17 %trunc_ln215_1 = trunc i32 %or_i_1488

]]></Node>
<StgValue><ssdm name="trunc_ln215_1"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="32">
<![CDATA[
if.end:18 %trunc_ln215_2 = trunc i32 %or_i_1387

]]></Node>
<StgValue><ssdm name="trunc_ln215_2"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="32">
<![CDATA[
if.end:19 %trunc_ln215_3 = trunc i32 %or_i_1286

]]></Node>
<StgValue><ssdm name="trunc_ln215_3"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="32">
<![CDATA[
if.end:20 %trunc_ln215_4 = trunc i32 %or_i_1185

]]></Node>
<StgValue><ssdm name="trunc_ln215_4"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="32">
<![CDATA[
if.end:21 %trunc_ln215_5 = trunc i32 %or_i_1084

]]></Node>
<StgValue><ssdm name="trunc_ln215_5"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="32">
<![CDATA[
if.end:22 %trunc_ln215_6 = trunc i32 %or_i_983

]]></Node>
<StgValue><ssdm name="trunc_ln215_6"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="32">
<![CDATA[
if.end:23 %trunc_ln215_7 = trunc i32 %or_i_882

]]></Node>
<StgValue><ssdm name="trunc_ln215_7"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="32">
<![CDATA[
if.end:24 %trunc_ln215_8 = trunc i32 %or_i_781

]]></Node>
<StgValue><ssdm name="trunc_ln215_8"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="32">
<![CDATA[
if.end:25 %trunc_ln215_9 = trunc i32 %or_i_680

]]></Node>
<StgValue><ssdm name="trunc_ln215_9"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="32">
<![CDATA[
if.end:26 %trunc_ln215_10 = trunc i32 %or_i_579

]]></Node>
<StgValue><ssdm name="trunc_ln215_10"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="32">
<![CDATA[
if.end:27 %trunc_ln215_11 = trunc i32 %or_i_478

]]></Node>
<StgValue><ssdm name="trunc_ln215_11"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="32">
<![CDATA[
if.end:28 %trunc_ln215_12 = trunc i32 %or_i_377

]]></Node>
<StgValue><ssdm name="trunc_ln215_12"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="32">
<![CDATA[
if.end:29 %trunc_ln215_13 = trunc i32 %or_i_276

]]></Node>
<StgValue><ssdm name="trunc_ln215_13"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="32">
<![CDATA[
if.end:30 %trunc_ln215_14 = trunc i32 %or_i_175

]]></Node>
<StgValue><ssdm name="trunc_ln215_14"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="32">
<![CDATA[
if.end:31 %trunc_ln215_15 = trunc i32 %or_i74

]]></Node>
<StgValue><ssdm name="trunc_ln215_15"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
for.inc162:0 %p_Result_81 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %empty, i32 %or_i_1488, i32 %or_i_1387, i32 %or_i_1286, i32 %or_i_1185, i32 %or_i_1084, i32 %or_i_983, i32 %or_i_882, i32 %or_i_781, i32 %or_i_680, i32 %or_i_579, i32 %or_i_478, i32 %or_i_377, i32 %or_i_276, i32 %or_i_175, i32 %or_i74

]]></Node>
<StgValue><ssdm name="p_Result_81"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
for.inc162:1 %br_ln0 = br void %if.end165

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:0 %sub_ln231 = sub i32 0, i32 %or_i74

]]></Node>
<StgValue><ssdm name="sub_ln231"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:1 %sub_ln231_1 = sub i32 0, i32 %or_i_175

]]></Node>
<StgValue><ssdm name="sub_ln231_1"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:2 %sub_ln231_2 = sub i32 0, i32 %or_i_276

]]></Node>
<StgValue><ssdm name="sub_ln231_2"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:3 %sub_ln231_3 = sub i32 0, i32 %or_i_377

]]></Node>
<StgValue><ssdm name="sub_ln231_3"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:4 %sub_ln231_4 = sub i32 0, i32 %or_i_478

]]></Node>
<StgValue><ssdm name="sub_ln231_4"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:5 %sub_ln231_5 = sub i32 0, i32 %or_i_579

]]></Node>
<StgValue><ssdm name="sub_ln231_5"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:6 %sub_ln231_6 = sub i32 0, i32 %or_i_680

]]></Node>
<StgValue><ssdm name="sub_ln231_6"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:7 %sub_ln231_7 = sub i32 0, i32 %or_i_781

]]></Node>
<StgValue><ssdm name="sub_ln231_7"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:8 %sub_ln231_8 = sub i32 0, i32 %or_i_882

]]></Node>
<StgValue><ssdm name="sub_ln231_8"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:9 %sub_ln231_9 = sub i32 0, i32 %or_i_983

]]></Node>
<StgValue><ssdm name="sub_ln231_9"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:10 %sub_ln231_10 = sub i32 0, i32 %or_i_1084

]]></Node>
<StgValue><ssdm name="sub_ln231_10"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:11 %sub_ln231_11 = sub i32 0, i32 %or_i_1185

]]></Node>
<StgValue><ssdm name="sub_ln231_11"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:12 %sub_ln231_12 = sub i32 0, i32 %or_i_1286

]]></Node>
<StgValue><ssdm name="sub_ln231_12"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:13 %sub_ln231_13 = sub i32 0, i32 %or_i_1387

]]></Node>
<StgValue><ssdm name="sub_ln231_13"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:14 %sub_ln231_14 = sub i32 0, i32 %or_i_1488

]]></Node>
<StgValue><ssdm name="sub_ln231_14"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc146:15 %sub_ln231_15 = sub i32 0, i32 %empty

]]></Node>
<StgValue><ssdm name="sub_ln231_15"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
for.inc146:16 %p_Result_80 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln231_15, i32 %sub_ln231_14, i32 %sub_ln231_13, i32 %sub_ln231_12, i32 %sub_ln231_11, i32 %sub_ln231_10, i32 %sub_ln231_9, i32 %sub_ln231_8, i32 %sub_ln231_7, i32 %sub_ln231_6, i32 %sub_ln231_5, i32 %sub_ln231_4, i32 %sub_ln231_3, i32 %sub_ln231_2, i32 %sub_ln231_1, i32 %sub_ln231

]]></Node>
<StgValue><ssdm name="p_Result_80"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
for.inc146:17 %br_ln233 = br void %if.end165

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:0 %r_V = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i74, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:1 %zext_ln1669 = zext i31 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1669"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:2 %select_ln220 = select i1 %trunc_ln215_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:3 %xor_ln220 = xor i32 %zext_ln1669, i32 %select_ln220

]]></Node>
<StgValue><ssdm name="xor_ln220"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:4 %r_V_79 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i_175, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_79"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:5 %zext_ln1669_1 = zext i31 %r_V_79

]]></Node>
<StgValue><ssdm name="zext_ln1669_1"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:6 %select_ln220_1 = select i1 %trunc_ln215_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_1"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:7 %xor_ln220_1 = xor i32 %zext_ln1669_1, i32 %select_ln220_1

]]></Node>
<StgValue><ssdm name="xor_ln220_1"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:8 %r_V_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i_276, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:9 %zext_ln1669_2 = zext i31 %r_V_1

]]></Node>
<StgValue><ssdm name="zext_ln1669_2"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:10 %select_ln220_2 = select i1 %trunc_ln215_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_2"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:11 %xor_ln220_2 = xor i32 %zext_ln1669_2, i32 %select_ln220_2

]]></Node>
<StgValue><ssdm name="xor_ln220_2"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:12 %r_V_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i_377, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:13 %zext_ln1669_3 = zext i31 %r_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1669_3"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:14 %select_ln220_3 = select i1 %trunc_ln215_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_3"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:15 %xor_ln220_3 = xor i32 %zext_ln1669_3, i32 %select_ln220_3

]]></Node>
<StgValue><ssdm name="xor_ln220_3"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:16 %r_V_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i_478, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:17 %zext_ln1669_4 = zext i31 %r_V_3

]]></Node>
<StgValue><ssdm name="zext_ln1669_4"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:18 %select_ln220_4 = select i1 %trunc_ln215_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_4"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:19 %xor_ln220_4 = xor i32 %zext_ln1669_4, i32 %select_ln220_4

]]></Node>
<StgValue><ssdm name="xor_ln220_4"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:20 %r_V_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i_579, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:21 %zext_ln1669_5 = zext i31 %r_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1669_5"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:22 %select_ln220_5 = select i1 %trunc_ln215_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_5"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:23 %xor_ln220_5 = xor i32 %zext_ln1669_5, i32 %select_ln220_5

]]></Node>
<StgValue><ssdm name="xor_ln220_5"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:24 %r_V_5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i_680, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:25 %zext_ln1669_6 = zext i31 %r_V_5

]]></Node>
<StgValue><ssdm name="zext_ln1669_6"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:26 %select_ln220_6 = select i1 %trunc_ln215_9, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_6"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:27 %xor_ln220_6 = xor i32 %zext_ln1669_6, i32 %select_ln220_6

]]></Node>
<StgValue><ssdm name="xor_ln220_6"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:28 %r_V_6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i_781, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:29 %zext_ln1669_7 = zext i31 %r_V_6

]]></Node>
<StgValue><ssdm name="zext_ln1669_7"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:30 %select_ln220_7 = select i1 %trunc_ln215_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_7"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:31 %xor_ln220_7 = xor i32 %zext_ln1669_7, i32 %select_ln220_7

]]></Node>
<StgValue><ssdm name="xor_ln220_7"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:32 %r_V_7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i_882, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:33 %zext_ln1669_8 = zext i31 %r_V_7

]]></Node>
<StgValue><ssdm name="zext_ln1669_8"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:34 %select_ln220_8 = select i1 %trunc_ln215_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_8"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:35 %xor_ln220_8 = xor i32 %zext_ln1669_8, i32 %select_ln220_8

]]></Node>
<StgValue><ssdm name="xor_ln220_8"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:36 %r_V_8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i_983, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:37 %zext_ln1669_9 = zext i31 %r_V_8

]]></Node>
<StgValue><ssdm name="zext_ln1669_9"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:38 %select_ln220_9 = select i1 %trunc_ln215_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_9"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:39 %xor_ln220_9 = xor i32 %zext_ln1669_9, i32 %select_ln220_9

]]></Node>
<StgValue><ssdm name="xor_ln220_9"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:40 %r_V_9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i_1084, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:41 %zext_ln1669_10 = zext i31 %r_V_9

]]></Node>
<StgValue><ssdm name="zext_ln1669_10"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:42 %select_ln220_10 = select i1 %trunc_ln215_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_10"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:43 %xor_ln220_10 = xor i32 %zext_ln1669_10, i32 %select_ln220_10

]]></Node>
<StgValue><ssdm name="xor_ln220_10"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:44 %r_V_80 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i_1185, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:45 %zext_ln1669_11 = zext i31 %r_V_80

]]></Node>
<StgValue><ssdm name="zext_ln1669_11"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:46 %select_ln220_11 = select i1 %trunc_ln215_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_11"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:47 %xor_ln220_11 = xor i32 %zext_ln1669_11, i32 %select_ln220_11

]]></Node>
<StgValue><ssdm name="xor_ln220_11"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:48 %r_V_81 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i_1286, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_81"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:49 %zext_ln1669_12 = zext i31 %r_V_81

]]></Node>
<StgValue><ssdm name="zext_ln1669_12"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:50 %select_ln220_12 = select i1 %trunc_ln215_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_12"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:51 %xor_ln220_12 = xor i32 %zext_ln1669_12, i32 %select_ln220_12

]]></Node>
<StgValue><ssdm name="xor_ln220_12"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:52 %r_V_82 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i_1387, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:53 %zext_ln1669_13 = zext i31 %r_V_82

]]></Node>
<StgValue><ssdm name="zext_ln1669_13"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:54 %select_ln220_13 = select i1 %trunc_ln215_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_13"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:55 %xor_ln220_13 = xor i32 %zext_ln1669_13, i32 %select_ln220_13

]]></Node>
<StgValue><ssdm name="xor_ln220_13"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:56 %r_V_83 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i_1488, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_83"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:57 %zext_ln1669_14 = zext i31 %r_V_83

]]></Node>
<StgValue><ssdm name="zext_ln1669_14"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:58 %select_ln220_14 = select i1 %trunc_ln215_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_14"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:59 %xor_ln220_14 = xor i32 %zext_ln1669_14, i32 %select_ln220_14

]]></Node>
<StgValue><ssdm name="xor_ln220_14"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc127:60 %r_V_84 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="31">
<![CDATA[
for.inc127:61 %zext_ln1669_15 = zext i31 %r_V_84

]]></Node>
<StgValue><ssdm name="zext_ln1669_15"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc127:62 %select_ln220_15 = select i1 %trunc_ln215, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln220_15"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc127:63 %xor_ln220_15 = xor i32 %zext_ln1669_15, i32 %select_ln220_15

]]></Node>
<StgValue><ssdm name="xor_ln220_15"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="513" op_0_bw="513" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32">
<![CDATA[
for.inc127:64 %p_s = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i1 0, i32 %xor_ln220_15, i32 %xor_ln220_14, i32 %xor_ln220_13, i32 %xor_ln220_12, i32 %xor_ln220_11, i32 %xor_ln220_10, i32 %xor_ln220_9, i32 %xor_ln220_8, i32 %xor_ln220_7, i32 %xor_ln220_6, i32 %xor_ln220_5, i32 %xor_ln220_4, i32 %xor_ln220_3, i32 %xor_ln220_2, i32 %xor_ln220_1, i32 %xor_ln220

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="513">
<![CDATA[
for.inc127:65 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i513P0A, i513 %DI_strm, i513 %p_s

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
for.inc127:66 %br_ln223 = br void %if.end184

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="718" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
if.end165:0 %bufferWriteStrm_V_2 = phi i512 %p_Result_80, void %for.inc146, i512 %p_Result_81, void %for.inc162

]]></Node>
<StgValue><ssdm name="bufferWriteStrm_V_2"/></StgValue>
</operation>

<operation id="719" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.else181:0 %p_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %BV

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="720" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
if.else181:1 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %PA_meta_strm, i33 %p_1

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="721" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="513" op_0_bw="513" op_1_bw="1" op_2_bw="512">
<![CDATA[
if.else181:2 %p_2 = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i512, i1 0, i512 %bufferWriteStrm_V_2

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="722" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="513">
<![CDATA[
if.else181:3 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i513P0A, i513 %PA_strm, i513 %p_2

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="723" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
if.else181:4 %br_ln0 = br void %if.end183

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="724" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then168:0 %br_ln244 = br i1 %cmp169_read, void %if.end180, void %if.then170

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="725" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="1"/>
<literal name="cmp169_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then170:3 %br_ln249 = br i1 %icmp_ln249, void %if.end180, void %if.then172

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="726" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="1"/>
<literal name="cmp169_read" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="448" op_0_bw="512">
<![CDATA[
if.then172:0 %trunc_ln1498 = trunc i512 %bufferWriteStrm_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln1498"/></StgValue>
</operation>

<operation id="727" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="1"/>
<literal name="cmp169_read" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="512" op_0_bw="512" op_1_bw="448" op_2_bw="64">
<![CDATA[
if.then172:2 %ret_V_17 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i448.i64, i448 %trunc_ln1498, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="728" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="1"/>
<literal name="cmp169_read" val="1"/>
<literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
if.then172:3 %br_ln253 = br void %if.end180

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="729" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0" op_4_bw="512" op_5_bw="0">
<![CDATA[
if.end180:0 %bufferWriteStrm_V_4 = phi i512 %ret_V_17, void %if.then172, i512 %bufferWriteStrm_V_2, void %if.then168, i512 %bufferWriteStrm_V_2, void %if.then170

]]></Node>
<StgValue><ssdm name="bufferWriteStrm_V_4"/></StgValue>
</operation>

<operation id="730" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="513" op_0_bw="513" op_1_bw="1" op_2_bw="512">
<![CDATA[
if.end180:1 %p_3 = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i512, i1 0, i512 %bufferWriteStrm_V_4

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="731" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="513">
<![CDATA[
if.end180:2 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i513P0A, i513 %out_Cstrm, i513 %p_3

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="732" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="icmp_ln215" val="0"/>
<literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
if.end180:3 %br_ln264 = br void %if.end183

]]></Node>
<StgValue><ssdm name="br_ln264"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
