<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Agilex™ 5 FPGAs and SoC FPGAs</title>

    <link rel="stylesheet" href="/css/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_5_FPGAs_and_SoC_FPGAs_overview.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>Agilex™ 5 FPGA and SoC FPGA</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/data-center-gpu-max-badge.png.rendition.intel.web.480.270.png" alt="">
                        </div>
                        <p>Agilex 5 devices are the first FPGA fabric infused with AI tensor blocks for higher compute density<sup>1</sup>.</p>
                        <p>These mid-range FPGAs are optimized for applications requiring high performance, lower power, and smaller sizes.</p>
                        <p><a href="">Read the Agilex™ 5 FPGA product brief ›</a></p>
                        <p><a href="">Get started with the design journey ›</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/badge-agilex-inside-reduced_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Demo Videos</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_5_FPGAs_and_SoC_FPGAs_design_hub.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Design Hub</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!------------------------------- Agilex FPGAs ------------------------------>
    <section>
        <div class="mv_gen_padd">
            <div class="container">
                <div style="border-bottom: 1px solid #fff;" class="row mv_gen_content">
                    <div class="col-md-4 col-sm-12">
                        <div class="mv_gen_heading">
                            <div class="mv_agilex_img">
                                <img src="/img/mv_image/badge-agilex-inside-reduced_1080-1080.webp" alt="">
                            </div>
                            <div class="align-content-center">
                                <h5><a href="">Agilex™ 5 FPGAs and SoC FPGAs E-Series</a></h5>
                            </div>
                        </div>
                    </div>
                    <div class="col-8">
                        <p class="mb-0 mv_agilex_text">Optimized for power and size—ideal for intelligent applications at the edge, embedded, and more. This series is manufactured using Intel 7 technology and offers transceiver rate options of 17Gbps and 28Gbps, a multi-core Arm SoC, and enhanced DSP with AI Tensor Blocks.</p>
                    </div>
                </div>
                <div style="border-bottom: 1px solid #fff;" class="row mv_gen_content">
                    <div class="col-md-4 col-sm-12">
                        <div class="mv_gen_heading">
                            <div class="mv_agilex_img">
                                <img src="/img/mv_image/badge-agilex-inside-reduced_1080-1080.webp" alt="">
                            </div>
                            <div class="align-content-center">
                                <h5><a href="">Agilex™ 5 FPGAs and SoC FPGAs D-Series</a></h5>
                            </div>
                        </div>
                    </div>
                    <div class="col-8">
                        <p class="mb-0 mv_agilex_text">Optimized for performance and power efficiency—ideal for various applications across multiple markets. This series is manufactured using Intel 7 technology and offers transceiver rates up to 28Gbps, a multi-core Arm SoC, and enhanced DSP with AI Tensor Blocks.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- altera ----------------------------->
    <section>
        <div class="mv_altera_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-5">
                        <video class="w-100" controls loop id="myVideo1">
                            <source src="/img/mv_video/video.mp4" type="video/mp4">
                        </video>
                    </div>
                    <div class="col-md-7 align-content-center">
                        <h1 style="font-weight: 350;"><a class="b_special_a2" href="">Play Video
                            Agilex™ 5 FPGA Overview Video</a></h1>
                        <p class="">Watch to learn about the key features and capabilities of the Agilex™ 5 FPGA portfolio.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!--------------------------- Agilex™ 5 FPGA Series -------------------------->
    <section>
        <div style="background-color: #0068B5;" class="mv_altera_padd">
            <div class="container">
                <h1 style="font-weight: 350; color: #fff; text-align: center;">Agilex™ 5 FPGA Series</h1>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!---------------------------- Series table ------------------------------------>
    <section>
        <div class="mv_product_padd">
            <div class="container">
                <table class="mv_product_table w-100">
                    <thead>
                        <tr>
                            <th>
                                <p style="font-size: 16px; font-weight: 700;" class="mb-2">E-Series</p>
                                <p style="font-size: 16px; font-weight: normal;" class="mb-0">For wide range of applications that require optimal balance of power and performance.</p>
                            </th>
                            <th>
                                <p style="font-size: 16px; font-weight: 700;" class="mb-2">D-Series</p>
                                <p style="font-size: 16px; font-weight: normal;" class="mb-0">For high-performance processor interface and bandwidth-intensive applications.</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>50K - 656K LEs</td>
                            <td>103K - 644K LEs</td>
                        </tr>
                        <tr>
                            <td>Package size as small as 15 mm x 15 mm</td>
                            <td>Package size as small as 23 mm x 23 mm</td>
                        </tr>
                        <tr>
                            <td>Up to 24 x 28G transceivers</td>
                            <td>Up to 32 x 28G transceivers</td>
                        </tr>
                        <tr>
                            <td>Up to PCIe 4.0 x4 and 10/25GbE x6 Hard IP</td>
                            <td>Up to PCIe 4.0 x8 and 25GbE x16 Hard IP</td>
                        </tr>
                        <tr>
                            <td>DDR4 @ 2,667 Mbps, DDR5 @ 3,600 Mbps, LPDDR4/5 @ 3,733 Mbps</td>
                            <td>DDR4 @ 3,200 Mbps, DDR5 @ 4,000 Mbps, LPDDR4/4x/5 @ 4,267 Mbps, QDR IV @ 2,132 Mbps</td>
                        </tr>
                        <tr>
                            <td>Peak TOPS INT8 up to 26</td>
                            <td>Peak TOPS INT8 up to 56</td>
                        </tr>
                        <tr>
                            <td>18x19 Multipliers up to 1,692</td>
                            <td>18x19 Multipliers up to3,680</td>
                        </tr>
                        <tr>
                            <td colspan="2">Multi-core Arm processors of Dual-core A55 @ 1.5 GHz and Dual-core A76 @ 1.8GHz</td>
                        </tr>
                        <tr>
                            <td colspan="2">MIPI D-PHY v2.5 at up to 3.5 Gbps per lane</td>
                        </tr>
                    </tbody>
                </table>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------- Want to Learn More? ----------------------------->
    <section>
        <div class="row mv_wrapper_row_padd">
            <div class="col-xxl-6 col-xl-6 col-lg-6 col-md-12">
                <div class="mv_wrapper">
                    <div class="mv_wrapper_bg">
                        <div class="mv_wrapper_bg_img mv_wrapper_bg_img_ai"></div>
                    </div>
                    <a href="" class="mv_promo_block">
                        <div class="mv_promo_text">
                            <h2>Want to Learn More?</h2>
                            <p> For documentation and product information, contact our sales team.</p>
                            <p><span class="mv_con_btn">Contact us</span></p>
                        </div>
                    </a>
                </div>
            </div>
            <div class="col-xxl-6 col-xl-6 col-lg-6 col-md-12">
                <div class="mv_wrapper">
                    <div class="mv_wrapper_bg">
                        <div class="mv_wrapper_bg_img mv_wrapper_bg_img_trust"></div>
                    </div>
                    <a href="" class="mv_promo_block">
                        <div class="mv_promo_text">
                            <h2>Ready to Start Designing?</h2>
                            <p><span class="mv_con_btn">Get started with the design journey</span></p>
                        </div>
                    </a>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!------------------------------- Resources to ------------------------------------>
    <section>
        <div class="mv_discover_more_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">Related Links</h2>
                <div class="row mv_intel_tiber_content">
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Agilex™ 5 FPGAs and SoCs Product Brieff</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Agilex™ 5 FPGAs and SoCs Device Overview</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">FPGA Community</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------- Product and Performance Information ----------------------->
    <section class="container py-5">
        <h4 class="h6">Product and Performance Information</h4>
        <div class="disclaimer" style="font-size: 12px;"><sup>1</sup> Altera technologies may require enabled hardware, software or service activation. All information provided here is subject to change without notice. Contact your Altera representative to obtain the latest Intel product specifications and related information. Unless otherwise noted, testing as of dates shown in the configurations and may not reflect all publicly available updates. See above for configuration details. No product or component can be absolutely secure.</div>
        <div class="disclaimer" style="font-size: 12px;">
            Altera© Corporation. Altera, the Altera logo, and other Altera marks are trademarks of Altera Corporation or its subsidiaries. *Other names and brands may be claimed as the property of others.
        </div>
    </section>
    <!-- ---------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>