$comment
	File created using the following command:
		vcd file alu1bit.msim.vcd -direction
$end
$date
	Mon May 31 14:03:20 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu1bit_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " AInvert $end
$var wire 1 # b $end
$var wire 1 $ BInvert $end
$var wire 1 % CarryIn $end
$var wire 1 & CarryOut $end
$var wire 1 ' Operation [1] $end
$var wire 1 ( Operation [0] $end
$var wire 1 ) Result $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_a $end
$var wire 1 4 ww_b $end
$var wire 1 5 ww_CarryIn $end
$var wire 1 6 ww_AInvert $end
$var wire 1 7 ww_BInvert $end
$var wire 1 8 ww_Operation [1] $end
$var wire 1 9 ww_Operation [0] $end
$var wire 1 : ww_Result $end
$var wire 1 ; ww_CarryOut $end
$var wire 1 < \AInvert~combout\ $end
$var wire 1 = \a~combout\ $end
$var wire 1 > \u6|sum~0_combout\ $end
$var wire 1 ? \b~combout\ $end
$var wire 1 @ \CarryIn~combout\ $end
$var wire 1 A \u8|Mux0~0_combout\ $end
$var wire 1 B \BInvert~combout\ $end
$var wire 1 C \u8|Mux0~1_combout\ $end
$var wire 1 D \u8|Mux0~2_combout\ $end
$var wire 1 E \u6|CarryOut~0_combout\ $end
$var wire 1 F \Operation~combout\ [1] $end
$var wire 1 G \Operation~combout\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
1%
1&
0)
0*
1+
x,
1-
1.
1/
10
11
12
03
04
15
06
17
0:
1;
0<
0=
0>
0?
1@
1A
1B
0C
0D
1E
1'
0(
18
09
1F
0G
$end
#80000
1#
14
1?
1C
0E
0;
1D
0&
1:
1)
#160000
0#
1!
04
13
1=
0?
0C
1E
1>
1;
1&
#240000
1#
14
1?
1C
0D
0:
0)
#320000
