 ** Message System Log
 ** Database: 
 ** Date:   Wed Jul 20 22:15:27 2022


****************
Macro Parameters
****************

Name                            : acc_20bit
Family                          : PA3LC
Output Format                   : VERILOG
Type                            : Accumulator
Variation                       : Ripple
Algorithm                       : Ripple
Generate GCF                    : No
Carry In                        : None
Carry Out                       : None
Async Clear                     : Active Low
Enable                          : Active Low
Clock                           : Rising
Width                           : 20
Max. Fanout                     : Default
Insert Pad                      : No
Insert I/O Reg                  : No
Debug Level                     : 0

*************
Fanin Control
*************

Signal      Buffering   Max Load   Signal Width
------      ---------   --------   ------------
Aclr          Auto         8
Enable        Auto         6
Clock         None                      1

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:     86  Total:   3072   (2.80%)
    IO (W/ clocks)             Used:      0  Total:    100   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/LiberoProjects/Clyde/Clyde/smartgen\acc_20bit\acc_20bit.v.

 ** Log Ended:   Wed Jul 20 22:15:28 2022

