set tool_name "QuestaSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {lab3.vo lab3_v.sdo}}
	{{"Fast Model"} {lab3_fast.vo lab3_v_fast.sdo}}
}
