# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:33:47 on Oct 11,2025
# vlog -reportprogress 300 adder_sub.v "+acc" 
# -- Compiling module full_adder
# -- Compiling module full_adder_tb
# -- Compiling module adder_sub
# -- Compiling module adder_sub_tb
# 
# Top level modules:
# 	full_adder_tb
# 	adder_sub_tb
# End time: 19:33:48 on Oct 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim adder_sub_tb 
# Start time: 19:33:48 on Oct 11,2025
# ** Error: (vsim-7) Failed to open info file "E:/VLSI1ST/GATE_LEVELL/ADDER_SUB/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: (vopt-7) Failed to open info file "E:/VLSI1ST/GATE_LEVELL/ADDER_SUB/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# Optimization failed
# ** Error: (vopt-1933) Unable to create temporary directory E:/VLSI1ST/GATE_LEVELL/ADDER_SUB/work/_tempmsg
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:33:57 on Oct 11,2025
# vlog -reportprogress 300 adder_sub.v "+acc" 
# -- Compiling module full_adder
# -- Compiling module full_adder_tb
# -- Compiling module adder_sub
# -- Compiling module adder_sub_tb
# 
# Top level modules:
# 	full_adder_tb
# 	adder_sub_tb
# End time: 19:33:57 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim adder_sub_tb 
# Start time: 19:33:48 on Oct 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.adder_sub_tb(fast)
# Loading work.adder_sub(fast)
# Loading work.full_adder(fast)
# a= 4 b= 1 m=0 cin=1 s= 6 cout=0 $time=0
# a= 9 b= 3 m=1 cin=0 s= 5 cout=1 $time=10
# a=13 b=13 m=0 cin=1 s=11 cout=1 $time=20
# a= 5 b= 2 m=1 cin=0 s= 2 cout=1 $time=30
# a= 1 b=13 m=0 cin=1 s=15 cout=0 $time=40
# a= 6 b=13 m=1 cin=0 s= 8 cout=0 $time=50
# a=13 b=12 m=0 cin=1 s=10 cout=1 $time=60
# a= 9 b= 6 m=1 cin=0 s= 2 cout=1 $time=70
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:35:00 on Oct 11,2025
# vlog -reportprogress 300 adder_sub.v "+acc" 
# -- Compiling module full_adder
# -- Compiling module full_adder_tb
# -- Compiling module adder_sub
# -- Compiling module adder_sub_tb
# 
# Top level modules:
# 	full_adder_tb
# 	adder_sub_tb
# End time: 19:35:00 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:35:06 on Oct 11,2025, Elapsed time: 0:01:18
# Errors: 1, Warnings: 0
# vsim adder_sub_tb 
# Start time: 19:35:06 on Oct 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.adder_sub_tb(fast)
# Loading work.adder_sub(fast)
# Loading work.full_adder(fast)
# a= 4 b= 1 m=0 cin=1 s= 3 cout=1 $time=0
# a= 9 b= 3 m=1 cin=0 s=12 cout=0 $time=10
# a=13 b=13 m=0 cin=1 s= 0 cout=1 $time=20
# a= 5 b= 2 m=1 cin=0 s= 7 cout=0 $time=30
# a= 1 b=13 m=0 cin=1 s= 4 cout=0 $time=40
# a= 6 b=13 m=1 cin=0 s= 3 cout=1 $time=50
# a=13 b=12 m=0 cin=1 s= 1 cout=1 $time=60
# a= 9 b= 6 m=1 cin=0 s=15 cout=0 $time=70
# End time: 19:37:58 on Oct 11,2025, Elapsed time: 0:02:52
# Errors: 0, Warnings: 0
