INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:21:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            addf0/operator/excRt_c4_reg[0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 1.950ns (23.334%)  route 6.407ns (76.666%))
  Logic Levels:           20  (CARRY4=8 LUT3=2 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1533, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X19Y162        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y162        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=47, routed)          0.466     1.190    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X18Y162        LUT4 (Prop_lut4_I0_O)        0.043     1.233 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.233    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X18Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.471 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.471    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X18Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.521 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.521    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X18Y164        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.668 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[3]
                         net (fo=10, routed)          0.437     2.105    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_4
    SLICE_X20Y165        LUT3 (Prop_lut3_I0_O)        0.120     2.225 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9/O
                         net (fo=33, routed)          0.762     2.986    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9_n_0
    SLICE_X37Y167        LUT6 (Prop_lut6_I2_O)        0.043     3.029 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_3/O
                         net (fo=2, routed)           0.461     3.490    lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_3_n_0
    SLICE_X23Y167        LUT5 (Prop_lut5_I4_O)        0.043     3.533 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_12/O
                         net (fo=9, routed)           1.045     4.578    lsq1/handshake_lsq_lsq1_core/dataReg_reg[30]
    SLICE_X5Y153         LUT6 (Prop_lut6_I2_O)        0.043     4.621 r  lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3/O
                         net (fo=46, routed)          0.381     5.003    lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3_n_0
    SLICE_X5Y150         LUT3 (Prop_lut3_I1_O)        0.048     5.051 r  lsq1/handshake_lsq_lsq1_core/level4_c1[5]_i_3/O
                         net (fo=5, routed)           0.448     5.499    lsq1/handshake_lsq_lsq1_core/dataReg_reg[2]
    SLICE_X3Y149         LUT4 (Prop_lut4_I0_O)        0.126     5.625 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     5.625    addf0/operator/S[1]
    SLICE_X3Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.882 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001     5.883    addf0/operator/ltOp_carry_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.932 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.932    addf0/operator/ltOp_carry__0_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.981 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.981    addf0/operator/ltOp_carry__1_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.030 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.030    addf0/operator/ltOp_carry__2_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.157 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.715     6.871    load2/data_tehb/control/CO[0]
    SLICE_X16Y164        LUT6 (Prop_lut6_I1_O)        0.130     7.001 r  load2/data_tehb/control/extendedExpInc_c4_reg[8]_srl4_i_6/O
                         net (fo=1, routed)           0.424     7.425    load2/data_tehb/control/extendedExpInc_c4_reg[8]_srl4_i_6_n_0
    SLICE_X14Y162        LUT5 (Prop_lut5_I1_O)        0.043     7.468 r  load2/data_tehb/control/extendedExpInc_c4_reg[8]_srl4_i_3/O
                         net (fo=3, routed)           0.569     8.038    load1/data_tehb/control/extendedExpInc_c5_reg[6]
    SLICE_X2Y155         LUT6 (Prop_lut6_I1_O)        0.043     8.081 r  load1/data_tehb/control/extendedExpInc_c4_reg[8]_srl4_i_1/O
                         net (fo=4, routed)           0.316     8.396    load1/data_tehb/control/dataReg_reg[28]
    SLICE_X3Y154         LUT4 (Prop_lut4_I3_O)        0.043     8.439 f  load1/data_tehb/control/excRt_c4_reg[0]_srl4_i_4/O
                         net (fo=1, routed)           0.210     8.649    addf0/operator/excRt_c5_reg[0]_1
    SLICE_X3Y154         LUT6 (Prop_lut6_I2_O)        0.043     8.692 r  addf0/operator/excRt_c4_reg[0]_srl4_i_1/O
                         net (fo=1, routed)           0.173     8.865    addf0/operator/excRt_c0[0]
    SLICE_X2Y154         SRL16E                                       r  addf0/operator/excRt_c4_reg[0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=1533, unset)         0.483    10.183    addf0/operator/clk
    SLICE_X2Y154         SRL16E                                       r  addf0/operator/excRt_c4_reg[0]_srl4/CLK
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X2Y154         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031    10.116    addf0/operator/excRt_c4_reg[0]_srl4
  -------------------------------------------------------------------
                         required time                         10.116    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  1.251    




