verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/ec67/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/8391/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/f0b6/hdl/verilog" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/0127/hdl/verilog" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/434f/hdl" \
"../../../bd/mic_dma/ip/mic_dma_processing_system7_0_0/sim/mic_dma_processing_system7_0_0.v" \
"../../../bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/sim/bd_5a83.v" \
"../../../bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_0/sim/bd_5a83_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/ec67/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/8391/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/f0b6/hdl/verilog" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/0127/hdl/verilog" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/434f/hdl" \
"../../../bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_2/sim/bd_5a83_s00mmu_0.sv" \
"../../../bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_3/sim/bd_5a83_s00tr_0.sv" \
"../../../bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_4/sim/bd_5a83_s00sic_0.sv" \
"../../../bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_5/sim/bd_5a83_s00a2s_0.sv" \
"../../../bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_6/sim/bd_5a83_sarn_0.sv" \
"../../../bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_7/sim/bd_5a83_srn_0.sv" \
"../../../bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_8/sim/bd_5a83_sawn_0.sv" \
"../../../bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_9/sim/bd_5a83_swn_0.sv" \
"../../../bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_10/sim/bd_5a83_sbn_0.sv" \
"../../../bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_11/sim/bd_5a83_m00s2a_0.sv" \
"../../../bd/mic_dma/ip/mic_dma_axi_smc_0/bd_0/ip/ip_12/sim/bd_5a83_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/ec67/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/8391/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/f0b6/hdl/verilog" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/0127/hdl/verilog" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/434f/hdl" \
"../../../bd/mic_dma/ip/mic_dma_axi_smc_0/sim/mic_dma_axi_smc_0.v" \
"../../../bd/mic_dma/ip/mic_dma_axis_data_fifo_0_0/sim/mic_dma_axis_data_fifo_0_0.v" \
"../../../bd/mic_dma/ip/mic_dma_mic_sampler_0_0/sim/mic_dma_mic_sampler_0_0.v" \
"../../../bd/mic_dma/sim/mic_dma.v" \
"../../../bd/mic_dma/ip/mic_dma_axi_mem_intercon_imp_auto_pc_0/sim/mic_dma_axi_mem_intercon_imp_auto_pc_0.v" \
"../../../bd/mic_dma/ip/mic_dma_axi_mem_intercon_1_imp_auto_pc_0/sim/mic_dma_axi_mem_intercon_1_imp_auto_pc_0.v" \
"../../../bd/mic_dma/ip/mic_dma_axi_mem_intercon_1_imp_auto_us_0/sim/mic_dma_axi_mem_intercon_1_imp_auto_us_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
