--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 446 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------
Slack:                  17.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.589ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.313   tester/M_counter_q[27]
                                                       tester/Mcount_M_counter_q_xor<27>
                                                       tester/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (1.615ns logic, 0.974ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack:                  17.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.579ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.303   tester/M_counter_q[27]
                                                       tester/Mcount_M_counter_q_xor<27>
                                                       tester/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.579ns (1.605ns logic, 0.974ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack:                  17.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.548ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.272   tester/M_counter_q[27]
                                                       tester/Mcount_M_counter_q_xor<27>
                                                       tester/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (1.574ns logic, 0.974ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  17.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.493ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.CLK      Tcinck                0.313   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
                                                       tester/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.493ns (1.522ns logic, 0.971ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  17.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.489ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.213   tester/M_counter_q[27]
                                                       tester/Mcount_M_counter_q_xor<27>
                                                       tester/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (1.515ns logic, 0.974ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack:                  17.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.483ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.CLK      Tcinck                0.303   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
                                                       tester/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (1.512ns logic, 0.971ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack:                  17.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.CLK      Tcinck                0.272   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
                                                       tester/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (1.481ns logic, 0.971ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack:                  17.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.397ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.CLK      Tcinck                0.313   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
                                                       tester/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (1.429ns logic, 0.968ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack:                  17.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.393ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.CLK      Tcinck                0.213   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
                                                       tester/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.393ns (1.422ns logic, 0.971ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack:                  17.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.387ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.CLK      Tcinck                0.303   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
                                                       tester/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (1.419ns logic, 0.968ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack:                  17.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.356ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.CLK      Tcinck                0.272   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
                                                       tester/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.356ns (1.388ns logic, 0.968ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack:                  17.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.BMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=8)        1.318   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.470   tester/M_counter_q[27]
                                                       tester/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (0.988ns logic, 1.318ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  17.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.301ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.194 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.CLK      Tcinck                0.313   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
                                                       tester/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.301ns (1.336ns logic, 0.965ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack:                  17.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.196 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.CLK      Tcinck                0.213   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
                                                       tester/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (1.329ns logic, 0.968ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack:                  17.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.BMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=8)        1.318   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.461   tester/M_counter_q[27]
                                                       tester/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (0.979ns logic, 1.318ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  17.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.291ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.194 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.CLK      Tcinck                0.303   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
                                                       tester/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (1.326ns logic, 0.965ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack:                  17.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.BMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=8)        1.318   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.450   tester/M_counter_q[27]
                                                       tester/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (0.968ns logic, 1.318ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  17.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.BMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=8)        1.318   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.428   tester/M_counter_q[27]
                                                       tester/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (0.946ns logic, 1.318ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  17.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.194 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.CLK      Tcinck                0.272   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
                                                       tester/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (1.295ns logic, 0.965ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack:                  17.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_0 (FF)
  Destination:          tester/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.251ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_0 to tester/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_0
    SLICE_X8Y25.A5       net (fanout=1)        0.456   tester/M_counter_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   tester/M_counter_q[3]
                                                       tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.313   tester/M_counter_q[27]
                                                       tester/Mcount_M_counter_q_xor<27>
                                                       tester/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (1.777ns logic, 0.474ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack:                  17.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_0 (FF)
  Destination:          tester/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_0 to tester/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_0
    SLICE_X8Y25.A5       net (fanout=1)        0.456   tester/M_counter_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   tester/M_counter_q[3]
                                                       tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.303   tester/M_counter_q[27]
                                                       tester/Mcount_M_counter_q_xor<27>
                                                       tester/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (1.767ns logic, 0.474ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack:                  17.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.205ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.192 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.CLK      Tcinck                0.313   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
                                                       tester/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (1.243ns logic, 0.962ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  17.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_0 (FF)
  Destination:          tester/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.210ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_0 to tester/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_0
    SLICE_X8Y25.A5       net (fanout=1)        0.456   tester/M_counter_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   tester/M_counter_q[3]
                                                       tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.272   tester/M_counter_q[27]
                                                       tester/Mcount_M_counter_q_xor<27>
                                                       tester/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.210ns (1.736ns logic, 0.474ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Slack:                  17.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.201ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.194 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.CLK      Tcinck                0.213   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
                                                       tester/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (1.236ns logic, 0.965ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack:                  17.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.195ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.192 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.CLK      Tcinck                0.303   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
                                                       tester/M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.195ns (1.233ns logic, 0.962ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack:                  17.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_3 (FF)
  Destination:          tester/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.164ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.192 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_3 to tester/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_3
    SLICE_X8Y25.D3       net (fanout=1)        0.956   tester/M_counter_q[3]
    SLICE_X8Y25.COUT     Topcyd                0.312   tester/M_counter_q[3]
                                                       tester/M_counter_q[3]_rt
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.CLK      Tcinck                0.272   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
                                                       tester/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (1.202ns logic, 0.962ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  17.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_4 (FF)
  Destination:          tester/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.197 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_4 to tester/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   tester/M_counter_q[7]
                                                       tester/M_counter_q_4
    SLICE_X8Y26.A5       net (fanout=1)        0.456   tester/M_counter_q[4]
    SLICE_X8Y26.COUT     Topcya                0.474   tester/M_counter_q[7]
                                                       tester/M_counter_q[4]_rt
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.313   tester/M_counter_q[27]
                                                       tester/Mcount_M_counter_q_xor<27>
                                                       tester/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (1.684ns logic, 0.471ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack:                  17.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_0 (FF)
  Destination:          tester/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_0 to tester/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_0
    SLICE_X8Y25.A5       net (fanout=1)        0.456   tester/M_counter_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   tester/M_counter_q[3]
                                                       tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.CLK      Tcinck                0.313   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
                                                       tester/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (1.684ns logic, 0.471ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack:                  17.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_0 (FF)
  Destination:          tester/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_0 to tester/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   tester/M_counter_q[3]
                                                       tester/M_counter_q_0
    SLICE_X8Y25.A5       net (fanout=1)        0.456   tester/M_counter_q[0]
    SLICE_X8Y25.COUT     Topcya                0.474   tester/M_counter_q[3]
                                                       tester/Mcount_M_counter_q_lut<0>_INV_0
                                                       tester/Mcount_M_counter_q_cy<3>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[3]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/M_counter_q[7]
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.213   tester/M_counter_q[27]
                                                       tester/Mcount_M_counter_q_xor<27>
                                                       tester/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (1.677ns logic, 0.474ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_4 (FF)
  Destination:          tester/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.197 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_4 to tester/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   tester/M_counter_q[7]
                                                       tester/M_counter_q_4
    SLICE_X8Y26.A5       net (fanout=1)        0.456   tester/M_counter_q[4]
    SLICE_X8Y26.COUT     Topcya                0.474   tester/M_counter_q[7]
                                                       tester/M_counter_q[4]_rt
                                                       tester/Mcount_M_counter_q_cy<7>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[7]
    SLICE_X8Y27.COUT     Tbyp                  0.093   tester/M_counter_q[11]
                                                       tester/Mcount_M_counter_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[11]
    SLICE_X8Y28.COUT     Tbyp                  0.093   tester/M_counter_q[15]
                                                       tester/Mcount_M_counter_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[15]
    SLICE_X8Y29.COUT     Tbyp                  0.093   tester/M_counter_q[19]
                                                       tester/Mcount_M_counter_q_cy<19>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[19]
    SLICE_X8Y30.COUT     Tbyp                  0.093   tester/M_counter_q[23]
                                                       tester/Mcount_M_counter_q_cy<23>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   tester/Mcount_M_counter_q_cy[23]
    SLICE_X8Y31.CLK      Tcinck                0.303   tester/M_counter_q[27]
                                                       tester/Mcount_M_counter_q_xor<27>
                                                       tester/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.674ns logic, 0.471ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_0/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_1/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_2/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_3/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_4/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_5/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_6/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_7/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_8/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_9/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_10/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_11/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_12/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_13/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_14/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_15/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_16/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_17/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_18/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_19/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_20/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_21/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_22/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_23/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[27]/CLK
  Logical resource: tester/M_counter_q_24/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[27]/CLK
  Logical resource: tester/M_counter_q_25/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[27]/CLK
  Logical resource: tester/M_counter_q_26/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[27]/CLK
  Logical resource: tester/M_counter_q_27/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_tester_led_alu_1[5]/CLK
  Logical resource: tester/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.624|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 446 paths, 0 nets, and 65 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 03 00:28:37 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4550 MB



