// Seed: 1761497572
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  wire [-1 'b0 : -1] id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_10 = 32'd11,
    parameter id_2  = 32'd68,
    parameter id_4  = 32'd67
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11
);
  output wire id_11;
  output wire _id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  input wire _id_2;
  input wire id_1;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_3,
      id_12,
      id_6,
      id_11,
      id_6
  );
  wire [id_2  ^  id_4 : 1] id_13[1 : id_10  +  1];
endmodule
