
Receiver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000387c  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08003a10  08003a10  00004a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a38  08003a38  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08003a38  08003a38  00004a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a40  08003a40  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a40  08003a40  00004a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003a44  08003a44  00004a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003a48  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  20000068  08003ab0  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000240  08003ab0  00005240  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008f21  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b40  00000000  00000000  0000dfb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000830  00000000  00000000  0000fb00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000634  00000000  00000000  00010330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001639c  00000000  00000000  00010964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a26e  00000000  00000000  00026d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000870b1  00000000  00000000  00030f6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b801f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002678  00000000  00000000  000b8064  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000ba6dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000068 	.word	0x20000068
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080039f8 	.word	0x080039f8

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	2000006c 	.word	0x2000006c
 80001d0:	080039f8 	.word	0x080039f8

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b96a 	b.w	80004c0 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	460c      	mov	r4, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14e      	bne.n	80002ae <__udivmoddi4+0xaa>
 8000210:	4694      	mov	ip, r2
 8000212:	458c      	cmp	ip, r1
 8000214:	4686      	mov	lr, r0
 8000216:	fab2 f282 	clz	r2, r2
 800021a:	d962      	bls.n	80002e2 <__udivmoddi4+0xde>
 800021c:	b14a      	cbz	r2, 8000232 <__udivmoddi4+0x2e>
 800021e:	f1c2 0320 	rsb	r3, r2, #32
 8000222:	4091      	lsls	r1, r2
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	fa0c fc02 	lsl.w	ip, ip, r2
 800022c:	4319      	orrs	r1, r3
 800022e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000232:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000236:	fa1f f68c 	uxth.w	r6, ip
 800023a:	fbb1 f4f7 	udiv	r4, r1, r7
 800023e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000242:	fb07 1114 	mls	r1, r7, r4, r1
 8000246:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024a:	fb04 f106 	mul.w	r1, r4, r6
 800024e:	4299      	cmp	r1, r3
 8000250:	d90a      	bls.n	8000268 <__udivmoddi4+0x64>
 8000252:	eb1c 0303 	adds.w	r3, ip, r3
 8000256:	f104 30ff 	add.w	r0, r4, #4294967295
 800025a:	f080 8112 	bcs.w	8000482 <__udivmoddi4+0x27e>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 810f 	bls.w	8000482 <__udivmoddi4+0x27e>
 8000264:	3c02      	subs	r4, #2
 8000266:	4463      	add	r3, ip
 8000268:	1a59      	subs	r1, r3, r1
 800026a:	fa1f f38e 	uxth.w	r3, lr
 800026e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000272:	fb07 1110 	mls	r1, r7, r0, r1
 8000276:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027a:	fb00 f606 	mul.w	r6, r0, r6
 800027e:	429e      	cmp	r6, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x94>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f100 31ff 	add.w	r1, r0, #4294967295
 800028a:	f080 80fc 	bcs.w	8000486 <__udivmoddi4+0x282>
 800028e:	429e      	cmp	r6, r3
 8000290:	f240 80f9 	bls.w	8000486 <__udivmoddi4+0x282>
 8000294:	4463      	add	r3, ip
 8000296:	3802      	subs	r0, #2
 8000298:	1b9b      	subs	r3, r3, r6
 800029a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa6>
 80002a2:	40d3      	lsrs	r3, r2
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xba>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb4>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa6>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x150>
 80002c6:	42a3      	cmp	r3, r4
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xcc>
 80002ca:	4290      	cmp	r0, r2
 80002cc:	f0c0 80f0 	bcc.w	80004b0 <__udivmoddi4+0x2ac>
 80002d0:	1a86      	subs	r6, r0, r2
 80002d2:	eb64 0303 	sbc.w	r3, r4, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	2d00      	cmp	r5, #0
 80002da:	d0e6      	beq.n	80002aa <__udivmoddi4+0xa6>
 80002dc:	e9c5 6300 	strd	r6, r3, [r5]
 80002e0:	e7e3      	b.n	80002aa <__udivmoddi4+0xa6>
 80002e2:	2a00      	cmp	r2, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x204>
 80002e8:	eba1 040c 	sub.w	r4, r1, ip
 80002ec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f0:	fa1f f78c 	uxth.w	r7, ip
 80002f4:	2101      	movs	r1, #1
 80002f6:	fbb4 f6f8 	udiv	r6, r4, r8
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb08 4416 	mls	r4, r8, r6, r4
 8000302:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000306:	fb07 f006 	mul.w	r0, r7, r6
 800030a:	4298      	cmp	r0, r3
 800030c:	d908      	bls.n	8000320 <__udivmoddi4+0x11c>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 34ff 	add.w	r4, r6, #4294967295
 8000316:	d202      	bcs.n	800031e <__udivmoddi4+0x11a>
 8000318:	4298      	cmp	r0, r3
 800031a:	f200 80cd 	bhi.w	80004b8 <__udivmoddi4+0x2b4>
 800031e:	4626      	mov	r6, r4
 8000320:	1a1c      	subs	r4, r3, r0
 8000322:	fa1f f38e 	uxth.w	r3, lr
 8000326:	fbb4 f0f8 	udiv	r0, r4, r8
 800032a:	fb08 4410 	mls	r4, r8, r0, r4
 800032e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000332:	fb00 f707 	mul.w	r7, r0, r7
 8000336:	429f      	cmp	r7, r3
 8000338:	d908      	bls.n	800034c <__udivmoddi4+0x148>
 800033a:	eb1c 0303 	adds.w	r3, ip, r3
 800033e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x146>
 8000344:	429f      	cmp	r7, r3
 8000346:	f200 80b0 	bhi.w	80004aa <__udivmoddi4+0x2a6>
 800034a:	4620      	mov	r0, r4
 800034c:	1bdb      	subs	r3, r3, r7
 800034e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x9c>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa20 fc06 	lsr.w	ip, r0, r6
 8000364:	fa04 f301 	lsl.w	r3, r4, r1
 8000368:	ea43 030c 	orr.w	r3, r3, ip
 800036c:	40f4      	lsrs	r4, r6
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	0c38      	lsrs	r0, r7, #16
 8000374:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000378:	fbb4 fef0 	udiv	lr, r4, r0
 800037c:	fa1f fc87 	uxth.w	ip, r7
 8000380:	fb00 441e 	mls	r4, r0, lr, r4
 8000384:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000388:	fb0e f90c 	mul.w	r9, lr, ip
 800038c:	45a1      	cmp	r9, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d90a      	bls.n	80003aa <__udivmoddi4+0x1a6>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f10e 3aff 	add.w	sl, lr, #4294967295
 800039a:	f080 8084 	bcs.w	80004a6 <__udivmoddi4+0x2a2>
 800039e:	45a1      	cmp	r9, r4
 80003a0:	f240 8081 	bls.w	80004a6 <__udivmoddi4+0x2a2>
 80003a4:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a8:	443c      	add	r4, r7
 80003aa:	eba4 0409 	sub.w	r4, r4, r9
 80003ae:	fa1f f983 	uxth.w	r9, r3
 80003b2:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b6:	fb00 4413 	mls	r4, r0, r3, r4
 80003ba:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003be:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d907      	bls.n	80003d6 <__udivmoddi4+0x1d2>
 80003c6:	193c      	adds	r4, r7, r4
 80003c8:	f103 30ff 	add.w	r0, r3, #4294967295
 80003cc:	d267      	bcs.n	800049e <__udivmoddi4+0x29a>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d965      	bls.n	800049e <__udivmoddi4+0x29a>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003da:	fba0 9302 	umull	r9, r3, r0, r2
 80003de:	eba4 040c 	sub.w	r4, r4, ip
 80003e2:	429c      	cmp	r4, r3
 80003e4:	46ce      	mov	lr, r9
 80003e6:	469c      	mov	ip, r3
 80003e8:	d351      	bcc.n	800048e <__udivmoddi4+0x28a>
 80003ea:	d04e      	beq.n	800048a <__udivmoddi4+0x286>
 80003ec:	b155      	cbz	r5, 8000404 <__udivmoddi4+0x200>
 80003ee:	ebb8 030e 	subs.w	r3, r8, lr
 80003f2:	eb64 040c 	sbc.w	r4, r4, ip
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	40cb      	lsrs	r3, r1
 80003fc:	431e      	orrs	r6, r3
 80003fe:	40cc      	lsrs	r4, r1
 8000400:	e9c5 6400 	strd	r6, r4, [r5]
 8000404:	2100      	movs	r1, #0
 8000406:	e750      	b.n	80002aa <__udivmoddi4+0xa6>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f103 	lsr.w	r1, r0, r3
 8000410:	fa0c fc02 	lsl.w	ip, ip, r2
 8000414:	fa24 f303 	lsr.w	r3, r4, r3
 8000418:	4094      	lsls	r4, r2
 800041a:	430c      	orrs	r4, r1
 800041c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000420:	fa00 fe02 	lsl.w	lr, r0, r2
 8000424:	fa1f f78c 	uxth.w	r7, ip
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3110 	mls	r1, r8, r0, r3
 8000430:	0c23      	lsrs	r3, r4, #16
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f107 	mul.w	r1, r0, r7
 800043a:	4299      	cmp	r1, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x24c>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 36ff 	add.w	r6, r0, #4294967295
 8000446:	d22c      	bcs.n	80004a2 <__udivmoddi4+0x29e>
 8000448:	4299      	cmp	r1, r3
 800044a:	d92a      	bls.n	80004a2 <__udivmoddi4+0x29e>
 800044c:	3802      	subs	r0, #2
 800044e:	4463      	add	r3, ip
 8000450:	1a5b      	subs	r3, r3, r1
 8000452:	b2a4      	uxth	r4, r4
 8000454:	fbb3 f1f8 	udiv	r1, r3, r8
 8000458:	fb08 3311 	mls	r3, r8, r1, r3
 800045c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000460:	fb01 f307 	mul.w	r3, r1, r7
 8000464:	42a3      	cmp	r3, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x276>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000470:	d213      	bcs.n	800049a <__udivmoddi4+0x296>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d911      	bls.n	800049a <__udivmoddi4+0x296>
 8000476:	3902      	subs	r1, #2
 8000478:	4464      	add	r4, ip
 800047a:	1ae4      	subs	r4, r4, r3
 800047c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000480:	e739      	b.n	80002f6 <__udivmoddi4+0xf2>
 8000482:	4604      	mov	r4, r0
 8000484:	e6f0      	b.n	8000268 <__udivmoddi4+0x64>
 8000486:	4608      	mov	r0, r1
 8000488:	e706      	b.n	8000298 <__udivmoddi4+0x94>
 800048a:	45c8      	cmp	r8, r9
 800048c:	d2ae      	bcs.n	80003ec <__udivmoddi4+0x1e8>
 800048e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000492:	eb63 0c07 	sbc.w	ip, r3, r7
 8000496:	3801      	subs	r0, #1
 8000498:	e7a8      	b.n	80003ec <__udivmoddi4+0x1e8>
 800049a:	4631      	mov	r1, r6
 800049c:	e7ed      	b.n	800047a <__udivmoddi4+0x276>
 800049e:	4603      	mov	r3, r0
 80004a0:	e799      	b.n	80003d6 <__udivmoddi4+0x1d2>
 80004a2:	4630      	mov	r0, r6
 80004a4:	e7d4      	b.n	8000450 <__udivmoddi4+0x24c>
 80004a6:	46d6      	mov	lr, sl
 80004a8:	e77f      	b.n	80003aa <__udivmoddi4+0x1a6>
 80004aa:	4463      	add	r3, ip
 80004ac:	3802      	subs	r0, #2
 80004ae:	e74d      	b.n	800034c <__udivmoddi4+0x148>
 80004b0:	4606      	mov	r6, r0
 80004b2:	4623      	mov	r3, r4
 80004b4:	4608      	mov	r0, r1
 80004b6:	e70f      	b.n	80002d8 <__udivmoddi4+0xd4>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	4463      	add	r3, ip
 80004bc:	e730      	b.n	8000320 <__udivmoddi4+0x11c>
 80004be:	bf00      	nop

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <log_error_to_flash>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// error_code = 1: message is not sent correctly.
// error_code = 2: receive wrong feedback.
// error_code = 3: didn't receive feedback.
void log_error_to_flash(uint32_t error_code) {
 80004c4:	b5b0      	push	{r4, r5, r7, lr}
 80004c6:	b084      	sub	sp, #16
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
    uint32_t address = 0x08080000;
 80004cc:	4b09      	ldr	r3, [pc, #36]	@ (80004f4 <log_error_to_flash+0x30>)
 80004ce:	60fb      	str	r3, [r7, #12]
    HAL_FLASH_Unlock();
 80004d0:	f000 fda6 	bl	8001020 <HAL_FLASH_Unlock>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, error_code);
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	2200      	movs	r2, #0
 80004d8:	461c      	mov	r4, r3
 80004da:	4615      	mov	r5, r2
 80004dc:	4622      	mov	r2, r4
 80004de:	462b      	mov	r3, r5
 80004e0:	68f9      	ldr	r1, [r7, #12]
 80004e2:	2002      	movs	r0, #2
 80004e4:	f000 fd48 	bl	8000f78 <HAL_FLASH_Program>
    HAL_FLASH_Lock();
 80004e8:	f000 fdbc 	bl	8001064 <HAL_FLASH_Lock>
}
 80004ec:	bf00      	nop
 80004ee:	3710      	adds	r7, #16
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bdb0      	pop	{r4, r5, r7, pc}
 80004f4:	08080000 	.word	0x08080000

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fe:	f000 fb01 	bl	8000b04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000502:	f000 f84d 	bl	80005a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000506:	f000 f8e1 	bl	80006cc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800050a:	f000 f8b5 	bl	8000678 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 800050e:	2200      	movs	r2, #0
 8000510:	2110      	movs	r1, #16
 8000512:	4820      	ldr	r0, [pc, #128]	@ (8000594 <main+0x9c>)
 8000514:	f001 f87a 	bl	800160c <HAL_GPIO_WritePin>
  char receiveData = '\0';
 8000518:	2300      	movs	r3, #0
 800051a:	70fb      	strb	r3, [r7, #3]
  const char sendData = '1';
 800051c:	2331      	movs	r3, #49	@ 0x31
 800051e:	70bb      	strb	r3, [r7, #2]
  while (1)
  {
	  if (HAL_UART_Receive(&huart1, (uint8_t*)&receiveData, 1, 3000) == HAL_OK) {
 8000520:	1cf9      	adds	r1, r7, #3
 8000522:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8000526:	2201      	movs	r2, #1
 8000528:	481b      	ldr	r0, [pc, #108]	@ (8000598 <main+0xa0>)
 800052a:	f001 fdfc 	bl	8002126 <HAL_UART_Receive>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d12b      	bne.n	800058c <main+0x94>
		  if (receiveData == 'H') {
 8000534:	78fb      	ldrb	r3, [r7, #3]
 8000536:	2b48      	cmp	r3, #72	@ 0x48
 8000538:	d1f2      	bne.n	8000520 <main+0x28>
			  if (HAL_UART_Transmit(&huart1, (uint8_t*)&sendData, 1, 1000) != HAL_OK) {
 800053a:	1cb9      	adds	r1, r7, #2
 800053c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000540:	2201      	movs	r2, #1
 8000542:	4815      	ldr	r0, [pc, #84]	@ (8000598 <main+0xa0>)
 8000544:	f001 fd64 	bl	8002010 <HAL_UART_Transmit>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d002      	beq.n	8000554 <main+0x5c>
				  log_error_to_flash(1);
 800054e:	2001      	movs	r0, #1
 8000550:	f7ff ffb8 	bl	80004c4 <log_error_to_flash>
			  }
			  for (int i = 0; i < 30; ++i) {
 8000554:	2300      	movs	r3, #0
 8000556:	607b      	str	r3, [r7, #4]
 8000558:	e014      	b.n	8000584 <main+0x8c>
				  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET);
 800055a:	2201      	movs	r2, #1
 800055c:	2110      	movs	r1, #16
 800055e:	480d      	ldr	r0, [pc, #52]	@ (8000594 <main+0x9c>)
 8000560:	f001 f854 	bl	800160c <HAL_GPIO_WritePin>
				  HAL_Delay(1000);
 8000564:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000568:	f000 fb3e 	bl	8000be8 <HAL_Delay>
				  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 800056c:	2200      	movs	r2, #0
 800056e:	2110      	movs	r1, #16
 8000570:	4808      	ldr	r0, [pc, #32]	@ (8000594 <main+0x9c>)
 8000572:	f001 f84b 	bl	800160c <HAL_GPIO_WritePin>
				  HAL_Delay(1000);
 8000576:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800057a:	f000 fb35 	bl	8000be8 <HAL_Delay>
			  for (int i = 0; i < 30; ++i) {
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	3301      	adds	r3, #1
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	2b1d      	cmp	r3, #29
 8000588:	dde7      	ble.n	800055a <main+0x62>
 800058a:	e7c9      	b.n	8000520 <main+0x28>
			  }
		  }
	  } else {
		  printf("Receive timeout\n");
 800058c:	4803      	ldr	r0, [pc, #12]	@ (800059c <main+0xa4>)
 800058e:	f002 fe9f 	bl	80032d0 <puts>
	  if (HAL_UART_Receive(&huart1, (uint8_t*)&receiveData, 1, 3000) == HAL_OK) {
 8000592:	e7c5      	b.n	8000520 <main+0x28>
 8000594:	40020000 	.word	0x40020000
 8000598:	20000084 	.word	0x20000084
 800059c:	08003a10 	.word	0x08003a10

080005a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b094      	sub	sp, #80	@ 0x50
 80005a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a6:	f107 0320 	add.w	r3, r7, #32
 80005aa:	2230      	movs	r2, #48	@ 0x30
 80005ac:	2100      	movs	r1, #0
 80005ae:	4618      	mov	r0, r3
 80005b0:	f002 ff6e 	bl	8003490 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b4:	f107 030c 	add.w	r3, r7, #12
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
 80005c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c4:	2300      	movs	r3, #0
 80005c6:	60bb      	str	r3, [r7, #8]
 80005c8:	4b29      	ldr	r3, [pc, #164]	@ (8000670 <SystemClock_Config+0xd0>)
 80005ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005cc:	4a28      	ldr	r2, [pc, #160]	@ (8000670 <SystemClock_Config+0xd0>)
 80005ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80005d4:	4b26      	ldr	r3, [pc, #152]	@ (8000670 <SystemClock_Config+0xd0>)
 80005d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005dc:	60bb      	str	r3, [r7, #8]
 80005de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80005e0:	2300      	movs	r3, #0
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	4b23      	ldr	r3, [pc, #140]	@ (8000674 <SystemClock_Config+0xd4>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80005ec:	4a21      	ldr	r2, [pc, #132]	@ (8000674 <SystemClock_Config+0xd4>)
 80005ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80005f2:	6013      	str	r3, [r2, #0]
 80005f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000674 <SystemClock_Config+0xd4>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005fc:	607b      	str	r3, [r7, #4]
 80005fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000600:	2302      	movs	r3, #2
 8000602:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000604:	2301      	movs	r3, #1
 8000606:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000608:	2310      	movs	r3, #16
 800060a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060c:	2302      	movs	r3, #2
 800060e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000610:	2300      	movs	r3, #0
 8000612:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000614:	2310      	movs	r3, #16
 8000616:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000618:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800061c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800061e:	2304      	movs	r3, #4
 8000620:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000622:	2307      	movs	r3, #7
 8000624:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000626:	f107 0320 	add.w	r3, r7, #32
 800062a:	4618      	mov	r0, r3
 800062c:	f001 f808 	bl	8001640 <HAL_RCC_OscConfig>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000636:	f000 f8cd 	bl	80007d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800063a:	230f      	movs	r3, #15
 800063c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063e:	2302      	movs	r3, #2
 8000640:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000642:	2300      	movs	r3, #0
 8000644:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000646:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800064a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800064c:	2300      	movs	r3, #0
 800064e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000650:	f107 030c 	add.w	r3, r7, #12
 8000654:	2102      	movs	r1, #2
 8000656:	4618      	mov	r0, r3
 8000658:	f001 fa6a 	bl	8001b30 <HAL_RCC_ClockConfig>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000662:	f000 f8b7 	bl	80007d4 <Error_Handler>
  }
}
 8000666:	bf00      	nop
 8000668:	3750      	adds	r7, #80	@ 0x50
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	40023800 	.word	0x40023800
 8000674:	40007000 	.word	0x40007000

08000678 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800067c:	4b11      	ldr	r3, [pc, #68]	@ (80006c4 <MX_USART1_UART_Init+0x4c>)
 800067e:	4a12      	ldr	r2, [pc, #72]	@ (80006c8 <MX_USART1_UART_Init+0x50>)
 8000680:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000682:	4b10      	ldr	r3, [pc, #64]	@ (80006c4 <MX_USART1_UART_Init+0x4c>)
 8000684:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000688:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800068a:	4b0e      	ldr	r3, [pc, #56]	@ (80006c4 <MX_USART1_UART_Init+0x4c>)
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000690:	4b0c      	ldr	r3, [pc, #48]	@ (80006c4 <MX_USART1_UART_Init+0x4c>)
 8000692:	2200      	movs	r2, #0
 8000694:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000696:	4b0b      	ldr	r3, [pc, #44]	@ (80006c4 <MX_USART1_UART_Init+0x4c>)
 8000698:	2200      	movs	r2, #0
 800069a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800069c:	4b09      	ldr	r3, [pc, #36]	@ (80006c4 <MX_USART1_UART_Init+0x4c>)
 800069e:	220c      	movs	r2, #12
 80006a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006a2:	4b08      	ldr	r3, [pc, #32]	@ (80006c4 <MX_USART1_UART_Init+0x4c>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006a8:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <MX_USART1_UART_Init+0x4c>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006ae:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <MX_USART1_UART_Init+0x4c>)
 80006b0:	f001 fc5e 	bl	8001f70 <HAL_UART_Init>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80006ba:	f000 f88b 	bl	80007d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	20000084 	.word	0x20000084
 80006c8:	40011000 	.word	0x40011000

080006cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08a      	sub	sp, #40	@ 0x28
 80006d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d2:	f107 0314 	add.w	r3, r7, #20
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
 80006de:	60da      	str	r2, [r3, #12]
 80006e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e2:	2300      	movs	r3, #0
 80006e4:	613b      	str	r3, [r7, #16]
 80006e6:	4b38      	ldr	r3, [pc, #224]	@ (80007c8 <MX_GPIO_Init+0xfc>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	4a37      	ldr	r2, [pc, #220]	@ (80007c8 <MX_GPIO_Init+0xfc>)
 80006ec:	f043 0304 	orr.w	r3, r3, #4
 80006f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f2:	4b35      	ldr	r3, [pc, #212]	@ (80007c8 <MX_GPIO_Init+0xfc>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	f003 0304 	and.w	r3, r3, #4
 80006fa:	613b      	str	r3, [r7, #16]
 80006fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006fe:	2300      	movs	r3, #0
 8000700:	60fb      	str	r3, [r7, #12]
 8000702:	4b31      	ldr	r3, [pc, #196]	@ (80007c8 <MX_GPIO_Init+0xfc>)
 8000704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000706:	4a30      	ldr	r2, [pc, #192]	@ (80007c8 <MX_GPIO_Init+0xfc>)
 8000708:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800070c:	6313      	str	r3, [r2, #48]	@ 0x30
 800070e:	4b2e      	ldr	r3, [pc, #184]	@ (80007c8 <MX_GPIO_Init+0xfc>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000716:	60fb      	str	r3, [r7, #12]
 8000718:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800071a:	2300      	movs	r3, #0
 800071c:	60bb      	str	r3, [r7, #8]
 800071e:	4b2a      	ldr	r3, [pc, #168]	@ (80007c8 <MX_GPIO_Init+0xfc>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000722:	4a29      	ldr	r2, [pc, #164]	@ (80007c8 <MX_GPIO_Init+0xfc>)
 8000724:	f043 0301 	orr.w	r3, r3, #1
 8000728:	6313      	str	r3, [r2, #48]	@ 0x30
 800072a:	4b27      	ldr	r3, [pc, #156]	@ (80007c8 <MX_GPIO_Init+0xfc>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	f003 0301 	and.w	r3, r3, #1
 8000732:	60bb      	str	r3, [r7, #8]
 8000734:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	607b      	str	r3, [r7, #4]
 800073a:	4b23      	ldr	r3, [pc, #140]	@ (80007c8 <MX_GPIO_Init+0xfc>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	4a22      	ldr	r2, [pc, #136]	@ (80007c8 <MX_GPIO_Init+0xfc>)
 8000740:	f043 0302 	orr.w	r3, r3, #2
 8000744:	6313      	str	r3, [r2, #48]	@ 0x30
 8000746:	4b20      	ldr	r3, [pc, #128]	@ (80007c8 <MX_GPIO_Init+0xfc>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	f003 0302 	and.w	r3, r3, #2
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET);
 8000752:	2201      	movs	r2, #1
 8000754:	2110      	movs	r1, #16
 8000756:	481d      	ldr	r0, [pc, #116]	@ (80007cc <MX_GPIO_Init+0x100>)
 8000758:	f000 ff58 	bl	800160c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800075c:	2200      	movs	r2, #0
 800075e:	2120      	movs	r1, #32
 8000760:	481a      	ldr	r0, [pc, #104]	@ (80007cc <MX_GPIO_Init+0x100>)
 8000762:	f000 ff53 	bl	800160c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000766:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800076a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800076c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000770:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000772:	2300      	movs	r3, #0
 8000774:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000776:	f107 0314 	add.w	r3, r7, #20
 800077a:	4619      	mov	r1, r3
 800077c:	4814      	ldr	r0, [pc, #80]	@ (80007d0 <MX_GPIO_Init+0x104>)
 800077e:	f000 fdc1 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pins : tx_pin_Pin rx_pin_Pin */
  GPIO_InitStruct.Pin = tx_pin_Pin|rx_pin_Pin;
 8000782:	230c      	movs	r3, #12
 8000784:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000786:	2302      	movs	r3, #2
 8000788:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078a:	2300      	movs	r3, #0
 800078c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078e:	2300      	movs	r3, #0
 8000790:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000792:	2307      	movs	r3, #7
 8000794:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000796:	f107 0314 	add.w	r3, r7, #20
 800079a:	4619      	mov	r1, r3
 800079c:	480b      	ldr	r0, [pc, #44]	@ (80007cc <MX_GPIO_Init+0x100>)
 800079e:	f000 fdb1 	bl	8001304 <HAL_GPIO_Init>

  /*Configure GPIO pins : led_Pin LD2_Pin */
  GPIO_InitStruct.Pin = led_Pin|LD2_Pin;
 80007a2:	2330      	movs	r3, #48	@ 0x30
 80007a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a6:	2301      	movs	r3, #1
 80007a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007aa:	2300      	movs	r3, #0
 80007ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ae:	2300      	movs	r3, #0
 80007b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b2:	f107 0314 	add.w	r3, r7, #20
 80007b6:	4619      	mov	r1, r3
 80007b8:	4804      	ldr	r0, [pc, #16]	@ (80007cc <MX_GPIO_Init+0x100>)
 80007ba:	f000 fda3 	bl	8001304 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007be:	bf00      	nop
 80007c0:	3728      	adds	r7, #40	@ 0x28
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40023800 	.word	0x40023800
 80007cc:	40020000 	.word	0x40020000
 80007d0:	40020800 	.word	0x40020800

080007d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d8:	b672      	cpsid	i
}
 80007da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007dc:	bf00      	nop
 80007de:	e7fd      	b.n	80007dc <Error_Handler+0x8>

080007e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	607b      	str	r3, [r7, #4]
 80007ea:	4b10      	ldr	r3, [pc, #64]	@ (800082c <HAL_MspInit+0x4c>)
 80007ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007ee:	4a0f      	ldr	r2, [pc, #60]	@ (800082c <HAL_MspInit+0x4c>)
 80007f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80007f6:	4b0d      	ldr	r3, [pc, #52]	@ (800082c <HAL_MspInit+0x4c>)
 80007f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007fe:	607b      	str	r3, [r7, #4]
 8000800:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	603b      	str	r3, [r7, #0]
 8000806:	4b09      	ldr	r3, [pc, #36]	@ (800082c <HAL_MspInit+0x4c>)
 8000808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800080a:	4a08      	ldr	r2, [pc, #32]	@ (800082c <HAL_MspInit+0x4c>)
 800080c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000810:	6413      	str	r3, [r2, #64]	@ 0x40
 8000812:	4b06      	ldr	r3, [pc, #24]	@ (800082c <HAL_MspInit+0x4c>)
 8000814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800081a:	603b      	str	r3, [r7, #0]
 800081c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800081e:	2007      	movs	r0, #7
 8000820:	f000 fad6 	bl	8000dd0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000824:	bf00      	nop
 8000826:	3708      	adds	r7, #8
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	40023800 	.word	0x40023800

08000830 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b08a      	sub	sp, #40	@ 0x28
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000838:	f107 0314 	add.w	r3, r7, #20
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
 8000846:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a1d      	ldr	r2, [pc, #116]	@ (80008c4 <HAL_UART_MspInit+0x94>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d134      	bne.n	80008bc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	613b      	str	r3, [r7, #16]
 8000856:	4b1c      	ldr	r3, [pc, #112]	@ (80008c8 <HAL_UART_MspInit+0x98>)
 8000858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800085a:	4a1b      	ldr	r2, [pc, #108]	@ (80008c8 <HAL_UART_MspInit+0x98>)
 800085c:	f043 0310 	orr.w	r3, r3, #16
 8000860:	6453      	str	r3, [r2, #68]	@ 0x44
 8000862:	4b19      	ldr	r3, [pc, #100]	@ (80008c8 <HAL_UART_MspInit+0x98>)
 8000864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000866:	f003 0310 	and.w	r3, r3, #16
 800086a:	613b      	str	r3, [r7, #16]
 800086c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	60fb      	str	r3, [r7, #12]
 8000872:	4b15      	ldr	r3, [pc, #84]	@ (80008c8 <HAL_UART_MspInit+0x98>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a14      	ldr	r2, [pc, #80]	@ (80008c8 <HAL_UART_MspInit+0x98>)
 8000878:	f043 0301 	orr.w	r3, r3, #1
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b12      	ldr	r3, [pc, #72]	@ (80008c8 <HAL_UART_MspInit+0x98>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0301 	and.w	r3, r3, #1
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = rx_Pin|tx_Pin;
 800088a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800088e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000890:	2302      	movs	r3, #2
 8000892:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000898:	2303      	movs	r3, #3
 800089a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800089c:	2307      	movs	r3, #7
 800089e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a0:	f107 0314 	add.w	r3, r7, #20
 80008a4:	4619      	mov	r1, r3
 80008a6:	4809      	ldr	r0, [pc, #36]	@ (80008cc <HAL_UART_MspInit+0x9c>)
 80008a8:	f000 fd2c 	bl	8001304 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80008ac:	2200      	movs	r2, #0
 80008ae:	2100      	movs	r1, #0
 80008b0:	2025      	movs	r0, #37	@ 0x25
 80008b2:	f000 fa98 	bl	8000de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80008b6:	2025      	movs	r0, #37	@ 0x25
 80008b8:	f000 fab1 	bl	8000e1e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80008bc:	bf00      	nop
 80008be:	3728      	adds	r7, #40	@ 0x28
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	40011000 	.word	0x40011000
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40020000 	.word	0x40020000

080008d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <NMI_Handler+0x4>

080008d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008dc:	bf00      	nop
 80008de:	e7fd      	b.n	80008dc <HardFault_Handler+0x4>

080008e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008e4:	bf00      	nop
 80008e6:	e7fd      	b.n	80008e4 <MemManage_Handler+0x4>

080008e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ec:	bf00      	nop
 80008ee:	e7fd      	b.n	80008ec <BusFault_Handler+0x4>

080008f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008f4:	bf00      	nop
 80008f6:	e7fd      	b.n	80008f4 <UsageFault_Handler+0x4>

080008f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008fc:	bf00      	nop
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr

08000906 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000906:	b480      	push	{r7}
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800090a:	bf00      	nop
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr

08000914 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000918:	bf00      	nop
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000922:	b580      	push	{r7, lr}
 8000924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000926:	f000 f93f 	bl	8000ba8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
	...

08000930 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000934:	4802      	ldr	r0, [pc, #8]	@ (8000940 <USART1_IRQHandler+0x10>)
 8000936:	f001 fc8d 	bl	8002254 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	20000084 	.word	0x20000084

08000944 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af00      	add	r7, sp, #0
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	60b9      	str	r1, [r7, #8]
 800094e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000950:	2300      	movs	r3, #0
 8000952:	617b      	str	r3, [r7, #20]
 8000954:	e00a      	b.n	800096c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000956:	f3af 8000 	nop.w
 800095a:	4601      	mov	r1, r0
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	1c5a      	adds	r2, r3, #1
 8000960:	60ba      	str	r2, [r7, #8]
 8000962:	b2ca      	uxtb	r2, r1
 8000964:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	3301      	adds	r3, #1
 800096a:	617b      	str	r3, [r7, #20]
 800096c:	697a      	ldr	r2, [r7, #20]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	429a      	cmp	r2, r3
 8000972:	dbf0      	blt.n	8000956 <_read+0x12>
  }

  return len;
 8000974:	687b      	ldr	r3, [r7, #4]
}
 8000976:	4618      	mov	r0, r3
 8000978:	3718      	adds	r7, #24
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}

0800097e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	b086      	sub	sp, #24
 8000982:	af00      	add	r7, sp, #0
 8000984:	60f8      	str	r0, [r7, #12]
 8000986:	60b9      	str	r1, [r7, #8]
 8000988:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
 800098e:	e009      	b.n	80009a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	1c5a      	adds	r2, r3, #1
 8000994:	60ba      	str	r2, [r7, #8]
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	4618      	mov	r0, r3
 800099a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	3301      	adds	r3, #1
 80009a2:	617b      	str	r3, [r7, #20]
 80009a4:	697a      	ldr	r2, [r7, #20]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	429a      	cmp	r2, r3
 80009aa:	dbf1      	blt.n	8000990 <_write+0x12>
  }
  return len;
 80009ac:	687b      	ldr	r3, [r7, #4]
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3718      	adds	r7, #24
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <_close>:

int _close(int file)
{
 80009b6:	b480      	push	{r7}
 80009b8:	b083      	sub	sp, #12
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr

080009ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009ce:	b480      	push	{r7}
 80009d0:	b083      	sub	sp, #12
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	6078      	str	r0, [r7, #4]
 80009d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009de:	605a      	str	r2, [r3, #4]
  return 0;
 80009e0:	2300      	movs	r3, #0
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	370c      	adds	r7, #12
 80009e6:	46bd      	mov	sp, r7
 80009e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ec:	4770      	bx	lr

080009ee <_isatty>:

int _isatty(int file)
{
 80009ee:	b480      	push	{r7}
 80009f0:	b083      	sub	sp, #12
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009f6:	2301      	movs	r3, #1
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr

08000a04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b085      	sub	sp, #20
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	60f8      	str	r0, [r7, #12]
 8000a0c:	60b9      	str	r1, [r7, #8]
 8000a0e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a10:	2300      	movs	r3, #0
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	3714      	adds	r7, #20
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
	...

08000a20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b086      	sub	sp, #24
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a28:	4a14      	ldr	r2, [pc, #80]	@ (8000a7c <_sbrk+0x5c>)
 8000a2a:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <_sbrk+0x60>)
 8000a2c:	1ad3      	subs	r3, r2, r3
 8000a2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a34:	4b13      	ldr	r3, [pc, #76]	@ (8000a84 <_sbrk+0x64>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d102      	bne.n	8000a42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a3c:	4b11      	ldr	r3, [pc, #68]	@ (8000a84 <_sbrk+0x64>)
 8000a3e:	4a12      	ldr	r2, [pc, #72]	@ (8000a88 <_sbrk+0x68>)
 8000a40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a42:	4b10      	ldr	r3, [pc, #64]	@ (8000a84 <_sbrk+0x64>)
 8000a44:	681a      	ldr	r2, [r3, #0]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	4413      	add	r3, r2
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	429a      	cmp	r2, r3
 8000a4e:	d207      	bcs.n	8000a60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a50:	f002 fd6c 	bl	800352c <__errno>
 8000a54:	4603      	mov	r3, r0
 8000a56:	220c      	movs	r2, #12
 8000a58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a5e:	e009      	b.n	8000a74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a60:	4b08      	ldr	r3, [pc, #32]	@ (8000a84 <_sbrk+0x64>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a66:	4b07      	ldr	r3, [pc, #28]	@ (8000a84 <_sbrk+0x64>)
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	4a05      	ldr	r2, [pc, #20]	@ (8000a84 <_sbrk+0x64>)
 8000a70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a72:	68fb      	ldr	r3, [r7, #12]
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	3718      	adds	r7, #24
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	20018000 	.word	0x20018000
 8000a80:	00000400 	.word	0x00000400
 8000a84:	200000cc 	.word	0x200000cc
 8000a88:	20000240 	.word	0x20000240

08000a8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a90:	4b06      	ldr	r3, [pc, #24]	@ (8000aac <SystemInit+0x20>)
 8000a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a96:	4a05      	ldr	r2, [pc, #20]	@ (8000aac <SystemInit+0x20>)
 8000a98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000aa0:	bf00      	nop
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	e000ed00 	.word	0xe000ed00

08000ab0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ab0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ae8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ab4:	f7ff ffea 	bl	8000a8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ab8:	480c      	ldr	r0, [pc, #48]	@ (8000aec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000aba:	490d      	ldr	r1, [pc, #52]	@ (8000af0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000abc:	4a0d      	ldr	r2, [pc, #52]	@ (8000af4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000abe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ac0:	e002      	b.n	8000ac8 <LoopCopyDataInit>

08000ac2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ac2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ac4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ac6:	3304      	adds	r3, #4

08000ac8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ac8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000acc:	d3f9      	bcc.n	8000ac2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ace:	4a0a      	ldr	r2, [pc, #40]	@ (8000af8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ad0:	4c0a      	ldr	r4, [pc, #40]	@ (8000afc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ad4:	e001      	b.n	8000ada <LoopFillZerobss>

08000ad6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ad6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ad8:	3204      	adds	r2, #4

08000ada <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ada:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000adc:	d3fb      	bcc.n	8000ad6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000ade:	f002 fd2b 	bl	8003538 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ae2:	f7ff fd09 	bl	80004f8 <main>
  bx  lr    
 8000ae6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ae8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000aec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000af0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000af4:	08003a48 	.word	0x08003a48
  ldr r2, =_sbss
 8000af8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000afc:	20000240 	.word	0x20000240

08000b00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b00:	e7fe      	b.n	8000b00 <ADC_IRQHandler>
	...

08000b04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b08:	4b0e      	ldr	r3, [pc, #56]	@ (8000b44 <HAL_Init+0x40>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b44 <HAL_Init+0x40>)
 8000b0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b14:	4b0b      	ldr	r3, [pc, #44]	@ (8000b44 <HAL_Init+0x40>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a0a      	ldr	r2, [pc, #40]	@ (8000b44 <HAL_Init+0x40>)
 8000b1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b20:	4b08      	ldr	r3, [pc, #32]	@ (8000b44 <HAL_Init+0x40>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a07      	ldr	r2, [pc, #28]	@ (8000b44 <HAL_Init+0x40>)
 8000b26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b2c:	2003      	movs	r0, #3
 8000b2e:	f000 f94f 	bl	8000dd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b32:	2000      	movs	r0, #0
 8000b34:	f000 f808 	bl	8000b48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b38:	f7ff fe52 	bl	80007e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b3c:	2300      	movs	r3, #0
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	40023c00 	.word	0x40023c00

08000b48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b50:	4b12      	ldr	r3, [pc, #72]	@ (8000b9c <HAL_InitTick+0x54>)
 8000b52:	681a      	ldr	r2, [r3, #0]
 8000b54:	4b12      	ldr	r3, [pc, #72]	@ (8000ba0 <HAL_InitTick+0x58>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	4619      	mov	r1, r3
 8000b5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b66:	4618      	mov	r0, r3
 8000b68:	f000 f967 	bl	8000e3a <HAL_SYSTICK_Config>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b72:	2301      	movs	r3, #1
 8000b74:	e00e      	b.n	8000b94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2b0f      	cmp	r3, #15
 8000b7a:	d80a      	bhi.n	8000b92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	6879      	ldr	r1, [r7, #4]
 8000b80:	f04f 30ff 	mov.w	r0, #4294967295
 8000b84:	f000 f92f 	bl	8000de6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b88:	4a06      	ldr	r2, [pc, #24]	@ (8000ba4 <HAL_InitTick+0x5c>)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	e000      	b.n	8000b94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b92:	2301      	movs	r3, #1
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	3708      	adds	r7, #8
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	20000000 	.word	0x20000000
 8000ba0:	20000008 	.word	0x20000008
 8000ba4:	20000004 	.word	0x20000004

08000ba8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bac:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <HAL_IncTick+0x20>)
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	4b06      	ldr	r3, [pc, #24]	@ (8000bcc <HAL_IncTick+0x24>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	4a04      	ldr	r2, [pc, #16]	@ (8000bcc <HAL_IncTick+0x24>)
 8000bba:	6013      	str	r3, [r2, #0]
}
 8000bbc:	bf00      	nop
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	20000008 	.word	0x20000008
 8000bcc:	200000d0 	.word	0x200000d0

08000bd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd4:	4b03      	ldr	r3, [pc, #12]	@ (8000be4 <HAL_GetTick+0x14>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	200000d0 	.word	0x200000d0

08000be8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bf0:	f7ff ffee 	bl	8000bd0 <HAL_GetTick>
 8000bf4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c00:	d005      	beq.n	8000c0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c02:	4b0a      	ldr	r3, [pc, #40]	@ (8000c2c <HAL_Delay+0x44>)
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	461a      	mov	r2, r3
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c0e:	bf00      	nop
 8000c10:	f7ff ffde 	bl	8000bd0 <HAL_GetTick>
 8000c14:	4602      	mov	r2, r0
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	1ad3      	subs	r3, r2, r3
 8000c1a:	68fa      	ldr	r2, [r7, #12]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d8f7      	bhi.n	8000c10 <HAL_Delay+0x28>
  {
  }
}
 8000c20:	bf00      	nop
 8000c22:	bf00      	nop
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20000008 	.word	0x20000008

08000c30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b085      	sub	sp, #20
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	f003 0307 	and.w	r3, r3, #7
 8000c3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c40:	4b0c      	ldr	r3, [pc, #48]	@ (8000c74 <__NVIC_SetPriorityGrouping+0x44>)
 8000c42:	68db      	ldr	r3, [r3, #12]
 8000c44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c46:	68ba      	ldr	r2, [r7, #8]
 8000c48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c62:	4a04      	ldr	r2, [pc, #16]	@ (8000c74 <__NVIC_SetPriorityGrouping+0x44>)
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	60d3      	str	r3, [r2, #12]
}
 8000c68:	bf00      	nop
 8000c6a:	3714      	adds	r7, #20
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr
 8000c74:	e000ed00 	.word	0xe000ed00

08000c78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c7c:	4b04      	ldr	r3, [pc, #16]	@ (8000c90 <__NVIC_GetPriorityGrouping+0x18>)
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	0a1b      	lsrs	r3, r3, #8
 8000c82:	f003 0307 	and.w	r3, r3, #7
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	db0b      	blt.n	8000cbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	f003 021f 	and.w	r2, r3, #31
 8000cac:	4907      	ldr	r1, [pc, #28]	@ (8000ccc <__NVIC_EnableIRQ+0x38>)
 8000cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb2:	095b      	lsrs	r3, r3, #5
 8000cb4:	2001      	movs	r0, #1
 8000cb6:	fa00 f202 	lsl.w	r2, r0, r2
 8000cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cbe:	bf00      	nop
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000e100 	.word	0xe000e100

08000cd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	6039      	str	r1, [r7, #0]
 8000cda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	db0a      	blt.n	8000cfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	b2da      	uxtb	r2, r3
 8000ce8:	490c      	ldr	r1, [pc, #48]	@ (8000d1c <__NVIC_SetPriority+0x4c>)
 8000cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cee:	0112      	lsls	r2, r2, #4
 8000cf0:	b2d2      	uxtb	r2, r2
 8000cf2:	440b      	add	r3, r1
 8000cf4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cf8:	e00a      	b.n	8000d10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	4908      	ldr	r1, [pc, #32]	@ (8000d20 <__NVIC_SetPriority+0x50>)
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	f003 030f 	and.w	r3, r3, #15
 8000d06:	3b04      	subs	r3, #4
 8000d08:	0112      	lsls	r2, r2, #4
 8000d0a:	b2d2      	uxtb	r2, r2
 8000d0c:	440b      	add	r3, r1
 8000d0e:	761a      	strb	r2, [r3, #24]
}
 8000d10:	bf00      	nop
 8000d12:	370c      	adds	r7, #12
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	e000e100 	.word	0xe000e100
 8000d20:	e000ed00 	.word	0xe000ed00

08000d24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b089      	sub	sp, #36	@ 0x24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	f003 0307 	and.w	r3, r3, #7
 8000d36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d38:	69fb      	ldr	r3, [r7, #28]
 8000d3a:	f1c3 0307 	rsb	r3, r3, #7
 8000d3e:	2b04      	cmp	r3, #4
 8000d40:	bf28      	it	cs
 8000d42:	2304      	movcs	r3, #4
 8000d44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	3304      	adds	r3, #4
 8000d4a:	2b06      	cmp	r3, #6
 8000d4c:	d902      	bls.n	8000d54 <NVIC_EncodePriority+0x30>
 8000d4e:	69fb      	ldr	r3, [r7, #28]
 8000d50:	3b03      	subs	r3, #3
 8000d52:	e000      	b.n	8000d56 <NVIC_EncodePriority+0x32>
 8000d54:	2300      	movs	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d58:	f04f 32ff 	mov.w	r2, #4294967295
 8000d5c:	69bb      	ldr	r3, [r7, #24]
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	43da      	mvns	r2, r3
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	401a      	ands	r2, r3
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	fa01 f303 	lsl.w	r3, r1, r3
 8000d76:	43d9      	mvns	r1, r3
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d7c:	4313      	orrs	r3, r2
         );
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3724      	adds	r7, #36	@ 0x24
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
	...

08000d8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	3b01      	subs	r3, #1
 8000d98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d9c:	d301      	bcc.n	8000da2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d9e:	2301      	movs	r3, #1
 8000da0:	e00f      	b.n	8000dc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000da2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dcc <SysTick_Config+0x40>)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	3b01      	subs	r3, #1
 8000da8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000daa:	210f      	movs	r1, #15
 8000dac:	f04f 30ff 	mov.w	r0, #4294967295
 8000db0:	f7ff ff8e 	bl	8000cd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000db4:	4b05      	ldr	r3, [pc, #20]	@ (8000dcc <SysTick_Config+0x40>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dba:	4b04      	ldr	r3, [pc, #16]	@ (8000dcc <SysTick_Config+0x40>)
 8000dbc:	2207      	movs	r2, #7
 8000dbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dc0:	2300      	movs	r3, #0
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	e000e010 	.word	0xe000e010

08000dd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	f7ff ff29 	bl	8000c30 <__NVIC_SetPriorityGrouping>
}
 8000dde:	bf00      	nop
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b086      	sub	sp, #24
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	4603      	mov	r3, r0
 8000dee:	60b9      	str	r1, [r7, #8]
 8000df0:	607a      	str	r2, [r7, #4]
 8000df2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000df8:	f7ff ff3e 	bl	8000c78 <__NVIC_GetPriorityGrouping>
 8000dfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dfe:	687a      	ldr	r2, [r7, #4]
 8000e00:	68b9      	ldr	r1, [r7, #8]
 8000e02:	6978      	ldr	r0, [r7, #20]
 8000e04:	f7ff ff8e 	bl	8000d24 <NVIC_EncodePriority>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e0e:	4611      	mov	r1, r2
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff ff5d 	bl	8000cd0 <__NVIC_SetPriority>
}
 8000e16:	bf00      	nop
 8000e18:	3718      	adds	r7, #24
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}

08000e1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b082      	sub	sp, #8
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	4603      	mov	r3, r0
 8000e26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff ff31 	bl	8000c94 <__NVIC_EnableIRQ>
}
 8000e32:	bf00      	nop
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}

08000e3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e3a:	b580      	push	{r7, lr}
 8000e3c:	b082      	sub	sp, #8
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f7ff ffa2 	bl	8000d8c <SysTick_Config>
 8000e48:	4603      	mov	r3, r0
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3708      	adds	r7, #8
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b084      	sub	sp, #16
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e5e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000e60:	f7ff feb6 	bl	8000bd0 <HAL_GetTick>
 8000e64:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	d008      	beq.n	8000e84 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2280      	movs	r2, #128	@ 0x80
 8000e76:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8000e80:	2301      	movs	r3, #1
 8000e82:	e052      	b.n	8000f2a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	681a      	ldr	r2, [r3, #0]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f022 0216 	bic.w	r2, r2, #22
 8000e92:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	695a      	ldr	r2, [r3, #20]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000ea2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d103      	bne.n	8000eb4 <HAL_DMA_Abort+0x62>
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d007      	beq.n	8000ec4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f022 0208 	bic.w	r2, r2, #8
 8000ec2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f022 0201 	bic.w	r2, r2, #1
 8000ed2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ed4:	e013      	b.n	8000efe <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000ed6:	f7ff fe7b 	bl	8000bd0 <HAL_GetTick>
 8000eda:	4602      	mov	r2, r0
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	1ad3      	subs	r3, r2, r3
 8000ee0:	2b05      	cmp	r3, #5
 8000ee2:	d90c      	bls.n	8000efe <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2220      	movs	r2, #32
 8000ee8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2203      	movs	r2, #3
 8000eee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8000efa:	2303      	movs	r3, #3
 8000efc:	e015      	b.n	8000f2a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f003 0301 	and.w	r3, r3, #1
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d1e4      	bne.n	8000ed6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f10:	223f      	movs	r2, #63	@ 0x3f
 8000f12:	409a      	lsls	r2, r3
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2200      	movs	r2, #0
 8000f24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3710      	adds	r7, #16
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f32:	b480      	push	{r7}
 8000f34:	b083      	sub	sp, #12
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	2b02      	cmp	r3, #2
 8000f44:	d004      	beq.n	8000f50 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2280      	movs	r2, #128	@ 0x80
 8000f4a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	e00c      	b.n	8000f6a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2205      	movs	r2, #5
 8000f54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f022 0201 	bic.w	r2, r2, #1
 8000f66:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000f68:	2300      	movs	r3, #0
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
	...

08000f78 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	60f8      	str	r0, [r7, #12]
 8000f80:	60b9      	str	r1, [r7, #8]
 8000f82:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
 8000f88:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000f8a:	4b23      	ldr	r3, [pc, #140]	@ (8001018 <HAL_FLASH_Program+0xa0>)
 8000f8c:	7e1b      	ldrb	r3, [r3, #24]
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d101      	bne.n	8000f96 <HAL_FLASH_Program+0x1e>
 8000f92:	2302      	movs	r3, #2
 8000f94:	e03b      	b.n	800100e <HAL_FLASH_Program+0x96>
 8000f96:	4b20      	ldr	r3, [pc, #128]	@ (8001018 <HAL_FLASH_Program+0xa0>)
 8000f98:	2201      	movs	r2, #1
 8000f9a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000f9c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000fa0:	f000 f870 	bl	8001084 <FLASH_WaitForLastOperation>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8000fa8:	7dfb      	ldrb	r3, [r7, #23]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d12b      	bne.n	8001006 <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d105      	bne.n	8000fc0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8000fb4:	783b      	ldrb	r3, [r7, #0]
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	68b8      	ldr	r0, [r7, #8]
 8000fba:	f000 f91b 	bl	80011f4 <FLASH_Program_Byte>
 8000fbe:	e016      	b.n	8000fee <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d105      	bne.n	8000fd2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8000fc6:	883b      	ldrh	r3, [r7, #0]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	68b8      	ldr	r0, [r7, #8]
 8000fcc:	f000 f8ee 	bl	80011ac <FLASH_Program_HalfWord>
 8000fd0:	e00d      	b.n	8000fee <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	2b02      	cmp	r3, #2
 8000fd6:	d105      	bne.n	8000fe4 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	4619      	mov	r1, r3
 8000fdc:	68b8      	ldr	r0, [r7, #8]
 8000fde:	f000 f8c3 	bl	8001168 <FLASH_Program_Word>
 8000fe2:	e004      	b.n	8000fee <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8000fe4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000fe8:	68b8      	ldr	r0, [r7, #8]
 8000fea:	f000 f88b 	bl	8001104 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000fee:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000ff2:	f000 f847 	bl	8001084 <FLASH_WaitForLastOperation>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8000ffa:	4b08      	ldr	r3, [pc, #32]	@ (800101c <HAL_FLASH_Program+0xa4>)
 8000ffc:	691b      	ldr	r3, [r3, #16]
 8000ffe:	4a07      	ldr	r2, [pc, #28]	@ (800101c <HAL_FLASH_Program+0xa4>)
 8001000:	f023 0301 	bic.w	r3, r3, #1
 8001004:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001006:	4b04      	ldr	r3, [pc, #16]	@ (8001018 <HAL_FLASH_Program+0xa0>)
 8001008:	2200      	movs	r2, #0
 800100a:	761a      	strb	r2, [r3, #24]

  return status;
 800100c:	7dfb      	ldrb	r3, [r7, #23]
}
 800100e:	4618      	mov	r0, r3
 8001010:	3718      	adds	r7, #24
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	200000d4 	.word	0x200000d4
 800101c:	40023c00 	.word	0x40023c00

08001020 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001026:	2300      	movs	r3, #0
 8001028:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800102a:	4b0b      	ldr	r3, [pc, #44]	@ (8001058 <HAL_FLASH_Unlock+0x38>)
 800102c:	691b      	ldr	r3, [r3, #16]
 800102e:	2b00      	cmp	r3, #0
 8001030:	da0b      	bge.n	800104a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001032:	4b09      	ldr	r3, [pc, #36]	@ (8001058 <HAL_FLASH_Unlock+0x38>)
 8001034:	4a09      	ldr	r2, [pc, #36]	@ (800105c <HAL_FLASH_Unlock+0x3c>)
 8001036:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001038:	4b07      	ldr	r3, [pc, #28]	@ (8001058 <HAL_FLASH_Unlock+0x38>)
 800103a:	4a09      	ldr	r2, [pc, #36]	@ (8001060 <HAL_FLASH_Unlock+0x40>)
 800103c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800103e:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <HAL_FLASH_Unlock+0x38>)
 8001040:	691b      	ldr	r3, [r3, #16]
 8001042:	2b00      	cmp	r3, #0
 8001044:	da01      	bge.n	800104a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800104a:	79fb      	ldrb	r3, [r7, #7]
}
 800104c:	4618      	mov	r0, r3
 800104e:	370c      	adds	r7, #12
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	40023c00 	.word	0x40023c00
 800105c:	45670123 	.word	0x45670123
 8001060:	cdef89ab 	.word	0xcdef89ab

08001064 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001068:	4b05      	ldr	r3, [pc, #20]	@ (8001080 <HAL_FLASH_Lock+0x1c>)
 800106a:	691b      	ldr	r3, [r3, #16]
 800106c:	4a04      	ldr	r2, [pc, #16]	@ (8001080 <HAL_FLASH_Lock+0x1c>)
 800106e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001072:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	40023c00 	.word	0x40023c00

08001084 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800108c:	2300      	movs	r3, #0
 800108e:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001090:	4b1a      	ldr	r3, [pc, #104]	@ (80010fc <FLASH_WaitForLastOperation+0x78>)
 8001092:	2200      	movs	r2, #0
 8001094:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001096:	f7ff fd9b 	bl	8000bd0 <HAL_GetTick>
 800109a:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 800109c:	e010      	b.n	80010c0 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010a4:	d00c      	beq.n	80010c0 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d007      	beq.n	80010bc <FLASH_WaitForLastOperation+0x38>
 80010ac:	f7ff fd90 	bl	8000bd0 <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d201      	bcs.n	80010c0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80010bc:	2303      	movs	r3, #3
 80010be:	e019      	b.n	80010f4 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80010c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001100 <FLASH_WaitForLastOperation+0x7c>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1e8      	bne.n	800109e <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80010cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001100 <FLASH_WaitForLastOperation+0x7c>)
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	f003 0301 	and.w	r3, r3, #1
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d002      	beq.n	80010de <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80010d8:	4b09      	ldr	r3, [pc, #36]	@ (8001100 <FLASH_WaitForLastOperation+0x7c>)
 80010da:	2201      	movs	r2, #1
 80010dc:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80010de:	4b08      	ldr	r3, [pc, #32]	@ (8001100 <FLASH_WaitForLastOperation+0x7c>)
 80010e0:	68db      	ldr	r3, [r3, #12]
 80010e2:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d003      	beq.n	80010f2 <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80010ea:	f000 f8a5 	bl	8001238 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e000      	b.n	80010f4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80010f2:	2300      	movs	r3, #0

}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	200000d4 	.word	0x200000d4
 8001100:	40023c00 	.word	0x40023c00

08001104 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001110:	4b14      	ldr	r3, [pc, #80]	@ (8001164 <FLASH_Program_DoubleWord+0x60>)
 8001112:	691b      	ldr	r3, [r3, #16]
 8001114:	4a13      	ldr	r2, [pc, #76]	@ (8001164 <FLASH_Program_DoubleWord+0x60>)
 8001116:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800111a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800111c:	4b11      	ldr	r3, [pc, #68]	@ (8001164 <FLASH_Program_DoubleWord+0x60>)
 800111e:	691b      	ldr	r3, [r3, #16]
 8001120:	4a10      	ldr	r2, [pc, #64]	@ (8001164 <FLASH_Program_DoubleWord+0x60>)
 8001122:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001126:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001128:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <FLASH_Program_DoubleWord+0x60>)
 800112a:	691b      	ldr	r3, [r3, #16]
 800112c:	4a0d      	ldr	r2, [pc, #52]	@ (8001164 <FLASH_Program_DoubleWord+0x60>)
 800112e:	f043 0301 	orr.w	r3, r3, #1
 8001132:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	683a      	ldr	r2, [r7, #0]
 8001138:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800113a:	f3bf 8f6f 	isb	sy
}
 800113e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8001140:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001144:	f04f 0200 	mov.w	r2, #0
 8001148:	f04f 0300 	mov.w	r3, #0
 800114c:	000a      	movs	r2, r1
 800114e:	2300      	movs	r3, #0
 8001150:	68f9      	ldr	r1, [r7, #12]
 8001152:	3104      	adds	r1, #4
 8001154:	4613      	mov	r3, r2
 8001156:	600b      	str	r3, [r1, #0]
}
 8001158:	bf00      	nop
 800115a:	3714      	adds	r7, #20
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	40023c00 	.word	0x40023c00

08001168 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001172:	4b0d      	ldr	r3, [pc, #52]	@ (80011a8 <FLASH_Program_Word+0x40>)
 8001174:	691b      	ldr	r3, [r3, #16]
 8001176:	4a0c      	ldr	r2, [pc, #48]	@ (80011a8 <FLASH_Program_Word+0x40>)
 8001178:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800117c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800117e:	4b0a      	ldr	r3, [pc, #40]	@ (80011a8 <FLASH_Program_Word+0x40>)
 8001180:	691b      	ldr	r3, [r3, #16]
 8001182:	4a09      	ldr	r2, [pc, #36]	@ (80011a8 <FLASH_Program_Word+0x40>)
 8001184:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001188:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800118a:	4b07      	ldr	r3, [pc, #28]	@ (80011a8 <FLASH_Program_Word+0x40>)
 800118c:	691b      	ldr	r3, [r3, #16]
 800118e:	4a06      	ldr	r2, [pc, #24]	@ (80011a8 <FLASH_Program_Word+0x40>)
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	683a      	ldr	r2, [r7, #0]
 800119a:	601a      	str	r2, [r3, #0]
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	40023c00 	.word	0x40023c00

080011ac <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	460b      	mov	r3, r1
 80011b6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80011b8:	4b0d      	ldr	r3, [pc, #52]	@ (80011f0 <FLASH_Program_HalfWord+0x44>)
 80011ba:	691b      	ldr	r3, [r3, #16]
 80011bc:	4a0c      	ldr	r2, [pc, #48]	@ (80011f0 <FLASH_Program_HalfWord+0x44>)
 80011be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80011c2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80011c4:	4b0a      	ldr	r3, [pc, #40]	@ (80011f0 <FLASH_Program_HalfWord+0x44>)
 80011c6:	691b      	ldr	r3, [r3, #16]
 80011c8:	4a09      	ldr	r2, [pc, #36]	@ (80011f0 <FLASH_Program_HalfWord+0x44>)
 80011ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80011d0:	4b07      	ldr	r3, [pc, #28]	@ (80011f0 <FLASH_Program_HalfWord+0x44>)
 80011d2:	691b      	ldr	r3, [r3, #16]
 80011d4:	4a06      	ldr	r2, [pc, #24]	@ (80011f0 <FLASH_Program_HalfWord+0x44>)
 80011d6:	f043 0301 	orr.w	r3, r3, #1
 80011da:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	887a      	ldrh	r2, [r7, #2]
 80011e0:	801a      	strh	r2, [r3, #0]
}
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	40023c00 	.word	0x40023c00

080011f4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	460b      	mov	r3, r1
 80011fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001200:	4b0c      	ldr	r3, [pc, #48]	@ (8001234 <FLASH_Program_Byte+0x40>)
 8001202:	691b      	ldr	r3, [r3, #16]
 8001204:	4a0b      	ldr	r2, [pc, #44]	@ (8001234 <FLASH_Program_Byte+0x40>)
 8001206:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800120a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800120c:	4b09      	ldr	r3, [pc, #36]	@ (8001234 <FLASH_Program_Byte+0x40>)
 800120e:	4a09      	ldr	r2, [pc, #36]	@ (8001234 <FLASH_Program_Byte+0x40>)
 8001210:	691b      	ldr	r3, [r3, #16]
 8001212:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001214:	4b07      	ldr	r3, [pc, #28]	@ (8001234 <FLASH_Program_Byte+0x40>)
 8001216:	691b      	ldr	r3, [r3, #16]
 8001218:	4a06      	ldr	r2, [pc, #24]	@ (8001234 <FLASH_Program_Byte+0x40>)
 800121a:	f043 0301 	orr.w	r3, r3, #1
 800121e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	78fa      	ldrb	r2, [r7, #3]
 8001224:	701a      	strb	r2, [r3, #0]
}
 8001226:	bf00      	nop
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	40023c00 	.word	0x40023c00

08001238 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800123c:	4b2f      	ldr	r3, [pc, #188]	@ (80012fc <FLASH_SetErrorCode+0xc4>)
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	f003 0310 	and.w	r3, r3, #16
 8001244:	2b00      	cmp	r3, #0
 8001246:	d008      	beq.n	800125a <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001248:	4b2d      	ldr	r3, [pc, #180]	@ (8001300 <FLASH_SetErrorCode+0xc8>)
 800124a:	69db      	ldr	r3, [r3, #28]
 800124c:	f043 0310 	orr.w	r3, r3, #16
 8001250:	4a2b      	ldr	r2, [pc, #172]	@ (8001300 <FLASH_SetErrorCode+0xc8>)
 8001252:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001254:	4b29      	ldr	r3, [pc, #164]	@ (80012fc <FLASH_SetErrorCode+0xc4>)
 8001256:	2210      	movs	r2, #16
 8001258:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800125a:	4b28      	ldr	r3, [pc, #160]	@ (80012fc <FLASH_SetErrorCode+0xc4>)
 800125c:	68db      	ldr	r3, [r3, #12]
 800125e:	f003 0320 	and.w	r3, r3, #32
 8001262:	2b00      	cmp	r3, #0
 8001264:	d008      	beq.n	8001278 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001266:	4b26      	ldr	r3, [pc, #152]	@ (8001300 <FLASH_SetErrorCode+0xc8>)
 8001268:	69db      	ldr	r3, [r3, #28]
 800126a:	f043 0308 	orr.w	r3, r3, #8
 800126e:	4a24      	ldr	r2, [pc, #144]	@ (8001300 <FLASH_SetErrorCode+0xc8>)
 8001270:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001272:	4b22      	ldr	r3, [pc, #136]	@ (80012fc <FLASH_SetErrorCode+0xc4>)
 8001274:	2220      	movs	r2, #32
 8001276:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001278:	4b20      	ldr	r3, [pc, #128]	@ (80012fc <FLASH_SetErrorCode+0xc4>)
 800127a:	68db      	ldr	r3, [r3, #12]
 800127c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001280:	2b00      	cmp	r3, #0
 8001282:	d008      	beq.n	8001296 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001284:	4b1e      	ldr	r3, [pc, #120]	@ (8001300 <FLASH_SetErrorCode+0xc8>)
 8001286:	69db      	ldr	r3, [r3, #28]
 8001288:	f043 0304 	orr.w	r3, r3, #4
 800128c:	4a1c      	ldr	r2, [pc, #112]	@ (8001300 <FLASH_SetErrorCode+0xc8>)
 800128e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001290:	4b1a      	ldr	r3, [pc, #104]	@ (80012fc <FLASH_SetErrorCode+0xc4>)
 8001292:	2240      	movs	r2, #64	@ 0x40
 8001294:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001296:	4b19      	ldr	r3, [pc, #100]	@ (80012fc <FLASH_SetErrorCode+0xc4>)
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d008      	beq.n	80012b4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80012a2:	4b17      	ldr	r3, [pc, #92]	@ (8001300 <FLASH_SetErrorCode+0xc8>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	f043 0302 	orr.w	r3, r3, #2
 80012aa:	4a15      	ldr	r2, [pc, #84]	@ (8001300 <FLASH_SetErrorCode+0xc8>)
 80012ac:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80012ae:	4b13      	ldr	r3, [pc, #76]	@ (80012fc <FLASH_SetErrorCode+0xc4>)
 80012b0:	2280      	movs	r2, #128	@ 0x80
 80012b2:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80012b4:	4b11      	ldr	r3, [pc, #68]	@ (80012fc <FLASH_SetErrorCode+0xc4>)
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d009      	beq.n	80012d4 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80012c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <FLASH_SetErrorCode+0xc8>)
 80012c2:	69db      	ldr	r3, [r3, #28]
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001300 <FLASH_SetErrorCode+0xc8>)
 80012ca:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80012cc:	4b0b      	ldr	r3, [pc, #44]	@ (80012fc <FLASH_SetErrorCode+0xc4>)
 80012ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012d2:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80012d4:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <FLASH_SetErrorCode+0xc4>)
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	f003 0302 	and.w	r3, r3, #2
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d008      	beq.n	80012f2 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80012e0:	4b07      	ldr	r3, [pc, #28]	@ (8001300 <FLASH_SetErrorCode+0xc8>)
 80012e2:	69db      	ldr	r3, [r3, #28]
 80012e4:	f043 0320 	orr.w	r3, r3, #32
 80012e8:	4a05      	ldr	r2, [pc, #20]	@ (8001300 <FLASH_SetErrorCode+0xc8>)
 80012ea:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80012ec:	4b03      	ldr	r3, [pc, #12]	@ (80012fc <FLASH_SetErrorCode+0xc4>)
 80012ee:	2202      	movs	r2, #2
 80012f0:	60da      	str	r2, [r3, #12]
  }
}
 80012f2:	bf00      	nop
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	40023c00 	.word	0x40023c00
 8001300:	200000d4 	.word	0x200000d4

08001304 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001304:	b480      	push	{r7}
 8001306:	b089      	sub	sp, #36	@ 0x24
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800130e:	2300      	movs	r3, #0
 8001310:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001312:	2300      	movs	r3, #0
 8001314:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001316:	2300      	movs	r3, #0
 8001318:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800131a:	2300      	movs	r3, #0
 800131c:	61fb      	str	r3, [r7, #28]
 800131e:	e159      	b.n	80015d4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001320:	2201      	movs	r2, #1
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	697a      	ldr	r2, [r7, #20]
 8001330:	4013      	ands	r3, r2
 8001332:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	429a      	cmp	r2, r3
 800133a:	f040 8148 	bne.w	80015ce <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f003 0303 	and.w	r3, r3, #3
 8001346:	2b01      	cmp	r3, #1
 8001348:	d005      	beq.n	8001356 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001352:	2b02      	cmp	r3, #2
 8001354:	d130      	bne.n	80013b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	2203      	movs	r2, #3
 8001362:	fa02 f303 	lsl.w	r3, r2, r3
 8001366:	43db      	mvns	r3, r3
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	4013      	ands	r3, r2
 800136c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	68da      	ldr	r2, [r3, #12]
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	69ba      	ldr	r2, [r7, #24]
 800137c:	4313      	orrs	r3, r2
 800137e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800138c:	2201      	movs	r2, #1
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	43db      	mvns	r3, r3
 8001396:	69ba      	ldr	r2, [r7, #24]
 8001398:	4013      	ands	r3, r2
 800139a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	091b      	lsrs	r3, r3, #4
 80013a2:	f003 0201 	and.w	r2, r3, #1
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f003 0303 	and.w	r3, r3, #3
 80013c0:	2b03      	cmp	r3, #3
 80013c2:	d017      	beq.n	80013f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	2203      	movs	r2, #3
 80013d0:	fa02 f303 	lsl.w	r3, r2, r3
 80013d4:	43db      	mvns	r3, r3
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	4013      	ands	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	689a      	ldr	r2, [r3, #8]
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	fa02 f303 	lsl.w	r3, r2, r3
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	4313      	orrs	r3, r2
 80013ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f003 0303 	and.w	r3, r3, #3
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d123      	bne.n	8001448 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001400:	69fb      	ldr	r3, [r7, #28]
 8001402:	08da      	lsrs	r2, r3, #3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	3208      	adds	r2, #8
 8001408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800140c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	f003 0307 	and.w	r3, r3, #7
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	220f      	movs	r2, #15
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	43db      	mvns	r3, r3
 800141e:	69ba      	ldr	r2, [r7, #24]
 8001420:	4013      	ands	r3, r2
 8001422:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	691a      	ldr	r2, [r3, #16]
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	fa02 f303 	lsl.w	r3, r2, r3
 8001434:	69ba      	ldr	r2, [r7, #24]
 8001436:	4313      	orrs	r3, r2
 8001438:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	08da      	lsrs	r2, r3, #3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	3208      	adds	r2, #8
 8001442:	69b9      	ldr	r1, [r7, #24]
 8001444:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	2203      	movs	r2, #3
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	43db      	mvns	r3, r3
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	4013      	ands	r3, r2
 800145e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f003 0203 	and.w	r2, r3, #3
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	fa02 f303 	lsl.w	r3, r2, r3
 8001470:	69ba      	ldr	r2, [r7, #24]
 8001472:	4313      	orrs	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001484:	2b00      	cmp	r3, #0
 8001486:	f000 80a2 	beq.w	80015ce <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	60fb      	str	r3, [r7, #12]
 800148e:	4b57      	ldr	r3, [pc, #348]	@ (80015ec <HAL_GPIO_Init+0x2e8>)
 8001490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001492:	4a56      	ldr	r2, [pc, #344]	@ (80015ec <HAL_GPIO_Init+0x2e8>)
 8001494:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001498:	6453      	str	r3, [r2, #68]	@ 0x44
 800149a:	4b54      	ldr	r3, [pc, #336]	@ (80015ec <HAL_GPIO_Init+0x2e8>)
 800149c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800149e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014a2:	60fb      	str	r3, [r7, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014a6:	4a52      	ldr	r2, [pc, #328]	@ (80015f0 <HAL_GPIO_Init+0x2ec>)
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	089b      	lsrs	r3, r3, #2
 80014ac:	3302      	adds	r3, #2
 80014ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	f003 0303 	and.w	r3, r3, #3
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	220f      	movs	r2, #15
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	43db      	mvns	r3, r3
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	4013      	ands	r3, r2
 80014c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a49      	ldr	r2, [pc, #292]	@ (80015f4 <HAL_GPIO_Init+0x2f0>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d019      	beq.n	8001506 <HAL_GPIO_Init+0x202>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a48      	ldr	r2, [pc, #288]	@ (80015f8 <HAL_GPIO_Init+0x2f4>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d013      	beq.n	8001502 <HAL_GPIO_Init+0x1fe>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a47      	ldr	r2, [pc, #284]	@ (80015fc <HAL_GPIO_Init+0x2f8>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d00d      	beq.n	80014fe <HAL_GPIO_Init+0x1fa>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a46      	ldr	r2, [pc, #280]	@ (8001600 <HAL_GPIO_Init+0x2fc>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d007      	beq.n	80014fa <HAL_GPIO_Init+0x1f6>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a45      	ldr	r2, [pc, #276]	@ (8001604 <HAL_GPIO_Init+0x300>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d101      	bne.n	80014f6 <HAL_GPIO_Init+0x1f2>
 80014f2:	2304      	movs	r3, #4
 80014f4:	e008      	b.n	8001508 <HAL_GPIO_Init+0x204>
 80014f6:	2307      	movs	r3, #7
 80014f8:	e006      	b.n	8001508 <HAL_GPIO_Init+0x204>
 80014fa:	2303      	movs	r3, #3
 80014fc:	e004      	b.n	8001508 <HAL_GPIO_Init+0x204>
 80014fe:	2302      	movs	r3, #2
 8001500:	e002      	b.n	8001508 <HAL_GPIO_Init+0x204>
 8001502:	2301      	movs	r3, #1
 8001504:	e000      	b.n	8001508 <HAL_GPIO_Init+0x204>
 8001506:	2300      	movs	r3, #0
 8001508:	69fa      	ldr	r2, [r7, #28]
 800150a:	f002 0203 	and.w	r2, r2, #3
 800150e:	0092      	lsls	r2, r2, #2
 8001510:	4093      	lsls	r3, r2
 8001512:	69ba      	ldr	r2, [r7, #24]
 8001514:	4313      	orrs	r3, r2
 8001516:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001518:	4935      	ldr	r1, [pc, #212]	@ (80015f0 <HAL_GPIO_Init+0x2ec>)
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	089b      	lsrs	r3, r3, #2
 800151e:	3302      	adds	r3, #2
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001526:	4b38      	ldr	r3, [pc, #224]	@ (8001608 <HAL_GPIO_Init+0x304>)
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	43db      	mvns	r3, r3
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	4013      	ands	r3, r2
 8001534:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d003      	beq.n	800154a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	4313      	orrs	r3, r2
 8001548:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800154a:	4a2f      	ldr	r2, [pc, #188]	@ (8001608 <HAL_GPIO_Init+0x304>)
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001550:	4b2d      	ldr	r3, [pc, #180]	@ (8001608 <HAL_GPIO_Init+0x304>)
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	43db      	mvns	r3, r3
 800155a:	69ba      	ldr	r2, [r7, #24]
 800155c:	4013      	ands	r3, r2
 800155e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001568:	2b00      	cmp	r3, #0
 800156a:	d003      	beq.n	8001574 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	4313      	orrs	r3, r2
 8001572:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001574:	4a24      	ldr	r2, [pc, #144]	@ (8001608 <HAL_GPIO_Init+0x304>)
 8001576:	69bb      	ldr	r3, [r7, #24]
 8001578:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800157a:	4b23      	ldr	r3, [pc, #140]	@ (8001608 <HAL_GPIO_Init+0x304>)
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	43db      	mvns	r3, r3
 8001584:	69ba      	ldr	r2, [r7, #24]
 8001586:	4013      	ands	r3, r2
 8001588:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d003      	beq.n	800159e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001596:	69ba      	ldr	r2, [r7, #24]
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	4313      	orrs	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800159e:	4a1a      	ldr	r2, [pc, #104]	@ (8001608 <HAL_GPIO_Init+0x304>)
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015a4:	4b18      	ldr	r3, [pc, #96]	@ (8001608 <HAL_GPIO_Init+0x304>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	43db      	mvns	r3, r3
 80015ae:	69ba      	ldr	r2, [r7, #24]
 80015b0:	4013      	ands	r3, r2
 80015b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d003      	beq.n	80015c8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80015c8:	4a0f      	ldr	r2, [pc, #60]	@ (8001608 <HAL_GPIO_Init+0x304>)
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	3301      	adds	r3, #1
 80015d2:	61fb      	str	r3, [r7, #28]
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	2b0f      	cmp	r3, #15
 80015d8:	f67f aea2 	bls.w	8001320 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015dc:	bf00      	nop
 80015de:	bf00      	nop
 80015e0:	3724      	adds	r7, #36	@ 0x24
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	40023800 	.word	0x40023800
 80015f0:	40013800 	.word	0x40013800
 80015f4:	40020000 	.word	0x40020000
 80015f8:	40020400 	.word	0x40020400
 80015fc:	40020800 	.word	0x40020800
 8001600:	40020c00 	.word	0x40020c00
 8001604:	40021000 	.word	0x40021000
 8001608:	40013c00 	.word	0x40013c00

0800160c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	460b      	mov	r3, r1
 8001616:	807b      	strh	r3, [r7, #2]
 8001618:	4613      	mov	r3, r2
 800161a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800161c:	787b      	ldrb	r3, [r7, #1]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d003      	beq.n	800162a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001622:	887a      	ldrh	r2, [r7, #2]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001628:	e003      	b.n	8001632 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800162a:	887b      	ldrh	r3, [r7, #2]
 800162c:	041a      	lsls	r2, r3, #16
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	619a      	str	r2, [r3, #24]
}
 8001632:	bf00      	nop
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
	...

08001640 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d101      	bne.n	8001652 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	e267      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	2b00      	cmp	r3, #0
 800165c:	d075      	beq.n	800174a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800165e:	4b88      	ldr	r3, [pc, #544]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	f003 030c 	and.w	r3, r3, #12
 8001666:	2b04      	cmp	r3, #4
 8001668:	d00c      	beq.n	8001684 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800166a:	4b85      	ldr	r3, [pc, #532]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001672:	2b08      	cmp	r3, #8
 8001674:	d112      	bne.n	800169c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001676:	4b82      	ldr	r3, [pc, #520]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800167e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001682:	d10b      	bne.n	800169c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001684:	4b7e      	ldr	r3, [pc, #504]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d05b      	beq.n	8001748 <HAL_RCC_OscConfig+0x108>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d157      	bne.n	8001748 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e242      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016a4:	d106      	bne.n	80016b4 <HAL_RCC_OscConfig+0x74>
 80016a6:	4b76      	ldr	r3, [pc, #472]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a75      	ldr	r2, [pc, #468]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 80016ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016b0:	6013      	str	r3, [r2, #0]
 80016b2:	e01d      	b.n	80016f0 <HAL_RCC_OscConfig+0xb0>
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80016bc:	d10c      	bne.n	80016d8 <HAL_RCC_OscConfig+0x98>
 80016be:	4b70      	ldr	r3, [pc, #448]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a6f      	ldr	r2, [pc, #444]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 80016c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016c8:	6013      	str	r3, [r2, #0]
 80016ca:	4b6d      	ldr	r3, [pc, #436]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a6c      	ldr	r2, [pc, #432]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 80016d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016d4:	6013      	str	r3, [r2, #0]
 80016d6:	e00b      	b.n	80016f0 <HAL_RCC_OscConfig+0xb0>
 80016d8:	4b69      	ldr	r3, [pc, #420]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a68      	ldr	r2, [pc, #416]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 80016de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016e2:	6013      	str	r3, [r2, #0]
 80016e4:	4b66      	ldr	r3, [pc, #408]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a65      	ldr	r2, [pc, #404]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 80016ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d013      	beq.n	8001720 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f8:	f7ff fa6a 	bl	8000bd0 <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001700:	f7ff fa66 	bl	8000bd0 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b64      	cmp	r3, #100	@ 0x64
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e207      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001712:	4b5b      	ldr	r3, [pc, #364]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d0f0      	beq.n	8001700 <HAL_RCC_OscConfig+0xc0>
 800171e:	e014      	b.n	800174a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001720:	f7ff fa56 	bl	8000bd0 <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001726:	e008      	b.n	800173a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001728:	f7ff fa52 	bl	8000bd0 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b64      	cmp	r3, #100	@ 0x64
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e1f3      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800173a:	4b51      	ldr	r3, [pc, #324]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d1f0      	bne.n	8001728 <HAL_RCC_OscConfig+0xe8>
 8001746:	e000      	b.n	800174a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001748:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	2b00      	cmp	r3, #0
 8001754:	d063      	beq.n	800181e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001756:	4b4a      	ldr	r3, [pc, #296]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	f003 030c 	and.w	r3, r3, #12
 800175e:	2b00      	cmp	r3, #0
 8001760:	d00b      	beq.n	800177a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001762:	4b47      	ldr	r3, [pc, #284]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800176a:	2b08      	cmp	r3, #8
 800176c:	d11c      	bne.n	80017a8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800176e:	4b44      	ldr	r3, [pc, #272]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001776:	2b00      	cmp	r3, #0
 8001778:	d116      	bne.n	80017a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800177a:	4b41      	ldr	r3, [pc, #260]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	2b00      	cmp	r3, #0
 8001784:	d005      	beq.n	8001792 <HAL_RCC_OscConfig+0x152>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d001      	beq.n	8001792 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e1c7      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001792:	4b3b      	ldr	r3, [pc, #236]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	691b      	ldr	r3, [r3, #16]
 800179e:	00db      	lsls	r3, r3, #3
 80017a0:	4937      	ldr	r1, [pc, #220]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 80017a2:	4313      	orrs	r3, r2
 80017a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017a6:	e03a      	b.n	800181e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d020      	beq.n	80017f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017b0:	4b34      	ldr	r3, [pc, #208]	@ (8001884 <HAL_RCC_OscConfig+0x244>)
 80017b2:	2201      	movs	r2, #1
 80017b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b6:	f7ff fa0b 	bl	8000bd0 <HAL_GetTick>
 80017ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017bc:	e008      	b.n	80017d0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017be:	f7ff fa07 	bl	8000bd0 <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d901      	bls.n	80017d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80017cc:	2303      	movs	r3, #3
 80017ce:	e1a8      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0302 	and.w	r3, r3, #2
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d0f0      	beq.n	80017be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017dc:	4b28      	ldr	r3, [pc, #160]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	691b      	ldr	r3, [r3, #16]
 80017e8:	00db      	lsls	r3, r3, #3
 80017ea:	4925      	ldr	r1, [pc, #148]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 80017ec:	4313      	orrs	r3, r2
 80017ee:	600b      	str	r3, [r1, #0]
 80017f0:	e015      	b.n	800181e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017f2:	4b24      	ldr	r3, [pc, #144]	@ (8001884 <HAL_RCC_OscConfig+0x244>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017f8:	f7ff f9ea 	bl	8000bd0 <HAL_GetTick>
 80017fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017fe:	e008      	b.n	8001812 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001800:	f7ff f9e6 	bl	8000bd0 <HAL_GetTick>
 8001804:	4602      	mov	r2, r0
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	2b02      	cmp	r3, #2
 800180c:	d901      	bls.n	8001812 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e187      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001812:	4b1b      	ldr	r3, [pc, #108]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	2b00      	cmp	r3, #0
 800181c:	d1f0      	bne.n	8001800 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0308 	and.w	r3, r3, #8
 8001826:	2b00      	cmp	r3, #0
 8001828:	d036      	beq.n	8001898 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d016      	beq.n	8001860 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001832:	4b15      	ldr	r3, [pc, #84]	@ (8001888 <HAL_RCC_OscConfig+0x248>)
 8001834:	2201      	movs	r2, #1
 8001836:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001838:	f7ff f9ca 	bl	8000bd0 <HAL_GetTick>
 800183c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800183e:	e008      	b.n	8001852 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001840:	f7ff f9c6 	bl	8000bd0 <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	2b02      	cmp	r3, #2
 800184c:	d901      	bls.n	8001852 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e167      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001852:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <HAL_RCC_OscConfig+0x240>)
 8001854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	2b00      	cmp	r3, #0
 800185c:	d0f0      	beq.n	8001840 <HAL_RCC_OscConfig+0x200>
 800185e:	e01b      	b.n	8001898 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001860:	4b09      	ldr	r3, [pc, #36]	@ (8001888 <HAL_RCC_OscConfig+0x248>)
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001866:	f7ff f9b3 	bl	8000bd0 <HAL_GetTick>
 800186a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800186c:	e00e      	b.n	800188c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800186e:	f7ff f9af 	bl	8000bd0 <HAL_GetTick>
 8001872:	4602      	mov	r2, r0
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	2b02      	cmp	r3, #2
 800187a:	d907      	bls.n	800188c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	e150      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
 8001880:	40023800 	.word	0x40023800
 8001884:	42470000 	.word	0x42470000
 8001888:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800188c:	4b88      	ldr	r3, [pc, #544]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 800188e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001890:	f003 0302 	and.w	r3, r3, #2
 8001894:	2b00      	cmp	r3, #0
 8001896:	d1ea      	bne.n	800186e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	f000 8097 	beq.w	80019d4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018a6:	2300      	movs	r3, #0
 80018a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018aa:	4b81      	ldr	r3, [pc, #516]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d10f      	bne.n	80018d6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	4b7d      	ldr	r3, [pc, #500]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80018bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018be:	4a7c      	ldr	r2, [pc, #496]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80018c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80018c6:	4b7a      	ldr	r3, [pc, #488]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018d2:	2301      	movs	r3, #1
 80018d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018d6:	4b77      	ldr	r3, [pc, #476]	@ (8001ab4 <HAL_RCC_OscConfig+0x474>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d118      	bne.n	8001914 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018e2:	4b74      	ldr	r3, [pc, #464]	@ (8001ab4 <HAL_RCC_OscConfig+0x474>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a73      	ldr	r2, [pc, #460]	@ (8001ab4 <HAL_RCC_OscConfig+0x474>)
 80018e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018ee:	f7ff f96f 	bl	8000bd0 <HAL_GetTick>
 80018f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f4:	e008      	b.n	8001908 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018f6:	f7ff f96b 	bl	8000bd0 <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	2b02      	cmp	r3, #2
 8001902:	d901      	bls.n	8001908 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e10c      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001908:	4b6a      	ldr	r3, [pc, #424]	@ (8001ab4 <HAL_RCC_OscConfig+0x474>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001910:	2b00      	cmp	r3, #0
 8001912:	d0f0      	beq.n	80018f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d106      	bne.n	800192a <HAL_RCC_OscConfig+0x2ea>
 800191c:	4b64      	ldr	r3, [pc, #400]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 800191e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001920:	4a63      	ldr	r2, [pc, #396]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001922:	f043 0301 	orr.w	r3, r3, #1
 8001926:	6713      	str	r3, [r2, #112]	@ 0x70
 8001928:	e01c      	b.n	8001964 <HAL_RCC_OscConfig+0x324>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	2b05      	cmp	r3, #5
 8001930:	d10c      	bne.n	800194c <HAL_RCC_OscConfig+0x30c>
 8001932:	4b5f      	ldr	r3, [pc, #380]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001934:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001936:	4a5e      	ldr	r2, [pc, #376]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001938:	f043 0304 	orr.w	r3, r3, #4
 800193c:	6713      	str	r3, [r2, #112]	@ 0x70
 800193e:	4b5c      	ldr	r3, [pc, #368]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001942:	4a5b      	ldr	r2, [pc, #364]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001944:	f043 0301 	orr.w	r3, r3, #1
 8001948:	6713      	str	r3, [r2, #112]	@ 0x70
 800194a:	e00b      	b.n	8001964 <HAL_RCC_OscConfig+0x324>
 800194c:	4b58      	ldr	r3, [pc, #352]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 800194e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001950:	4a57      	ldr	r2, [pc, #348]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001952:	f023 0301 	bic.w	r3, r3, #1
 8001956:	6713      	str	r3, [r2, #112]	@ 0x70
 8001958:	4b55      	ldr	r3, [pc, #340]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 800195a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800195c:	4a54      	ldr	r2, [pc, #336]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 800195e:	f023 0304 	bic.w	r3, r3, #4
 8001962:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d015      	beq.n	8001998 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800196c:	f7ff f930 	bl	8000bd0 <HAL_GetTick>
 8001970:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001972:	e00a      	b.n	800198a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001974:	f7ff f92c 	bl	8000bd0 <HAL_GetTick>
 8001978:	4602      	mov	r2, r0
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001982:	4293      	cmp	r3, r2
 8001984:	d901      	bls.n	800198a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e0cb      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800198a:	4b49      	ldr	r3, [pc, #292]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 800198c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	2b00      	cmp	r3, #0
 8001994:	d0ee      	beq.n	8001974 <HAL_RCC_OscConfig+0x334>
 8001996:	e014      	b.n	80019c2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001998:	f7ff f91a 	bl	8000bd0 <HAL_GetTick>
 800199c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800199e:	e00a      	b.n	80019b6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019a0:	f7ff f916 	bl	8000bd0 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e0b5      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019b6:	4b3e      	ldr	r3, [pc, #248]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80019b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1ee      	bne.n	80019a0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80019c2:	7dfb      	ldrb	r3, [r7, #23]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d105      	bne.n	80019d4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019c8:	4b39      	ldr	r3, [pc, #228]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80019ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019cc:	4a38      	ldr	r2, [pc, #224]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80019ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019d2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	f000 80a1 	beq.w	8001b20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019de:	4b34      	ldr	r3, [pc, #208]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f003 030c 	and.w	r3, r3, #12
 80019e6:	2b08      	cmp	r3, #8
 80019e8:	d05c      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d141      	bne.n	8001a76 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019f2:	4b31      	ldr	r3, [pc, #196]	@ (8001ab8 <HAL_RCC_OscConfig+0x478>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f8:	f7ff f8ea 	bl	8000bd0 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a00:	f7ff f8e6 	bl	8000bd0 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e087      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a12:	4b27      	ldr	r3, [pc, #156]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d1f0      	bne.n	8001a00 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	69da      	ldr	r2, [r3, #28]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6a1b      	ldr	r3, [r3, #32]
 8001a26:	431a      	orrs	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a2c:	019b      	lsls	r3, r3, #6
 8001a2e:	431a      	orrs	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a34:	085b      	lsrs	r3, r3, #1
 8001a36:	3b01      	subs	r3, #1
 8001a38:	041b      	lsls	r3, r3, #16
 8001a3a:	431a      	orrs	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a40:	061b      	lsls	r3, r3, #24
 8001a42:	491b      	ldr	r1, [pc, #108]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001a44:	4313      	orrs	r3, r2
 8001a46:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a48:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab8 <HAL_RCC_OscConfig+0x478>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4e:	f7ff f8bf 	bl	8000bd0 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a56:	f7ff f8bb 	bl	8000bd0 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e05c      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a68:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0f0      	beq.n	8001a56 <HAL_RCC_OscConfig+0x416>
 8001a74:	e054      	b.n	8001b20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a76:	4b10      	ldr	r3, [pc, #64]	@ (8001ab8 <HAL_RCC_OscConfig+0x478>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7c:	f7ff f8a8 	bl	8000bd0 <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a84:	f7ff f8a4 	bl	8000bd0 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e045      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a96:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <HAL_RCC_OscConfig+0x470>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d1f0      	bne.n	8001a84 <HAL_RCC_OscConfig+0x444>
 8001aa2:	e03d      	b.n	8001b20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d107      	bne.n	8001abc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e038      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40007000 	.word	0x40007000
 8001ab8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001abc:	4b1b      	ldr	r3, [pc, #108]	@ (8001b2c <HAL_RCC_OscConfig+0x4ec>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	699b      	ldr	r3, [r3, #24]
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d028      	beq.n	8001b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d121      	bne.n	8001b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d11a      	bne.n	8001b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001aec:	4013      	ands	r3, r2
 8001aee:	687a      	ldr	r2, [r7, #4]
 8001af0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001af2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d111      	bne.n	8001b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b02:	085b      	lsrs	r3, r3, #1
 8001b04:	3b01      	subs	r3, #1
 8001b06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d107      	bne.n	8001b1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d001      	beq.n	8001b20 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e000      	b.n	8001b22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3718      	adds	r7, #24
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40023800 	.word	0x40023800

08001b30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d101      	bne.n	8001b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e0cc      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b44:	4b68      	ldr	r3, [pc, #416]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0307 	and.w	r3, r3, #7
 8001b4c:	683a      	ldr	r2, [r7, #0]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d90c      	bls.n	8001b6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b52:	4b65      	ldr	r3, [pc, #404]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	b2d2      	uxtb	r2, r2
 8001b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b5a:	4b63      	ldr	r3, [pc, #396]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0307 	and.w	r3, r3, #7
 8001b62:	683a      	ldr	r2, [r7, #0]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d001      	beq.n	8001b6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e0b8      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0302 	and.w	r3, r3, #2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d020      	beq.n	8001bba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0304 	and.w	r3, r3, #4
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d005      	beq.n	8001b90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b84:	4b59      	ldr	r3, [pc, #356]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	4a58      	ldr	r2, [pc, #352]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001b8a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001b8e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0308 	and.w	r3, r3, #8
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d005      	beq.n	8001ba8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b9c:	4b53      	ldr	r3, [pc, #332]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	4a52      	ldr	r2, [pc, #328]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001ba2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001ba6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ba8:	4b50      	ldr	r3, [pc, #320]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	494d      	ldr	r1, [pc, #308]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d044      	beq.n	8001c50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d107      	bne.n	8001bde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bce:	4b47      	ldr	r3, [pc, #284]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d119      	bne.n	8001c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e07f      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d003      	beq.n	8001bee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bea:	2b03      	cmp	r3, #3
 8001bec:	d107      	bne.n	8001bfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bee:	4b3f      	ldr	r3, [pc, #252]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d109      	bne.n	8001c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e06f      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bfe:	4b3b      	ldr	r3, [pc, #236]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e067      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c0e:	4b37      	ldr	r3, [pc, #220]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f023 0203 	bic.w	r2, r3, #3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	4934      	ldr	r1, [pc, #208]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c20:	f7fe ffd6 	bl	8000bd0 <HAL_GetTick>
 8001c24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c26:	e00a      	b.n	8001c3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c28:	f7fe ffd2 	bl	8000bd0 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e04f      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3e:	4b2b      	ldr	r3, [pc, #172]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f003 020c 	and.w	r2, r3, #12
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d1eb      	bne.n	8001c28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c50:	4b25      	ldr	r3, [pc, #148]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0307 	and.w	r3, r3, #7
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d20c      	bcs.n	8001c78 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5e:	4b22      	ldr	r3, [pc, #136]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c60:	683a      	ldr	r2, [r7, #0]
 8001c62:	b2d2      	uxtb	r2, r2
 8001c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c66:	4b20      	ldr	r3, [pc, #128]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0307 	and.w	r3, r3, #7
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d001      	beq.n	8001c78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e032      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0304 	and.w	r3, r3, #4
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d008      	beq.n	8001c96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c84:	4b19      	ldr	r3, [pc, #100]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	4916      	ldr	r1, [pc, #88]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0308 	and.w	r3, r3, #8
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d009      	beq.n	8001cb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ca2:	4b12      	ldr	r3, [pc, #72]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	691b      	ldr	r3, [r3, #16]
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	490e      	ldr	r1, [pc, #56]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cb6:	f000 f821 	bl	8001cfc <HAL_RCC_GetSysClockFreq>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	091b      	lsrs	r3, r3, #4
 8001cc2:	f003 030f 	and.w	r3, r3, #15
 8001cc6:	490a      	ldr	r1, [pc, #40]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8001cc8:	5ccb      	ldrb	r3, [r1, r3]
 8001cca:	fa22 f303 	lsr.w	r3, r2, r3
 8001cce:	4a09      	ldr	r2, [pc, #36]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001cd2:	4b09      	ldr	r3, [pc, #36]	@ (8001cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7fe ff36 	bl	8000b48 <HAL_InitTick>

  return HAL_OK;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3710      	adds	r7, #16
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40023c00 	.word	0x40023c00
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	08003a20 	.word	0x08003a20
 8001cf4:	20000000 	.word	0x20000000
 8001cf8:	20000004 	.word	0x20000004

08001cfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d00:	b094      	sub	sp, #80	@ 0x50
 8001d02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001d04:	2300      	movs	r3, #0
 8001d06:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001d10:	2300      	movs	r3, #0
 8001d12:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d14:	4b79      	ldr	r3, [pc, #484]	@ (8001efc <HAL_RCC_GetSysClockFreq+0x200>)
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f003 030c 	and.w	r3, r3, #12
 8001d1c:	2b08      	cmp	r3, #8
 8001d1e:	d00d      	beq.n	8001d3c <HAL_RCC_GetSysClockFreq+0x40>
 8001d20:	2b08      	cmp	r3, #8
 8001d22:	f200 80e1 	bhi.w	8001ee8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d002      	beq.n	8001d30 <HAL_RCC_GetSysClockFreq+0x34>
 8001d2a:	2b04      	cmp	r3, #4
 8001d2c:	d003      	beq.n	8001d36 <HAL_RCC_GetSysClockFreq+0x3a>
 8001d2e:	e0db      	b.n	8001ee8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d30:	4b73      	ldr	r3, [pc, #460]	@ (8001f00 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d32:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d34:	e0db      	b.n	8001eee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d36:	4b73      	ldr	r3, [pc, #460]	@ (8001f04 <HAL_RCC_GetSysClockFreq+0x208>)
 8001d38:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d3a:	e0d8      	b.n	8001eee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d3c:	4b6f      	ldr	r3, [pc, #444]	@ (8001efc <HAL_RCC_GetSysClockFreq+0x200>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d44:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d46:	4b6d      	ldr	r3, [pc, #436]	@ (8001efc <HAL_RCC_GetSysClockFreq+0x200>)
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d063      	beq.n	8001e1a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d52:	4b6a      	ldr	r3, [pc, #424]	@ (8001efc <HAL_RCC_GetSysClockFreq+0x200>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	099b      	lsrs	r3, r3, #6
 8001d58:	2200      	movs	r2, #0
 8001d5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001d5c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d64:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d66:	2300      	movs	r3, #0
 8001d68:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d6a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001d6e:	4622      	mov	r2, r4
 8001d70:	462b      	mov	r3, r5
 8001d72:	f04f 0000 	mov.w	r0, #0
 8001d76:	f04f 0100 	mov.w	r1, #0
 8001d7a:	0159      	lsls	r1, r3, #5
 8001d7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d80:	0150      	lsls	r0, r2, #5
 8001d82:	4602      	mov	r2, r0
 8001d84:	460b      	mov	r3, r1
 8001d86:	4621      	mov	r1, r4
 8001d88:	1a51      	subs	r1, r2, r1
 8001d8a:	6139      	str	r1, [r7, #16]
 8001d8c:	4629      	mov	r1, r5
 8001d8e:	eb63 0301 	sbc.w	r3, r3, r1
 8001d92:	617b      	str	r3, [r7, #20]
 8001d94:	f04f 0200 	mov.w	r2, #0
 8001d98:	f04f 0300 	mov.w	r3, #0
 8001d9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001da0:	4659      	mov	r1, fp
 8001da2:	018b      	lsls	r3, r1, #6
 8001da4:	4651      	mov	r1, sl
 8001da6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001daa:	4651      	mov	r1, sl
 8001dac:	018a      	lsls	r2, r1, #6
 8001dae:	4651      	mov	r1, sl
 8001db0:	ebb2 0801 	subs.w	r8, r2, r1
 8001db4:	4659      	mov	r1, fp
 8001db6:	eb63 0901 	sbc.w	r9, r3, r1
 8001dba:	f04f 0200 	mov.w	r2, #0
 8001dbe:	f04f 0300 	mov.w	r3, #0
 8001dc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001dc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001dca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001dce:	4690      	mov	r8, r2
 8001dd0:	4699      	mov	r9, r3
 8001dd2:	4623      	mov	r3, r4
 8001dd4:	eb18 0303 	adds.w	r3, r8, r3
 8001dd8:	60bb      	str	r3, [r7, #8]
 8001dda:	462b      	mov	r3, r5
 8001ddc:	eb49 0303 	adc.w	r3, r9, r3
 8001de0:	60fb      	str	r3, [r7, #12]
 8001de2:	f04f 0200 	mov.w	r2, #0
 8001de6:	f04f 0300 	mov.w	r3, #0
 8001dea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001dee:	4629      	mov	r1, r5
 8001df0:	024b      	lsls	r3, r1, #9
 8001df2:	4621      	mov	r1, r4
 8001df4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001df8:	4621      	mov	r1, r4
 8001dfa:	024a      	lsls	r2, r1, #9
 8001dfc:	4610      	mov	r0, r2
 8001dfe:	4619      	mov	r1, r3
 8001e00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e02:	2200      	movs	r2, #0
 8001e04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001e08:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001e0c:	f7fe f9e2 	bl	80001d4 <__aeabi_uldivmod>
 8001e10:	4602      	mov	r2, r0
 8001e12:	460b      	mov	r3, r1
 8001e14:	4613      	mov	r3, r2
 8001e16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e18:	e058      	b.n	8001ecc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e1a:	4b38      	ldr	r3, [pc, #224]	@ (8001efc <HAL_RCC_GetSysClockFreq+0x200>)
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	099b      	lsrs	r3, r3, #6
 8001e20:	2200      	movs	r2, #0
 8001e22:	4618      	mov	r0, r3
 8001e24:	4611      	mov	r1, r2
 8001e26:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001e2a:	623b      	str	r3, [r7, #32]
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e30:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001e34:	4642      	mov	r2, r8
 8001e36:	464b      	mov	r3, r9
 8001e38:	f04f 0000 	mov.w	r0, #0
 8001e3c:	f04f 0100 	mov.w	r1, #0
 8001e40:	0159      	lsls	r1, r3, #5
 8001e42:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e46:	0150      	lsls	r0, r2, #5
 8001e48:	4602      	mov	r2, r0
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	4641      	mov	r1, r8
 8001e4e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001e52:	4649      	mov	r1, r9
 8001e54:	eb63 0b01 	sbc.w	fp, r3, r1
 8001e58:	f04f 0200 	mov.w	r2, #0
 8001e5c:	f04f 0300 	mov.w	r3, #0
 8001e60:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001e64:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001e68:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001e6c:	ebb2 040a 	subs.w	r4, r2, sl
 8001e70:	eb63 050b 	sbc.w	r5, r3, fp
 8001e74:	f04f 0200 	mov.w	r2, #0
 8001e78:	f04f 0300 	mov.w	r3, #0
 8001e7c:	00eb      	lsls	r3, r5, #3
 8001e7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e82:	00e2      	lsls	r2, r4, #3
 8001e84:	4614      	mov	r4, r2
 8001e86:	461d      	mov	r5, r3
 8001e88:	4643      	mov	r3, r8
 8001e8a:	18e3      	adds	r3, r4, r3
 8001e8c:	603b      	str	r3, [r7, #0]
 8001e8e:	464b      	mov	r3, r9
 8001e90:	eb45 0303 	adc.w	r3, r5, r3
 8001e94:	607b      	str	r3, [r7, #4]
 8001e96:	f04f 0200 	mov.w	r2, #0
 8001e9a:	f04f 0300 	mov.w	r3, #0
 8001e9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ea2:	4629      	mov	r1, r5
 8001ea4:	028b      	lsls	r3, r1, #10
 8001ea6:	4621      	mov	r1, r4
 8001ea8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001eac:	4621      	mov	r1, r4
 8001eae:	028a      	lsls	r2, r1, #10
 8001eb0:	4610      	mov	r0, r2
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	61bb      	str	r3, [r7, #24]
 8001eba:	61fa      	str	r2, [r7, #28]
 8001ebc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ec0:	f7fe f988 	bl	80001d4 <__aeabi_uldivmod>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4613      	mov	r3, r2
 8001eca:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001ecc:	4b0b      	ldr	r3, [pc, #44]	@ (8001efc <HAL_RCC_GetSysClockFreq+0x200>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	0c1b      	lsrs	r3, r3, #16
 8001ed2:	f003 0303 	and.w	r3, r3, #3
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001edc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001ede:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ee6:	e002      	b.n	8001eee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ee8:	4b05      	ldr	r3, [pc, #20]	@ (8001f00 <HAL_RCC_GetSysClockFreq+0x204>)
 8001eea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001eec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3750      	adds	r7, #80	@ 0x50
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001efa:	bf00      	nop
 8001efc:	40023800 	.word	0x40023800
 8001f00:	00f42400 	.word	0x00f42400
 8001f04:	007a1200 	.word	0x007a1200

08001f08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f0c:	4b03      	ldr	r3, [pc, #12]	@ (8001f1c <HAL_RCC_GetHCLKFreq+0x14>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	20000000 	.word	0x20000000

08001f20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f24:	f7ff fff0 	bl	8001f08 <HAL_RCC_GetHCLKFreq>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	4b05      	ldr	r3, [pc, #20]	@ (8001f40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	0a9b      	lsrs	r3, r3, #10
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	4903      	ldr	r1, [pc, #12]	@ (8001f44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f36:	5ccb      	ldrb	r3, [r1, r3]
 8001f38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40023800 	.word	0x40023800
 8001f44:	08003a30 	.word	0x08003a30

08001f48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f4c:	f7ff ffdc 	bl	8001f08 <HAL_RCC_GetHCLKFreq>
 8001f50:	4602      	mov	r2, r0
 8001f52:	4b05      	ldr	r3, [pc, #20]	@ (8001f68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	0b5b      	lsrs	r3, r3, #13
 8001f58:	f003 0307 	and.w	r3, r3, #7
 8001f5c:	4903      	ldr	r1, [pc, #12]	@ (8001f6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f5e:	5ccb      	ldrb	r3, [r1, r3]
 8001f60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	08003a30 	.word	0x08003a30

08001f70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e042      	b.n	8002008 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d106      	bne.n	8001f9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f7fe fc4a 	bl	8000830 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2224      	movs	r2, #36	@ 0x24
 8001fa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	68da      	ldr	r2, [r3, #12]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001fb2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f000 fdff 	bl	8002bb8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	691a      	ldr	r2, [r3, #16]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001fc8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	695a      	ldr	r2, [r3, #20]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001fd8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	68da      	ldr	r2, [r3, #12]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001fe8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2220      	movs	r2, #32
 8001ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2220      	movs	r2, #32
 8001ffc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b08a      	sub	sp, #40	@ 0x28
 8002014:	af02      	add	r7, sp, #8
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	603b      	str	r3, [r7, #0]
 800201c:	4613      	mov	r3, r2
 800201e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800202a:	b2db      	uxtb	r3, r3
 800202c:	2b20      	cmp	r3, #32
 800202e:	d175      	bne.n	800211c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d002      	beq.n	800203c <HAL_UART_Transmit+0x2c>
 8002036:	88fb      	ldrh	r3, [r7, #6]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d101      	bne.n	8002040 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e06e      	b.n	800211e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2200      	movs	r2, #0
 8002044:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2221      	movs	r2, #33	@ 0x21
 800204a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800204e:	f7fe fdbf 	bl	8000bd0 <HAL_GetTick>
 8002052:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	88fa      	ldrh	r2, [r7, #6]
 8002058:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	88fa      	ldrh	r2, [r7, #6]
 800205e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002068:	d108      	bne.n	800207c <HAL_UART_Transmit+0x6c>
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	691b      	ldr	r3, [r3, #16]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d104      	bne.n	800207c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002072:	2300      	movs	r3, #0
 8002074:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	61bb      	str	r3, [r7, #24]
 800207a:	e003      	b.n	8002084 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002080:	2300      	movs	r3, #0
 8002082:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002084:	e02e      	b.n	80020e4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	9300      	str	r3, [sp, #0]
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	2200      	movs	r2, #0
 800208e:	2180      	movs	r1, #128	@ 0x80
 8002090:	68f8      	ldr	r0, [r7, #12]
 8002092:	f000 fb9b 	bl	80027cc <UART_WaitOnFlagUntilTimeout>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d005      	beq.n	80020a8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2220      	movs	r2, #32
 80020a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e03a      	b.n	800211e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d10b      	bne.n	80020c6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80020ae:	69bb      	ldr	r3, [r7, #24]
 80020b0:	881b      	ldrh	r3, [r3, #0]
 80020b2:	461a      	mov	r2, r3
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80020bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	3302      	adds	r3, #2
 80020c2:	61bb      	str	r3, [r7, #24]
 80020c4:	e007      	b.n	80020d6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	781a      	ldrb	r2, [r3, #0]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	3301      	adds	r3, #1
 80020d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80020da:	b29b      	uxth	r3, r3
 80020dc:	3b01      	subs	r3, #1
 80020de:	b29a      	uxth	r2, r3
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1cb      	bne.n	8002086 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	9300      	str	r3, [sp, #0]
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	2200      	movs	r2, #0
 80020f6:	2140      	movs	r1, #64	@ 0x40
 80020f8:	68f8      	ldr	r0, [r7, #12]
 80020fa:	f000 fb67 	bl	80027cc <UART_WaitOnFlagUntilTimeout>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d005      	beq.n	8002110 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2220      	movs	r2, #32
 8002108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e006      	b.n	800211e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2220      	movs	r2, #32
 8002114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002118:	2300      	movs	r3, #0
 800211a:	e000      	b.n	800211e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800211c:	2302      	movs	r3, #2
  }
}
 800211e:	4618      	mov	r0, r3
 8002120:	3720      	adds	r7, #32
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b08a      	sub	sp, #40	@ 0x28
 800212a:	af02      	add	r7, sp, #8
 800212c:	60f8      	str	r0, [r7, #12]
 800212e:	60b9      	str	r1, [r7, #8]
 8002130:	603b      	str	r3, [r7, #0]
 8002132:	4613      	mov	r3, r2
 8002134:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002136:	2300      	movs	r3, #0
 8002138:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b20      	cmp	r3, #32
 8002144:	f040 8081 	bne.w	800224a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d002      	beq.n	8002154 <HAL_UART_Receive+0x2e>
 800214e:	88fb      	ldrh	r3, [r7, #6]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d101      	bne.n	8002158 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e079      	b.n	800224c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2200      	movs	r2, #0
 800215c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2222      	movs	r2, #34	@ 0x22
 8002162:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2200      	movs	r2, #0
 800216a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800216c:	f7fe fd30 	bl	8000bd0 <HAL_GetTick>
 8002170:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	88fa      	ldrh	r2, [r7, #6]
 8002176:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	88fa      	ldrh	r2, [r7, #6]
 800217c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002186:	d108      	bne.n	800219a <HAL_UART_Receive+0x74>
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	691b      	ldr	r3, [r3, #16]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d104      	bne.n	800219a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002190:	2300      	movs	r3, #0
 8002192:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	61bb      	str	r3, [r7, #24]
 8002198:	e003      	b.n	80021a2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800219e:	2300      	movs	r3, #0
 80021a0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80021a2:	e047      	b.n	8002234 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	2200      	movs	r2, #0
 80021ac:	2120      	movs	r1, #32
 80021ae:	68f8      	ldr	r0, [r7, #12]
 80021b0:	f000 fb0c 	bl	80027cc <UART_WaitOnFlagUntilTimeout>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d005      	beq.n	80021c6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2220      	movs	r2, #32
 80021be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e042      	b.n	800224c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d10c      	bne.n	80021e6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	b29b      	uxth	r3, r3
 80021d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021d8:	b29a      	uxth	r2, r3
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	3302      	adds	r3, #2
 80021e2:	61bb      	str	r3, [r7, #24]
 80021e4:	e01f      	b.n	8002226 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021ee:	d007      	beq.n	8002200 <HAL_UART_Receive+0xda>
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d10a      	bne.n	800220e <HAL_UART_Receive+0xe8>
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	691b      	ldr	r3, [r3, #16]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d106      	bne.n	800220e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	b2da      	uxtb	r2, r3
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	701a      	strb	r2, [r3, #0]
 800220c:	e008      	b.n	8002220 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	b2db      	uxtb	r3, r3
 8002216:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800221a:	b2da      	uxtb	r2, r3
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	3301      	adds	r3, #1
 8002224:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800222a:	b29b      	uxth	r3, r3
 800222c:	3b01      	subs	r3, #1
 800222e:	b29a      	uxth	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002238:	b29b      	uxth	r3, r3
 800223a:	2b00      	cmp	r3, #0
 800223c:	d1b2      	bne.n	80021a4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2220      	movs	r2, #32
 8002242:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002246:	2300      	movs	r3, #0
 8002248:	e000      	b.n	800224c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800224a:	2302      	movs	r3, #2
  }
}
 800224c:	4618      	mov	r0, r3
 800224e:	3720      	adds	r7, #32
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b0ba      	sub	sp, #232	@ 0xe8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	695b      	ldr	r3, [r3, #20]
 8002276:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800227a:	2300      	movs	r3, #0
 800227c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002280:	2300      	movs	r3, #0
 8002282:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800228a:	f003 030f 	and.w	r3, r3, #15
 800228e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002292:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002296:	2b00      	cmp	r3, #0
 8002298:	d10f      	bne.n	80022ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800229a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800229e:	f003 0320 	and.w	r3, r3, #32
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d009      	beq.n	80022ba <HAL_UART_IRQHandler+0x66>
 80022a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80022aa:	f003 0320 	and.w	r3, r3, #32
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f000 fbc2 	bl	8002a3c <UART_Receive_IT>
      return;
 80022b8:	e25b      	b.n	8002772 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80022ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 80de 	beq.w	8002480 <HAL_UART_IRQHandler+0x22c>
 80022c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80022c8:	f003 0301 	and.w	r3, r3, #1
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d106      	bne.n	80022de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80022d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80022d4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80022d8:	2b00      	cmp	r3, #0
 80022da:	f000 80d1 	beq.w	8002480 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80022de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00b      	beq.n	8002302 <HAL_UART_IRQHandler+0xae>
 80022ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80022ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d005      	beq.n	8002302 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022fa:	f043 0201 	orr.w	r2, r3, #1
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002306:	f003 0304 	and.w	r3, r3, #4
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00b      	beq.n	8002326 <HAL_UART_IRQHandler+0xd2>
 800230e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	2b00      	cmp	r3, #0
 8002318:	d005      	beq.n	8002326 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231e:	f043 0202 	orr.w	r2, r3, #2
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d00b      	beq.n	800234a <HAL_UART_IRQHandler+0xf6>
 8002332:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b00      	cmp	r3, #0
 800233c:	d005      	beq.n	800234a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002342:	f043 0204 	orr.w	r2, r3, #4
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800234a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800234e:	f003 0308 	and.w	r3, r3, #8
 8002352:	2b00      	cmp	r3, #0
 8002354:	d011      	beq.n	800237a <HAL_UART_IRQHandler+0x126>
 8002356:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800235a:	f003 0320 	and.w	r3, r3, #32
 800235e:	2b00      	cmp	r3, #0
 8002360:	d105      	bne.n	800236e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002362:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002366:	f003 0301 	and.w	r3, r3, #1
 800236a:	2b00      	cmp	r3, #0
 800236c:	d005      	beq.n	800237a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002372:	f043 0208 	orr.w	r2, r3, #8
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800237e:	2b00      	cmp	r3, #0
 8002380:	f000 81f2 	beq.w	8002768 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002384:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002388:	f003 0320 	and.w	r3, r3, #32
 800238c:	2b00      	cmp	r3, #0
 800238e:	d008      	beq.n	80023a2 <HAL_UART_IRQHandler+0x14e>
 8002390:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002394:	f003 0320 	and.w	r3, r3, #32
 8002398:	2b00      	cmp	r3, #0
 800239a:	d002      	beq.n	80023a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f000 fb4d 	bl	8002a3c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	695b      	ldr	r3, [r3, #20]
 80023a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023ac:	2b40      	cmp	r3, #64	@ 0x40
 80023ae:	bf0c      	ite	eq
 80023b0:	2301      	moveq	r3, #1
 80023b2:	2300      	movne	r3, #0
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d103      	bne.n	80023ce <HAL_UART_IRQHandler+0x17a>
 80023c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d04f      	beq.n	800246e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f000 fa55 	bl	800287e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	695b      	ldr	r3, [r3, #20]
 80023da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023de:	2b40      	cmp	r3, #64	@ 0x40
 80023e0:	d141      	bne.n	8002466 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	3314      	adds	r3, #20
 80023e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80023f0:	e853 3f00 	ldrex	r3, [r3]
 80023f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80023f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80023fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002400:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	3314      	adds	r3, #20
 800240a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800240e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002412:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002416:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800241a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800241e:	e841 2300 	strex	r3, r2, [r1]
 8002422:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002426:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1d9      	bne.n	80023e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002432:	2b00      	cmp	r3, #0
 8002434:	d013      	beq.n	800245e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800243a:	4a7e      	ldr	r2, [pc, #504]	@ (8002634 <HAL_UART_IRQHandler+0x3e0>)
 800243c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002442:	4618      	mov	r0, r3
 8002444:	f7fe fd75 	bl	8000f32 <HAL_DMA_Abort_IT>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d016      	beq.n	800247c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002452:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002458:	4610      	mov	r0, r2
 800245a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800245c:	e00e      	b.n	800247c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f000 f99e 	bl	80027a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002464:	e00a      	b.n	800247c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 f99a 	bl	80027a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800246c:	e006      	b.n	800247c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 f996 	bl	80027a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2200      	movs	r2, #0
 8002478:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800247a:	e175      	b.n	8002768 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800247c:	bf00      	nop
    return;
 800247e:	e173      	b.n	8002768 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002484:	2b01      	cmp	r3, #1
 8002486:	f040 814f 	bne.w	8002728 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800248a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800248e:	f003 0310 	and.w	r3, r3, #16
 8002492:	2b00      	cmp	r3, #0
 8002494:	f000 8148 	beq.w	8002728 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002498:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800249c:	f003 0310 	and.w	r3, r3, #16
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	f000 8141 	beq.w	8002728 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80024a6:	2300      	movs	r3, #0
 80024a8:	60bb      	str	r3, [r7, #8]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	60bb      	str	r3, [r7, #8]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	60bb      	str	r3, [r7, #8]
 80024ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024c6:	2b40      	cmp	r3, #64	@ 0x40
 80024c8:	f040 80b6 	bne.w	8002638 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80024d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80024dc:	2b00      	cmp	r3, #0
 80024de:	f000 8145 	beq.w	800276c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80024e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80024ea:	429a      	cmp	r2, r3
 80024ec:	f080 813e 	bcs.w	800276c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80024f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024fc:	69db      	ldr	r3, [r3, #28]
 80024fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002502:	f000 8088 	beq.w	8002616 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	330c      	adds	r3, #12
 800250c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002510:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002514:	e853 3f00 	ldrex	r3, [r3]
 8002518:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800251c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002520:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002524:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	330c      	adds	r3, #12
 800252e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002532:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002536:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800253a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800253e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002542:	e841 2300 	strex	r3, r2, [r1]
 8002546:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800254a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1d9      	bne.n	8002506 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	3314      	adds	r3, #20
 8002558:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800255a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800255c:	e853 3f00 	ldrex	r3, [r3]
 8002560:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002562:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002564:	f023 0301 	bic.w	r3, r3, #1
 8002568:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	3314      	adds	r3, #20
 8002572:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002576:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800257a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800257c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800257e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002582:	e841 2300 	strex	r3, r2, [r1]
 8002586:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002588:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1e1      	bne.n	8002552 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	3314      	adds	r3, #20
 8002594:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002596:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002598:	e853 3f00 	ldrex	r3, [r3]
 800259c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800259e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80025a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	3314      	adds	r3, #20
 80025ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80025b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80025b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80025b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80025ba:	e841 2300 	strex	r3, r2, [r1]
 80025be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80025c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1e3      	bne.n	800258e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2220      	movs	r2, #32
 80025ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	330c      	adds	r3, #12
 80025da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025de:	e853 3f00 	ldrex	r3, [r3]
 80025e2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80025e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025e6:	f023 0310 	bic.w	r3, r3, #16
 80025ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	330c      	adds	r3, #12
 80025f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80025f8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80025fa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80025fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002600:	e841 2300 	strex	r3, r2, [r1]
 8002604:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002606:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002608:	2b00      	cmp	r3, #0
 800260a:	d1e3      	bne.n	80025d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002610:	4618      	mov	r0, r3
 8002612:	f7fe fc1e 	bl	8000e52 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2202      	movs	r2, #2
 800261a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002624:	b29b      	uxth	r3, r3
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	b29b      	uxth	r3, r3
 800262a:	4619      	mov	r1, r3
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f000 f8c1 	bl	80027b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002632:	e09b      	b.n	800276c <HAL_UART_IRQHandler+0x518>
 8002634:	08002945 	.word	0x08002945
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002640:	b29b      	uxth	r3, r3
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800264c:	b29b      	uxth	r3, r3
 800264e:	2b00      	cmp	r3, #0
 8002650:	f000 808e 	beq.w	8002770 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002654:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002658:	2b00      	cmp	r3, #0
 800265a:	f000 8089 	beq.w	8002770 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	330c      	adds	r3, #12
 8002664:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002668:	e853 3f00 	ldrex	r3, [r3]
 800266c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800266e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002670:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002674:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	330c      	adds	r3, #12
 800267e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002682:	647a      	str	r2, [r7, #68]	@ 0x44
 8002684:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002686:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002688:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800268a:	e841 2300 	strex	r3, r2, [r1]
 800268e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1e3      	bne.n	800265e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	3314      	adds	r3, #20
 800269c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800269e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a0:	e853 3f00 	ldrex	r3, [r3]
 80026a4:	623b      	str	r3, [r7, #32]
   return(result);
 80026a6:	6a3b      	ldr	r3, [r7, #32]
 80026a8:	f023 0301 	bic.w	r3, r3, #1
 80026ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	3314      	adds	r3, #20
 80026b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80026ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80026bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80026c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026c2:	e841 2300 	strex	r3, r2, [r1]
 80026c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80026c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1e3      	bne.n	8002696 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2220      	movs	r2, #32
 80026d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	330c      	adds	r3, #12
 80026e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	e853 3f00 	ldrex	r3, [r3]
 80026ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f023 0310 	bic.w	r3, r3, #16
 80026f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	330c      	adds	r3, #12
 80026fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002700:	61fa      	str	r2, [r7, #28]
 8002702:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002704:	69b9      	ldr	r1, [r7, #24]
 8002706:	69fa      	ldr	r2, [r7, #28]
 8002708:	e841 2300 	strex	r3, r2, [r1]
 800270c:	617b      	str	r3, [r7, #20]
   return(result);
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d1e3      	bne.n	80026dc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2202      	movs	r2, #2
 8002718:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800271a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800271e:	4619      	mov	r1, r3
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f000 f847 	bl	80027b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002726:	e023      	b.n	8002770 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800272c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002730:	2b00      	cmp	r3, #0
 8002732:	d009      	beq.n	8002748 <HAL_UART_IRQHandler+0x4f4>
 8002734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002738:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800273c:	2b00      	cmp	r3, #0
 800273e:	d003      	beq.n	8002748 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f000 f913 	bl	800296c <UART_Transmit_IT>
    return;
 8002746:	e014      	b.n	8002772 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800274c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002750:	2b00      	cmp	r3, #0
 8002752:	d00e      	beq.n	8002772 <HAL_UART_IRQHandler+0x51e>
 8002754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800275c:	2b00      	cmp	r3, #0
 800275e:	d008      	beq.n	8002772 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f000 f953 	bl	8002a0c <UART_EndTransmit_IT>
    return;
 8002766:	e004      	b.n	8002772 <HAL_UART_IRQHandler+0x51e>
    return;
 8002768:	bf00      	nop
 800276a:	e002      	b.n	8002772 <HAL_UART_IRQHandler+0x51e>
      return;
 800276c:	bf00      	nop
 800276e:	e000      	b.n	8002772 <HAL_UART_IRQHandler+0x51e>
      return;
 8002770:	bf00      	nop
  }
}
 8002772:	37e8      	adds	r7, #232	@ 0xe8
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002794:	bf00      	nop
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80027a8:	bf00      	nop
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	460b      	mov	r3, r1
 80027be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b086      	sub	sp, #24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	603b      	str	r3, [r7, #0]
 80027d8:	4613      	mov	r3, r2
 80027da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027dc:	e03b      	b.n	8002856 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027de:	6a3b      	ldr	r3, [r7, #32]
 80027e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e4:	d037      	beq.n	8002856 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027e6:	f7fe f9f3 	bl	8000bd0 <HAL_GetTick>
 80027ea:	4602      	mov	r2, r0
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	6a3a      	ldr	r2, [r7, #32]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d302      	bcc.n	80027fc <UART_WaitOnFlagUntilTimeout+0x30>
 80027f6:	6a3b      	ldr	r3, [r7, #32]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d101      	bne.n	8002800 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e03a      	b.n	8002876 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	f003 0304 	and.w	r3, r3, #4
 800280a:	2b00      	cmp	r3, #0
 800280c:	d023      	beq.n	8002856 <UART_WaitOnFlagUntilTimeout+0x8a>
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	2b80      	cmp	r3, #128	@ 0x80
 8002812:	d020      	beq.n	8002856 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	2b40      	cmp	r3, #64	@ 0x40
 8002818:	d01d      	beq.n	8002856 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0308 	and.w	r3, r3, #8
 8002824:	2b08      	cmp	r3, #8
 8002826:	d116      	bne.n	8002856 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002828:	2300      	movs	r3, #0
 800282a:	617b      	str	r3, [r7, #20]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	617b      	str	r3, [r7, #20]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	617b      	str	r3, [r7, #20]
 800283c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800283e:	68f8      	ldr	r0, [r7, #12]
 8002840:	f000 f81d 	bl	800287e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2208      	movs	r2, #8
 8002848:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e00f      	b.n	8002876 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	4013      	ands	r3, r2
 8002860:	68ba      	ldr	r2, [r7, #8]
 8002862:	429a      	cmp	r2, r3
 8002864:	bf0c      	ite	eq
 8002866:	2301      	moveq	r3, #1
 8002868:	2300      	movne	r3, #0
 800286a:	b2db      	uxtb	r3, r3
 800286c:	461a      	mov	r2, r3
 800286e:	79fb      	ldrb	r3, [r7, #7]
 8002870:	429a      	cmp	r2, r3
 8002872:	d0b4      	beq.n	80027de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3718      	adds	r7, #24
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800287e:	b480      	push	{r7}
 8002880:	b095      	sub	sp, #84	@ 0x54
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	330c      	adds	r3, #12
 800288c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800288e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002890:	e853 3f00 	ldrex	r3, [r3]
 8002894:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002898:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800289c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	330c      	adds	r3, #12
 80028a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80028a6:	643a      	str	r2, [r7, #64]	@ 0x40
 80028a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80028ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80028ae:	e841 2300 	strex	r3, r2, [r1]
 80028b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80028b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1e5      	bne.n	8002886 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	3314      	adds	r3, #20
 80028c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028c2:	6a3b      	ldr	r3, [r7, #32]
 80028c4:	e853 3f00 	ldrex	r3, [r3]
 80028c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	f023 0301 	bic.w	r3, r3, #1
 80028d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	3314      	adds	r3, #20
 80028d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80028da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028e2:	e841 2300 	strex	r3, r2, [r1]
 80028e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80028e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1e5      	bne.n	80028ba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d119      	bne.n	800292a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	330c      	adds	r3, #12
 80028fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	e853 3f00 	ldrex	r3, [r3]
 8002904:	60bb      	str	r3, [r7, #8]
   return(result);
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	f023 0310 	bic.w	r3, r3, #16
 800290c:	647b      	str	r3, [r7, #68]	@ 0x44
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	330c      	adds	r3, #12
 8002914:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002916:	61ba      	str	r2, [r7, #24]
 8002918:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800291a:	6979      	ldr	r1, [r7, #20]
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	e841 2300 	strex	r3, r2, [r1]
 8002922:	613b      	str	r3, [r7, #16]
   return(result);
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1e5      	bne.n	80028f6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2220      	movs	r2, #32
 800292e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002938:	bf00      	nop
 800293a:	3754      	adds	r7, #84	@ 0x54
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002950:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f7ff ff1e 	bl	80027a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002964:	bf00      	nop
 8002966:	3710      	adds	r7, #16
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}

0800296c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800297a:	b2db      	uxtb	r3, r3
 800297c:	2b21      	cmp	r3, #33	@ 0x21
 800297e:	d13e      	bne.n	80029fe <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002988:	d114      	bne.n	80029b4 <UART_Transmit_IT+0x48>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	691b      	ldr	r3, [r3, #16]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d110      	bne.n	80029b4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6a1b      	ldr	r3, [r3, #32]
 8002996:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	881b      	ldrh	r3, [r3, #0]
 800299c:	461a      	mov	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029a6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a1b      	ldr	r3, [r3, #32]
 80029ac:	1c9a      	adds	r2, r3, #2
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	621a      	str	r2, [r3, #32]
 80029b2:	e008      	b.n	80029c6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	1c59      	adds	r1, r3, #1
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6211      	str	r1, [r2, #32]
 80029be:	781a      	ldrb	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	3b01      	subs	r3, #1
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	4619      	mov	r1, r3
 80029d4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d10f      	bne.n	80029fa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68da      	ldr	r2, [r3, #12]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029e8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	68da      	ldr	r2, [r3, #12]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029f8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80029fa:	2300      	movs	r3, #0
 80029fc:	e000      	b.n	8002a00 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80029fe:	2302      	movs	r3, #2
  }
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	68da      	ldr	r2, [r3, #12]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a22:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2220      	movs	r2, #32
 8002a28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f7ff fea3 	bl	8002778 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b08c      	sub	sp, #48	@ 0x30
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	2b22      	cmp	r3, #34	@ 0x22
 8002a4e:	f040 80ae 	bne.w	8002bae <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a5a:	d117      	bne.n	8002a8c <UART_Receive_IT+0x50>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d113      	bne.n	8002a8c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002a64:	2300      	movs	r3, #0
 8002a66:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a7a:	b29a      	uxth	r2, r3
 8002a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a7e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a84:	1c9a      	adds	r2, r3, #2
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a8a:	e026      	b.n	8002ada <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002a92:	2300      	movs	r3, #0
 8002a94:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a9e:	d007      	beq.n	8002ab0 <UART_Receive_IT+0x74>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d10a      	bne.n	8002abe <UART_Receive_IT+0x82>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	691b      	ldr	r3, [r3, #16]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d106      	bne.n	8002abe <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	b2da      	uxtb	r2, r3
 8002ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aba:	701a      	strb	r2, [r3, #0]
 8002abc:	e008      	b.n	8002ad0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002aca:	b2da      	uxtb	r2, r3
 8002acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ace:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad4:	1c5a      	adds	r2, r3, #1
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	3b01      	subs	r3, #1
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d15d      	bne.n	8002baa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	68da      	ldr	r2, [r3, #12]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f022 0220 	bic.w	r2, r2, #32
 8002afc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68da      	ldr	r2, [r3, #12]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b0c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	695a      	ldr	r2, [r3, #20]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f022 0201 	bic.w	r2, r2, #1
 8002b1c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2220      	movs	r2, #32
 8002b22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d135      	bne.n	8002ba0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	330c      	adds	r3, #12
 8002b40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	e853 3f00 	ldrex	r3, [r3]
 8002b48:	613b      	str	r3, [r7, #16]
   return(result);
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	f023 0310 	bic.w	r3, r3, #16
 8002b50:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	330c      	adds	r3, #12
 8002b58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b5a:	623a      	str	r2, [r7, #32]
 8002b5c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b5e:	69f9      	ldr	r1, [r7, #28]
 8002b60:	6a3a      	ldr	r2, [r7, #32]
 8002b62:	e841 2300 	strex	r3, r2, [r1]
 8002b66:	61bb      	str	r3, [r7, #24]
   return(result);
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1e5      	bne.n	8002b3a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0310 	and.w	r3, r3, #16
 8002b78:	2b10      	cmp	r3, #16
 8002b7a:	d10a      	bne.n	8002b92 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	60fb      	str	r3, [r7, #12]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	60fb      	str	r3, [r7, #12]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	60fb      	str	r3, [r7, #12]
 8002b90:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b96:	4619      	mov	r1, r3
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f7ff fe0b 	bl	80027b4 <HAL_UARTEx_RxEventCallback>
 8002b9e:	e002      	b.n	8002ba6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f7ff fdf3 	bl	800278c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	e002      	b.n	8002bb0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002baa:	2300      	movs	r3, #0
 8002bac:	e000      	b.n	8002bb0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002bae:	2302      	movs	r3, #2
  }
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3730      	adds	r7, #48	@ 0x30
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bbc:	b0c0      	sub	sp, #256	@ 0x100
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	691b      	ldr	r3, [r3, #16]
 8002bcc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bd4:	68d9      	ldr	r1, [r3, #12]
 8002bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	ea40 0301 	orr.w	r3, r0, r1
 8002be0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	431a      	orrs	r2, r3
 8002bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bfc:	69db      	ldr	r3, [r3, #28]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002c10:	f021 010c 	bic.w	r1, r1, #12
 8002c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002c1e:	430b      	orrs	r3, r1
 8002c20:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c32:	6999      	ldr	r1, [r3, #24]
 8002c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	ea40 0301 	orr.w	r3, r0, r1
 8002c3e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	4b8f      	ldr	r3, [pc, #572]	@ (8002e84 <UART_SetConfig+0x2cc>)
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d005      	beq.n	8002c58 <UART_SetConfig+0xa0>
 8002c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	4b8d      	ldr	r3, [pc, #564]	@ (8002e88 <UART_SetConfig+0x2d0>)
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d104      	bne.n	8002c62 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002c58:	f7ff f976 	bl	8001f48 <HAL_RCC_GetPCLK2Freq>
 8002c5c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002c60:	e003      	b.n	8002c6a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c62:	f7ff f95d 	bl	8001f20 <HAL_RCC_GetPCLK1Freq>
 8002c66:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c6e:	69db      	ldr	r3, [r3, #28]
 8002c70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c74:	f040 810c 	bne.w	8002e90 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002c78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002c82:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002c86:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002c8a:	4622      	mov	r2, r4
 8002c8c:	462b      	mov	r3, r5
 8002c8e:	1891      	adds	r1, r2, r2
 8002c90:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002c92:	415b      	adcs	r3, r3
 8002c94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002c96:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002c9a:	4621      	mov	r1, r4
 8002c9c:	eb12 0801 	adds.w	r8, r2, r1
 8002ca0:	4629      	mov	r1, r5
 8002ca2:	eb43 0901 	adc.w	r9, r3, r1
 8002ca6:	f04f 0200 	mov.w	r2, #0
 8002caa:	f04f 0300 	mov.w	r3, #0
 8002cae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cb2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cb6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cba:	4690      	mov	r8, r2
 8002cbc:	4699      	mov	r9, r3
 8002cbe:	4623      	mov	r3, r4
 8002cc0:	eb18 0303 	adds.w	r3, r8, r3
 8002cc4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002cc8:	462b      	mov	r3, r5
 8002cca:	eb49 0303 	adc.w	r3, r9, r3
 8002cce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002cde:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002ce2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002ce6:	460b      	mov	r3, r1
 8002ce8:	18db      	adds	r3, r3, r3
 8002cea:	653b      	str	r3, [r7, #80]	@ 0x50
 8002cec:	4613      	mov	r3, r2
 8002cee:	eb42 0303 	adc.w	r3, r2, r3
 8002cf2:	657b      	str	r3, [r7, #84]	@ 0x54
 8002cf4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002cf8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002cfc:	f7fd fa6a 	bl	80001d4 <__aeabi_uldivmod>
 8002d00:	4602      	mov	r2, r0
 8002d02:	460b      	mov	r3, r1
 8002d04:	4b61      	ldr	r3, [pc, #388]	@ (8002e8c <UART_SetConfig+0x2d4>)
 8002d06:	fba3 2302 	umull	r2, r3, r3, r2
 8002d0a:	095b      	lsrs	r3, r3, #5
 8002d0c:	011c      	lsls	r4, r3, #4
 8002d0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d12:	2200      	movs	r2, #0
 8002d14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d18:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002d1c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002d20:	4642      	mov	r2, r8
 8002d22:	464b      	mov	r3, r9
 8002d24:	1891      	adds	r1, r2, r2
 8002d26:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002d28:	415b      	adcs	r3, r3
 8002d2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d2c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d30:	4641      	mov	r1, r8
 8002d32:	eb12 0a01 	adds.w	sl, r2, r1
 8002d36:	4649      	mov	r1, r9
 8002d38:	eb43 0b01 	adc.w	fp, r3, r1
 8002d3c:	f04f 0200 	mov.w	r2, #0
 8002d40:	f04f 0300 	mov.w	r3, #0
 8002d44:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002d48:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002d4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d50:	4692      	mov	sl, r2
 8002d52:	469b      	mov	fp, r3
 8002d54:	4643      	mov	r3, r8
 8002d56:	eb1a 0303 	adds.w	r3, sl, r3
 8002d5a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d5e:	464b      	mov	r3, r9
 8002d60:	eb4b 0303 	adc.w	r3, fp, r3
 8002d64:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d74:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002d78:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	18db      	adds	r3, r3, r3
 8002d80:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d82:	4613      	mov	r3, r2
 8002d84:	eb42 0303 	adc.w	r3, r2, r3
 8002d88:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d8a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002d8e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002d92:	f7fd fa1f 	bl	80001d4 <__aeabi_uldivmod>
 8002d96:	4602      	mov	r2, r0
 8002d98:	460b      	mov	r3, r1
 8002d9a:	4611      	mov	r1, r2
 8002d9c:	4b3b      	ldr	r3, [pc, #236]	@ (8002e8c <UART_SetConfig+0x2d4>)
 8002d9e:	fba3 2301 	umull	r2, r3, r3, r1
 8002da2:	095b      	lsrs	r3, r3, #5
 8002da4:	2264      	movs	r2, #100	@ 0x64
 8002da6:	fb02 f303 	mul.w	r3, r2, r3
 8002daa:	1acb      	subs	r3, r1, r3
 8002dac:	00db      	lsls	r3, r3, #3
 8002dae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002db2:	4b36      	ldr	r3, [pc, #216]	@ (8002e8c <UART_SetConfig+0x2d4>)
 8002db4:	fba3 2302 	umull	r2, r3, r3, r2
 8002db8:	095b      	lsrs	r3, r3, #5
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002dc0:	441c      	add	r4, r3
 8002dc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002dcc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002dd0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002dd4:	4642      	mov	r2, r8
 8002dd6:	464b      	mov	r3, r9
 8002dd8:	1891      	adds	r1, r2, r2
 8002dda:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002ddc:	415b      	adcs	r3, r3
 8002dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002de0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002de4:	4641      	mov	r1, r8
 8002de6:	1851      	adds	r1, r2, r1
 8002de8:	6339      	str	r1, [r7, #48]	@ 0x30
 8002dea:	4649      	mov	r1, r9
 8002dec:	414b      	adcs	r3, r1
 8002dee:	637b      	str	r3, [r7, #52]	@ 0x34
 8002df0:	f04f 0200 	mov.w	r2, #0
 8002df4:	f04f 0300 	mov.w	r3, #0
 8002df8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002dfc:	4659      	mov	r1, fp
 8002dfe:	00cb      	lsls	r3, r1, #3
 8002e00:	4651      	mov	r1, sl
 8002e02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e06:	4651      	mov	r1, sl
 8002e08:	00ca      	lsls	r2, r1, #3
 8002e0a:	4610      	mov	r0, r2
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	4603      	mov	r3, r0
 8002e10:	4642      	mov	r2, r8
 8002e12:	189b      	adds	r3, r3, r2
 8002e14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002e18:	464b      	mov	r3, r9
 8002e1a:	460a      	mov	r2, r1
 8002e1c:	eb42 0303 	adc.w	r3, r2, r3
 8002e20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002e30:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002e34:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002e38:	460b      	mov	r3, r1
 8002e3a:	18db      	adds	r3, r3, r3
 8002e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e3e:	4613      	mov	r3, r2
 8002e40:	eb42 0303 	adc.w	r3, r2, r3
 8002e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e46:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e4a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002e4e:	f7fd f9c1 	bl	80001d4 <__aeabi_uldivmod>
 8002e52:	4602      	mov	r2, r0
 8002e54:	460b      	mov	r3, r1
 8002e56:	4b0d      	ldr	r3, [pc, #52]	@ (8002e8c <UART_SetConfig+0x2d4>)
 8002e58:	fba3 1302 	umull	r1, r3, r3, r2
 8002e5c:	095b      	lsrs	r3, r3, #5
 8002e5e:	2164      	movs	r1, #100	@ 0x64
 8002e60:	fb01 f303 	mul.w	r3, r1, r3
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	3332      	adds	r3, #50	@ 0x32
 8002e6a:	4a08      	ldr	r2, [pc, #32]	@ (8002e8c <UART_SetConfig+0x2d4>)
 8002e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e70:	095b      	lsrs	r3, r3, #5
 8002e72:	f003 0207 	and.w	r2, r3, #7
 8002e76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4422      	add	r2, r4
 8002e7e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002e80:	e106      	b.n	8003090 <UART_SetConfig+0x4d8>
 8002e82:	bf00      	nop
 8002e84:	40011000 	.word	0x40011000
 8002e88:	40011400 	.word	0x40011400
 8002e8c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e94:	2200      	movs	r2, #0
 8002e96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002e9a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002e9e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002ea2:	4642      	mov	r2, r8
 8002ea4:	464b      	mov	r3, r9
 8002ea6:	1891      	adds	r1, r2, r2
 8002ea8:	6239      	str	r1, [r7, #32]
 8002eaa:	415b      	adcs	r3, r3
 8002eac:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002eb2:	4641      	mov	r1, r8
 8002eb4:	1854      	adds	r4, r2, r1
 8002eb6:	4649      	mov	r1, r9
 8002eb8:	eb43 0501 	adc.w	r5, r3, r1
 8002ebc:	f04f 0200 	mov.w	r2, #0
 8002ec0:	f04f 0300 	mov.w	r3, #0
 8002ec4:	00eb      	lsls	r3, r5, #3
 8002ec6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002eca:	00e2      	lsls	r2, r4, #3
 8002ecc:	4614      	mov	r4, r2
 8002ece:	461d      	mov	r5, r3
 8002ed0:	4643      	mov	r3, r8
 8002ed2:	18e3      	adds	r3, r4, r3
 8002ed4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002ed8:	464b      	mov	r3, r9
 8002eda:	eb45 0303 	adc.w	r3, r5, r3
 8002ede:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002eee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002ef2:	f04f 0200 	mov.w	r2, #0
 8002ef6:	f04f 0300 	mov.w	r3, #0
 8002efa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002efe:	4629      	mov	r1, r5
 8002f00:	008b      	lsls	r3, r1, #2
 8002f02:	4621      	mov	r1, r4
 8002f04:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f08:	4621      	mov	r1, r4
 8002f0a:	008a      	lsls	r2, r1, #2
 8002f0c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002f10:	f7fd f960 	bl	80001d4 <__aeabi_uldivmod>
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	4b60      	ldr	r3, [pc, #384]	@ (800309c <UART_SetConfig+0x4e4>)
 8002f1a:	fba3 2302 	umull	r2, r3, r3, r2
 8002f1e:	095b      	lsrs	r3, r3, #5
 8002f20:	011c      	lsls	r4, r3, #4
 8002f22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f26:	2200      	movs	r2, #0
 8002f28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f2c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002f30:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002f34:	4642      	mov	r2, r8
 8002f36:	464b      	mov	r3, r9
 8002f38:	1891      	adds	r1, r2, r2
 8002f3a:	61b9      	str	r1, [r7, #24]
 8002f3c:	415b      	adcs	r3, r3
 8002f3e:	61fb      	str	r3, [r7, #28]
 8002f40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f44:	4641      	mov	r1, r8
 8002f46:	1851      	adds	r1, r2, r1
 8002f48:	6139      	str	r1, [r7, #16]
 8002f4a:	4649      	mov	r1, r9
 8002f4c:	414b      	adcs	r3, r1
 8002f4e:	617b      	str	r3, [r7, #20]
 8002f50:	f04f 0200 	mov.w	r2, #0
 8002f54:	f04f 0300 	mov.w	r3, #0
 8002f58:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f5c:	4659      	mov	r1, fp
 8002f5e:	00cb      	lsls	r3, r1, #3
 8002f60:	4651      	mov	r1, sl
 8002f62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f66:	4651      	mov	r1, sl
 8002f68:	00ca      	lsls	r2, r1, #3
 8002f6a:	4610      	mov	r0, r2
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	4603      	mov	r3, r0
 8002f70:	4642      	mov	r2, r8
 8002f72:	189b      	adds	r3, r3, r2
 8002f74:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002f78:	464b      	mov	r3, r9
 8002f7a:	460a      	mov	r2, r1
 8002f7c:	eb42 0303 	adc.w	r3, r2, r3
 8002f80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002f8e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002f90:	f04f 0200 	mov.w	r2, #0
 8002f94:	f04f 0300 	mov.w	r3, #0
 8002f98:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002f9c:	4649      	mov	r1, r9
 8002f9e:	008b      	lsls	r3, r1, #2
 8002fa0:	4641      	mov	r1, r8
 8002fa2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002fa6:	4641      	mov	r1, r8
 8002fa8:	008a      	lsls	r2, r1, #2
 8002faa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002fae:	f7fd f911 	bl	80001d4 <__aeabi_uldivmod>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	4611      	mov	r1, r2
 8002fb8:	4b38      	ldr	r3, [pc, #224]	@ (800309c <UART_SetConfig+0x4e4>)
 8002fba:	fba3 2301 	umull	r2, r3, r3, r1
 8002fbe:	095b      	lsrs	r3, r3, #5
 8002fc0:	2264      	movs	r2, #100	@ 0x64
 8002fc2:	fb02 f303 	mul.w	r3, r2, r3
 8002fc6:	1acb      	subs	r3, r1, r3
 8002fc8:	011b      	lsls	r3, r3, #4
 8002fca:	3332      	adds	r3, #50	@ 0x32
 8002fcc:	4a33      	ldr	r2, [pc, #204]	@ (800309c <UART_SetConfig+0x4e4>)
 8002fce:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd2:	095b      	lsrs	r3, r3, #5
 8002fd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fd8:	441c      	add	r4, r3
 8002fda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fde:	2200      	movs	r2, #0
 8002fe0:	673b      	str	r3, [r7, #112]	@ 0x70
 8002fe2:	677a      	str	r2, [r7, #116]	@ 0x74
 8002fe4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002fe8:	4642      	mov	r2, r8
 8002fea:	464b      	mov	r3, r9
 8002fec:	1891      	adds	r1, r2, r2
 8002fee:	60b9      	str	r1, [r7, #8]
 8002ff0:	415b      	adcs	r3, r3
 8002ff2:	60fb      	str	r3, [r7, #12]
 8002ff4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ff8:	4641      	mov	r1, r8
 8002ffa:	1851      	adds	r1, r2, r1
 8002ffc:	6039      	str	r1, [r7, #0]
 8002ffe:	4649      	mov	r1, r9
 8003000:	414b      	adcs	r3, r1
 8003002:	607b      	str	r3, [r7, #4]
 8003004:	f04f 0200 	mov.w	r2, #0
 8003008:	f04f 0300 	mov.w	r3, #0
 800300c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003010:	4659      	mov	r1, fp
 8003012:	00cb      	lsls	r3, r1, #3
 8003014:	4651      	mov	r1, sl
 8003016:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800301a:	4651      	mov	r1, sl
 800301c:	00ca      	lsls	r2, r1, #3
 800301e:	4610      	mov	r0, r2
 8003020:	4619      	mov	r1, r3
 8003022:	4603      	mov	r3, r0
 8003024:	4642      	mov	r2, r8
 8003026:	189b      	adds	r3, r3, r2
 8003028:	66bb      	str	r3, [r7, #104]	@ 0x68
 800302a:	464b      	mov	r3, r9
 800302c:	460a      	mov	r2, r1
 800302e:	eb42 0303 	adc.w	r3, r2, r3
 8003032:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	663b      	str	r3, [r7, #96]	@ 0x60
 800303e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003040:	f04f 0200 	mov.w	r2, #0
 8003044:	f04f 0300 	mov.w	r3, #0
 8003048:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800304c:	4649      	mov	r1, r9
 800304e:	008b      	lsls	r3, r1, #2
 8003050:	4641      	mov	r1, r8
 8003052:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003056:	4641      	mov	r1, r8
 8003058:	008a      	lsls	r2, r1, #2
 800305a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800305e:	f7fd f8b9 	bl	80001d4 <__aeabi_uldivmod>
 8003062:	4602      	mov	r2, r0
 8003064:	460b      	mov	r3, r1
 8003066:	4b0d      	ldr	r3, [pc, #52]	@ (800309c <UART_SetConfig+0x4e4>)
 8003068:	fba3 1302 	umull	r1, r3, r3, r2
 800306c:	095b      	lsrs	r3, r3, #5
 800306e:	2164      	movs	r1, #100	@ 0x64
 8003070:	fb01 f303 	mul.w	r3, r1, r3
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	011b      	lsls	r3, r3, #4
 8003078:	3332      	adds	r3, #50	@ 0x32
 800307a:	4a08      	ldr	r2, [pc, #32]	@ (800309c <UART_SetConfig+0x4e4>)
 800307c:	fba2 2303 	umull	r2, r3, r2, r3
 8003080:	095b      	lsrs	r3, r3, #5
 8003082:	f003 020f 	and.w	r2, r3, #15
 8003086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4422      	add	r2, r4
 800308e:	609a      	str	r2, [r3, #8]
}
 8003090:	bf00      	nop
 8003092:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003096:	46bd      	mov	sp, r7
 8003098:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800309c:	51eb851f 	.word	0x51eb851f

080030a0 <std>:
 80030a0:	2300      	movs	r3, #0
 80030a2:	b510      	push	{r4, lr}
 80030a4:	4604      	mov	r4, r0
 80030a6:	e9c0 3300 	strd	r3, r3, [r0]
 80030aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80030ae:	6083      	str	r3, [r0, #8]
 80030b0:	8181      	strh	r1, [r0, #12]
 80030b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80030b4:	81c2      	strh	r2, [r0, #14]
 80030b6:	6183      	str	r3, [r0, #24]
 80030b8:	4619      	mov	r1, r3
 80030ba:	2208      	movs	r2, #8
 80030bc:	305c      	adds	r0, #92	@ 0x5c
 80030be:	f000 f9e7 	bl	8003490 <memset>
 80030c2:	4b0d      	ldr	r3, [pc, #52]	@ (80030f8 <std+0x58>)
 80030c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80030c6:	4b0d      	ldr	r3, [pc, #52]	@ (80030fc <std+0x5c>)
 80030c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80030ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003100 <std+0x60>)
 80030cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80030ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003104 <std+0x64>)
 80030d0:	6323      	str	r3, [r4, #48]	@ 0x30
 80030d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003108 <std+0x68>)
 80030d4:	6224      	str	r4, [r4, #32]
 80030d6:	429c      	cmp	r4, r3
 80030d8:	d006      	beq.n	80030e8 <std+0x48>
 80030da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80030de:	4294      	cmp	r4, r2
 80030e0:	d002      	beq.n	80030e8 <std+0x48>
 80030e2:	33d0      	adds	r3, #208	@ 0xd0
 80030e4:	429c      	cmp	r4, r3
 80030e6:	d105      	bne.n	80030f4 <std+0x54>
 80030e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80030ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030f0:	f000 ba46 	b.w	8003580 <__retarget_lock_init_recursive>
 80030f4:	bd10      	pop	{r4, pc}
 80030f6:	bf00      	nop
 80030f8:	080032e1 	.word	0x080032e1
 80030fc:	08003303 	.word	0x08003303
 8003100:	0800333b 	.word	0x0800333b
 8003104:	0800335f 	.word	0x0800335f
 8003108:	200000f4 	.word	0x200000f4

0800310c <stdio_exit_handler>:
 800310c:	4a02      	ldr	r2, [pc, #8]	@ (8003118 <stdio_exit_handler+0xc>)
 800310e:	4903      	ldr	r1, [pc, #12]	@ (800311c <stdio_exit_handler+0x10>)
 8003110:	4803      	ldr	r0, [pc, #12]	@ (8003120 <stdio_exit_handler+0x14>)
 8003112:	f000 b869 	b.w	80031e8 <_fwalk_sglue>
 8003116:	bf00      	nop
 8003118:	2000000c 	.word	0x2000000c
 800311c:	08003881 	.word	0x08003881
 8003120:	2000001c 	.word	0x2000001c

08003124 <cleanup_stdio>:
 8003124:	6841      	ldr	r1, [r0, #4]
 8003126:	4b0c      	ldr	r3, [pc, #48]	@ (8003158 <cleanup_stdio+0x34>)
 8003128:	4299      	cmp	r1, r3
 800312a:	b510      	push	{r4, lr}
 800312c:	4604      	mov	r4, r0
 800312e:	d001      	beq.n	8003134 <cleanup_stdio+0x10>
 8003130:	f000 fba6 	bl	8003880 <_fflush_r>
 8003134:	68a1      	ldr	r1, [r4, #8]
 8003136:	4b09      	ldr	r3, [pc, #36]	@ (800315c <cleanup_stdio+0x38>)
 8003138:	4299      	cmp	r1, r3
 800313a:	d002      	beq.n	8003142 <cleanup_stdio+0x1e>
 800313c:	4620      	mov	r0, r4
 800313e:	f000 fb9f 	bl	8003880 <_fflush_r>
 8003142:	68e1      	ldr	r1, [r4, #12]
 8003144:	4b06      	ldr	r3, [pc, #24]	@ (8003160 <cleanup_stdio+0x3c>)
 8003146:	4299      	cmp	r1, r3
 8003148:	d004      	beq.n	8003154 <cleanup_stdio+0x30>
 800314a:	4620      	mov	r0, r4
 800314c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003150:	f000 bb96 	b.w	8003880 <_fflush_r>
 8003154:	bd10      	pop	{r4, pc}
 8003156:	bf00      	nop
 8003158:	200000f4 	.word	0x200000f4
 800315c:	2000015c 	.word	0x2000015c
 8003160:	200001c4 	.word	0x200001c4

08003164 <global_stdio_init.part.0>:
 8003164:	b510      	push	{r4, lr}
 8003166:	4b0b      	ldr	r3, [pc, #44]	@ (8003194 <global_stdio_init.part.0+0x30>)
 8003168:	4c0b      	ldr	r4, [pc, #44]	@ (8003198 <global_stdio_init.part.0+0x34>)
 800316a:	4a0c      	ldr	r2, [pc, #48]	@ (800319c <global_stdio_init.part.0+0x38>)
 800316c:	601a      	str	r2, [r3, #0]
 800316e:	4620      	mov	r0, r4
 8003170:	2200      	movs	r2, #0
 8003172:	2104      	movs	r1, #4
 8003174:	f7ff ff94 	bl	80030a0 <std>
 8003178:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800317c:	2201      	movs	r2, #1
 800317e:	2109      	movs	r1, #9
 8003180:	f7ff ff8e 	bl	80030a0 <std>
 8003184:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003188:	2202      	movs	r2, #2
 800318a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800318e:	2112      	movs	r1, #18
 8003190:	f7ff bf86 	b.w	80030a0 <std>
 8003194:	2000022c 	.word	0x2000022c
 8003198:	200000f4 	.word	0x200000f4
 800319c:	0800310d 	.word	0x0800310d

080031a0 <__sfp_lock_acquire>:
 80031a0:	4801      	ldr	r0, [pc, #4]	@ (80031a8 <__sfp_lock_acquire+0x8>)
 80031a2:	f000 b9ee 	b.w	8003582 <__retarget_lock_acquire_recursive>
 80031a6:	bf00      	nop
 80031a8:	20000235 	.word	0x20000235

080031ac <__sfp_lock_release>:
 80031ac:	4801      	ldr	r0, [pc, #4]	@ (80031b4 <__sfp_lock_release+0x8>)
 80031ae:	f000 b9e9 	b.w	8003584 <__retarget_lock_release_recursive>
 80031b2:	bf00      	nop
 80031b4:	20000235 	.word	0x20000235

080031b8 <__sinit>:
 80031b8:	b510      	push	{r4, lr}
 80031ba:	4604      	mov	r4, r0
 80031bc:	f7ff fff0 	bl	80031a0 <__sfp_lock_acquire>
 80031c0:	6a23      	ldr	r3, [r4, #32]
 80031c2:	b11b      	cbz	r3, 80031cc <__sinit+0x14>
 80031c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031c8:	f7ff bff0 	b.w	80031ac <__sfp_lock_release>
 80031cc:	4b04      	ldr	r3, [pc, #16]	@ (80031e0 <__sinit+0x28>)
 80031ce:	6223      	str	r3, [r4, #32]
 80031d0:	4b04      	ldr	r3, [pc, #16]	@ (80031e4 <__sinit+0x2c>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d1f5      	bne.n	80031c4 <__sinit+0xc>
 80031d8:	f7ff ffc4 	bl	8003164 <global_stdio_init.part.0>
 80031dc:	e7f2      	b.n	80031c4 <__sinit+0xc>
 80031de:	bf00      	nop
 80031e0:	08003125 	.word	0x08003125
 80031e4:	2000022c 	.word	0x2000022c

080031e8 <_fwalk_sglue>:
 80031e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031ec:	4607      	mov	r7, r0
 80031ee:	4688      	mov	r8, r1
 80031f0:	4614      	mov	r4, r2
 80031f2:	2600      	movs	r6, #0
 80031f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80031f8:	f1b9 0901 	subs.w	r9, r9, #1
 80031fc:	d505      	bpl.n	800320a <_fwalk_sglue+0x22>
 80031fe:	6824      	ldr	r4, [r4, #0]
 8003200:	2c00      	cmp	r4, #0
 8003202:	d1f7      	bne.n	80031f4 <_fwalk_sglue+0xc>
 8003204:	4630      	mov	r0, r6
 8003206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800320a:	89ab      	ldrh	r3, [r5, #12]
 800320c:	2b01      	cmp	r3, #1
 800320e:	d907      	bls.n	8003220 <_fwalk_sglue+0x38>
 8003210:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003214:	3301      	adds	r3, #1
 8003216:	d003      	beq.n	8003220 <_fwalk_sglue+0x38>
 8003218:	4629      	mov	r1, r5
 800321a:	4638      	mov	r0, r7
 800321c:	47c0      	blx	r8
 800321e:	4306      	orrs	r6, r0
 8003220:	3568      	adds	r5, #104	@ 0x68
 8003222:	e7e9      	b.n	80031f8 <_fwalk_sglue+0x10>

08003224 <_puts_r>:
 8003224:	6a03      	ldr	r3, [r0, #32]
 8003226:	b570      	push	{r4, r5, r6, lr}
 8003228:	6884      	ldr	r4, [r0, #8]
 800322a:	4605      	mov	r5, r0
 800322c:	460e      	mov	r6, r1
 800322e:	b90b      	cbnz	r3, 8003234 <_puts_r+0x10>
 8003230:	f7ff ffc2 	bl	80031b8 <__sinit>
 8003234:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003236:	07db      	lsls	r3, r3, #31
 8003238:	d405      	bmi.n	8003246 <_puts_r+0x22>
 800323a:	89a3      	ldrh	r3, [r4, #12]
 800323c:	0598      	lsls	r0, r3, #22
 800323e:	d402      	bmi.n	8003246 <_puts_r+0x22>
 8003240:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003242:	f000 f99e 	bl	8003582 <__retarget_lock_acquire_recursive>
 8003246:	89a3      	ldrh	r3, [r4, #12]
 8003248:	0719      	lsls	r1, r3, #28
 800324a:	d502      	bpl.n	8003252 <_puts_r+0x2e>
 800324c:	6923      	ldr	r3, [r4, #16]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d135      	bne.n	80032be <_puts_r+0x9a>
 8003252:	4621      	mov	r1, r4
 8003254:	4628      	mov	r0, r5
 8003256:	f000 f8c5 	bl	80033e4 <__swsetup_r>
 800325a:	b380      	cbz	r0, 80032be <_puts_r+0x9a>
 800325c:	f04f 35ff 	mov.w	r5, #4294967295
 8003260:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003262:	07da      	lsls	r2, r3, #31
 8003264:	d405      	bmi.n	8003272 <_puts_r+0x4e>
 8003266:	89a3      	ldrh	r3, [r4, #12]
 8003268:	059b      	lsls	r3, r3, #22
 800326a:	d402      	bmi.n	8003272 <_puts_r+0x4e>
 800326c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800326e:	f000 f989 	bl	8003584 <__retarget_lock_release_recursive>
 8003272:	4628      	mov	r0, r5
 8003274:	bd70      	pop	{r4, r5, r6, pc}
 8003276:	2b00      	cmp	r3, #0
 8003278:	da04      	bge.n	8003284 <_puts_r+0x60>
 800327a:	69a2      	ldr	r2, [r4, #24]
 800327c:	429a      	cmp	r2, r3
 800327e:	dc17      	bgt.n	80032b0 <_puts_r+0x8c>
 8003280:	290a      	cmp	r1, #10
 8003282:	d015      	beq.n	80032b0 <_puts_r+0x8c>
 8003284:	6823      	ldr	r3, [r4, #0]
 8003286:	1c5a      	adds	r2, r3, #1
 8003288:	6022      	str	r2, [r4, #0]
 800328a:	7019      	strb	r1, [r3, #0]
 800328c:	68a3      	ldr	r3, [r4, #8]
 800328e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003292:	3b01      	subs	r3, #1
 8003294:	60a3      	str	r3, [r4, #8]
 8003296:	2900      	cmp	r1, #0
 8003298:	d1ed      	bne.n	8003276 <_puts_r+0x52>
 800329a:	2b00      	cmp	r3, #0
 800329c:	da11      	bge.n	80032c2 <_puts_r+0x9e>
 800329e:	4622      	mov	r2, r4
 80032a0:	210a      	movs	r1, #10
 80032a2:	4628      	mov	r0, r5
 80032a4:	f000 f85f 	bl	8003366 <__swbuf_r>
 80032a8:	3001      	adds	r0, #1
 80032aa:	d0d7      	beq.n	800325c <_puts_r+0x38>
 80032ac:	250a      	movs	r5, #10
 80032ae:	e7d7      	b.n	8003260 <_puts_r+0x3c>
 80032b0:	4622      	mov	r2, r4
 80032b2:	4628      	mov	r0, r5
 80032b4:	f000 f857 	bl	8003366 <__swbuf_r>
 80032b8:	3001      	adds	r0, #1
 80032ba:	d1e7      	bne.n	800328c <_puts_r+0x68>
 80032bc:	e7ce      	b.n	800325c <_puts_r+0x38>
 80032be:	3e01      	subs	r6, #1
 80032c0:	e7e4      	b.n	800328c <_puts_r+0x68>
 80032c2:	6823      	ldr	r3, [r4, #0]
 80032c4:	1c5a      	adds	r2, r3, #1
 80032c6:	6022      	str	r2, [r4, #0]
 80032c8:	220a      	movs	r2, #10
 80032ca:	701a      	strb	r2, [r3, #0]
 80032cc:	e7ee      	b.n	80032ac <_puts_r+0x88>
	...

080032d0 <puts>:
 80032d0:	4b02      	ldr	r3, [pc, #8]	@ (80032dc <puts+0xc>)
 80032d2:	4601      	mov	r1, r0
 80032d4:	6818      	ldr	r0, [r3, #0]
 80032d6:	f7ff bfa5 	b.w	8003224 <_puts_r>
 80032da:	bf00      	nop
 80032dc:	20000018 	.word	0x20000018

080032e0 <__sread>:
 80032e0:	b510      	push	{r4, lr}
 80032e2:	460c      	mov	r4, r1
 80032e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032e8:	f000 f8fc 	bl	80034e4 <_read_r>
 80032ec:	2800      	cmp	r0, #0
 80032ee:	bfab      	itete	ge
 80032f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80032f2:	89a3      	ldrhlt	r3, [r4, #12]
 80032f4:	181b      	addge	r3, r3, r0
 80032f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80032fa:	bfac      	ite	ge
 80032fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80032fe:	81a3      	strhlt	r3, [r4, #12]
 8003300:	bd10      	pop	{r4, pc}

08003302 <__swrite>:
 8003302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003306:	461f      	mov	r7, r3
 8003308:	898b      	ldrh	r3, [r1, #12]
 800330a:	05db      	lsls	r3, r3, #23
 800330c:	4605      	mov	r5, r0
 800330e:	460c      	mov	r4, r1
 8003310:	4616      	mov	r6, r2
 8003312:	d505      	bpl.n	8003320 <__swrite+0x1e>
 8003314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003318:	2302      	movs	r3, #2
 800331a:	2200      	movs	r2, #0
 800331c:	f000 f8d0 	bl	80034c0 <_lseek_r>
 8003320:	89a3      	ldrh	r3, [r4, #12]
 8003322:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003326:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800332a:	81a3      	strh	r3, [r4, #12]
 800332c:	4632      	mov	r2, r6
 800332e:	463b      	mov	r3, r7
 8003330:	4628      	mov	r0, r5
 8003332:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003336:	f000 b8e7 	b.w	8003508 <_write_r>

0800333a <__sseek>:
 800333a:	b510      	push	{r4, lr}
 800333c:	460c      	mov	r4, r1
 800333e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003342:	f000 f8bd 	bl	80034c0 <_lseek_r>
 8003346:	1c43      	adds	r3, r0, #1
 8003348:	89a3      	ldrh	r3, [r4, #12]
 800334a:	bf15      	itete	ne
 800334c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800334e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003352:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003356:	81a3      	strheq	r3, [r4, #12]
 8003358:	bf18      	it	ne
 800335a:	81a3      	strhne	r3, [r4, #12]
 800335c:	bd10      	pop	{r4, pc}

0800335e <__sclose>:
 800335e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003362:	f000 b89d 	b.w	80034a0 <_close_r>

08003366 <__swbuf_r>:
 8003366:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003368:	460e      	mov	r6, r1
 800336a:	4614      	mov	r4, r2
 800336c:	4605      	mov	r5, r0
 800336e:	b118      	cbz	r0, 8003378 <__swbuf_r+0x12>
 8003370:	6a03      	ldr	r3, [r0, #32]
 8003372:	b90b      	cbnz	r3, 8003378 <__swbuf_r+0x12>
 8003374:	f7ff ff20 	bl	80031b8 <__sinit>
 8003378:	69a3      	ldr	r3, [r4, #24]
 800337a:	60a3      	str	r3, [r4, #8]
 800337c:	89a3      	ldrh	r3, [r4, #12]
 800337e:	071a      	lsls	r2, r3, #28
 8003380:	d501      	bpl.n	8003386 <__swbuf_r+0x20>
 8003382:	6923      	ldr	r3, [r4, #16]
 8003384:	b943      	cbnz	r3, 8003398 <__swbuf_r+0x32>
 8003386:	4621      	mov	r1, r4
 8003388:	4628      	mov	r0, r5
 800338a:	f000 f82b 	bl	80033e4 <__swsetup_r>
 800338e:	b118      	cbz	r0, 8003398 <__swbuf_r+0x32>
 8003390:	f04f 37ff 	mov.w	r7, #4294967295
 8003394:	4638      	mov	r0, r7
 8003396:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003398:	6823      	ldr	r3, [r4, #0]
 800339a:	6922      	ldr	r2, [r4, #16]
 800339c:	1a98      	subs	r0, r3, r2
 800339e:	6963      	ldr	r3, [r4, #20]
 80033a0:	b2f6      	uxtb	r6, r6
 80033a2:	4283      	cmp	r3, r0
 80033a4:	4637      	mov	r7, r6
 80033a6:	dc05      	bgt.n	80033b4 <__swbuf_r+0x4e>
 80033a8:	4621      	mov	r1, r4
 80033aa:	4628      	mov	r0, r5
 80033ac:	f000 fa68 	bl	8003880 <_fflush_r>
 80033b0:	2800      	cmp	r0, #0
 80033b2:	d1ed      	bne.n	8003390 <__swbuf_r+0x2a>
 80033b4:	68a3      	ldr	r3, [r4, #8]
 80033b6:	3b01      	subs	r3, #1
 80033b8:	60a3      	str	r3, [r4, #8]
 80033ba:	6823      	ldr	r3, [r4, #0]
 80033bc:	1c5a      	adds	r2, r3, #1
 80033be:	6022      	str	r2, [r4, #0]
 80033c0:	701e      	strb	r6, [r3, #0]
 80033c2:	6962      	ldr	r2, [r4, #20]
 80033c4:	1c43      	adds	r3, r0, #1
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d004      	beq.n	80033d4 <__swbuf_r+0x6e>
 80033ca:	89a3      	ldrh	r3, [r4, #12]
 80033cc:	07db      	lsls	r3, r3, #31
 80033ce:	d5e1      	bpl.n	8003394 <__swbuf_r+0x2e>
 80033d0:	2e0a      	cmp	r6, #10
 80033d2:	d1df      	bne.n	8003394 <__swbuf_r+0x2e>
 80033d4:	4621      	mov	r1, r4
 80033d6:	4628      	mov	r0, r5
 80033d8:	f000 fa52 	bl	8003880 <_fflush_r>
 80033dc:	2800      	cmp	r0, #0
 80033de:	d0d9      	beq.n	8003394 <__swbuf_r+0x2e>
 80033e0:	e7d6      	b.n	8003390 <__swbuf_r+0x2a>
	...

080033e4 <__swsetup_r>:
 80033e4:	b538      	push	{r3, r4, r5, lr}
 80033e6:	4b29      	ldr	r3, [pc, #164]	@ (800348c <__swsetup_r+0xa8>)
 80033e8:	4605      	mov	r5, r0
 80033ea:	6818      	ldr	r0, [r3, #0]
 80033ec:	460c      	mov	r4, r1
 80033ee:	b118      	cbz	r0, 80033f8 <__swsetup_r+0x14>
 80033f0:	6a03      	ldr	r3, [r0, #32]
 80033f2:	b90b      	cbnz	r3, 80033f8 <__swsetup_r+0x14>
 80033f4:	f7ff fee0 	bl	80031b8 <__sinit>
 80033f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033fc:	0719      	lsls	r1, r3, #28
 80033fe:	d422      	bmi.n	8003446 <__swsetup_r+0x62>
 8003400:	06da      	lsls	r2, r3, #27
 8003402:	d407      	bmi.n	8003414 <__swsetup_r+0x30>
 8003404:	2209      	movs	r2, #9
 8003406:	602a      	str	r2, [r5, #0]
 8003408:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800340c:	81a3      	strh	r3, [r4, #12]
 800340e:	f04f 30ff 	mov.w	r0, #4294967295
 8003412:	e033      	b.n	800347c <__swsetup_r+0x98>
 8003414:	0758      	lsls	r0, r3, #29
 8003416:	d512      	bpl.n	800343e <__swsetup_r+0x5a>
 8003418:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800341a:	b141      	cbz	r1, 800342e <__swsetup_r+0x4a>
 800341c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003420:	4299      	cmp	r1, r3
 8003422:	d002      	beq.n	800342a <__swsetup_r+0x46>
 8003424:	4628      	mov	r0, r5
 8003426:	f000 f8af 	bl	8003588 <_free_r>
 800342a:	2300      	movs	r3, #0
 800342c:	6363      	str	r3, [r4, #52]	@ 0x34
 800342e:	89a3      	ldrh	r3, [r4, #12]
 8003430:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003434:	81a3      	strh	r3, [r4, #12]
 8003436:	2300      	movs	r3, #0
 8003438:	6063      	str	r3, [r4, #4]
 800343a:	6923      	ldr	r3, [r4, #16]
 800343c:	6023      	str	r3, [r4, #0]
 800343e:	89a3      	ldrh	r3, [r4, #12]
 8003440:	f043 0308 	orr.w	r3, r3, #8
 8003444:	81a3      	strh	r3, [r4, #12]
 8003446:	6923      	ldr	r3, [r4, #16]
 8003448:	b94b      	cbnz	r3, 800345e <__swsetup_r+0x7a>
 800344a:	89a3      	ldrh	r3, [r4, #12]
 800344c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003450:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003454:	d003      	beq.n	800345e <__swsetup_r+0x7a>
 8003456:	4621      	mov	r1, r4
 8003458:	4628      	mov	r0, r5
 800345a:	f000 fa5f 	bl	800391c <__smakebuf_r>
 800345e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003462:	f013 0201 	ands.w	r2, r3, #1
 8003466:	d00a      	beq.n	800347e <__swsetup_r+0x9a>
 8003468:	2200      	movs	r2, #0
 800346a:	60a2      	str	r2, [r4, #8]
 800346c:	6962      	ldr	r2, [r4, #20]
 800346e:	4252      	negs	r2, r2
 8003470:	61a2      	str	r2, [r4, #24]
 8003472:	6922      	ldr	r2, [r4, #16]
 8003474:	b942      	cbnz	r2, 8003488 <__swsetup_r+0xa4>
 8003476:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800347a:	d1c5      	bne.n	8003408 <__swsetup_r+0x24>
 800347c:	bd38      	pop	{r3, r4, r5, pc}
 800347e:	0799      	lsls	r1, r3, #30
 8003480:	bf58      	it	pl
 8003482:	6962      	ldrpl	r2, [r4, #20]
 8003484:	60a2      	str	r2, [r4, #8]
 8003486:	e7f4      	b.n	8003472 <__swsetup_r+0x8e>
 8003488:	2000      	movs	r0, #0
 800348a:	e7f7      	b.n	800347c <__swsetup_r+0x98>
 800348c:	20000018 	.word	0x20000018

08003490 <memset>:
 8003490:	4402      	add	r2, r0
 8003492:	4603      	mov	r3, r0
 8003494:	4293      	cmp	r3, r2
 8003496:	d100      	bne.n	800349a <memset+0xa>
 8003498:	4770      	bx	lr
 800349a:	f803 1b01 	strb.w	r1, [r3], #1
 800349e:	e7f9      	b.n	8003494 <memset+0x4>

080034a0 <_close_r>:
 80034a0:	b538      	push	{r3, r4, r5, lr}
 80034a2:	4d06      	ldr	r5, [pc, #24]	@ (80034bc <_close_r+0x1c>)
 80034a4:	2300      	movs	r3, #0
 80034a6:	4604      	mov	r4, r0
 80034a8:	4608      	mov	r0, r1
 80034aa:	602b      	str	r3, [r5, #0]
 80034ac:	f7fd fa83 	bl	80009b6 <_close>
 80034b0:	1c43      	adds	r3, r0, #1
 80034b2:	d102      	bne.n	80034ba <_close_r+0x1a>
 80034b4:	682b      	ldr	r3, [r5, #0]
 80034b6:	b103      	cbz	r3, 80034ba <_close_r+0x1a>
 80034b8:	6023      	str	r3, [r4, #0]
 80034ba:	bd38      	pop	{r3, r4, r5, pc}
 80034bc:	20000230 	.word	0x20000230

080034c0 <_lseek_r>:
 80034c0:	b538      	push	{r3, r4, r5, lr}
 80034c2:	4d07      	ldr	r5, [pc, #28]	@ (80034e0 <_lseek_r+0x20>)
 80034c4:	4604      	mov	r4, r0
 80034c6:	4608      	mov	r0, r1
 80034c8:	4611      	mov	r1, r2
 80034ca:	2200      	movs	r2, #0
 80034cc:	602a      	str	r2, [r5, #0]
 80034ce:	461a      	mov	r2, r3
 80034d0:	f7fd fa98 	bl	8000a04 <_lseek>
 80034d4:	1c43      	adds	r3, r0, #1
 80034d6:	d102      	bne.n	80034de <_lseek_r+0x1e>
 80034d8:	682b      	ldr	r3, [r5, #0]
 80034da:	b103      	cbz	r3, 80034de <_lseek_r+0x1e>
 80034dc:	6023      	str	r3, [r4, #0]
 80034de:	bd38      	pop	{r3, r4, r5, pc}
 80034e0:	20000230 	.word	0x20000230

080034e4 <_read_r>:
 80034e4:	b538      	push	{r3, r4, r5, lr}
 80034e6:	4d07      	ldr	r5, [pc, #28]	@ (8003504 <_read_r+0x20>)
 80034e8:	4604      	mov	r4, r0
 80034ea:	4608      	mov	r0, r1
 80034ec:	4611      	mov	r1, r2
 80034ee:	2200      	movs	r2, #0
 80034f0:	602a      	str	r2, [r5, #0]
 80034f2:	461a      	mov	r2, r3
 80034f4:	f7fd fa26 	bl	8000944 <_read>
 80034f8:	1c43      	adds	r3, r0, #1
 80034fa:	d102      	bne.n	8003502 <_read_r+0x1e>
 80034fc:	682b      	ldr	r3, [r5, #0]
 80034fe:	b103      	cbz	r3, 8003502 <_read_r+0x1e>
 8003500:	6023      	str	r3, [r4, #0]
 8003502:	bd38      	pop	{r3, r4, r5, pc}
 8003504:	20000230 	.word	0x20000230

08003508 <_write_r>:
 8003508:	b538      	push	{r3, r4, r5, lr}
 800350a:	4d07      	ldr	r5, [pc, #28]	@ (8003528 <_write_r+0x20>)
 800350c:	4604      	mov	r4, r0
 800350e:	4608      	mov	r0, r1
 8003510:	4611      	mov	r1, r2
 8003512:	2200      	movs	r2, #0
 8003514:	602a      	str	r2, [r5, #0]
 8003516:	461a      	mov	r2, r3
 8003518:	f7fd fa31 	bl	800097e <_write>
 800351c:	1c43      	adds	r3, r0, #1
 800351e:	d102      	bne.n	8003526 <_write_r+0x1e>
 8003520:	682b      	ldr	r3, [r5, #0]
 8003522:	b103      	cbz	r3, 8003526 <_write_r+0x1e>
 8003524:	6023      	str	r3, [r4, #0]
 8003526:	bd38      	pop	{r3, r4, r5, pc}
 8003528:	20000230 	.word	0x20000230

0800352c <__errno>:
 800352c:	4b01      	ldr	r3, [pc, #4]	@ (8003534 <__errno+0x8>)
 800352e:	6818      	ldr	r0, [r3, #0]
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	20000018 	.word	0x20000018

08003538 <__libc_init_array>:
 8003538:	b570      	push	{r4, r5, r6, lr}
 800353a:	4d0d      	ldr	r5, [pc, #52]	@ (8003570 <__libc_init_array+0x38>)
 800353c:	4c0d      	ldr	r4, [pc, #52]	@ (8003574 <__libc_init_array+0x3c>)
 800353e:	1b64      	subs	r4, r4, r5
 8003540:	10a4      	asrs	r4, r4, #2
 8003542:	2600      	movs	r6, #0
 8003544:	42a6      	cmp	r6, r4
 8003546:	d109      	bne.n	800355c <__libc_init_array+0x24>
 8003548:	4d0b      	ldr	r5, [pc, #44]	@ (8003578 <__libc_init_array+0x40>)
 800354a:	4c0c      	ldr	r4, [pc, #48]	@ (800357c <__libc_init_array+0x44>)
 800354c:	f000 fa54 	bl	80039f8 <_init>
 8003550:	1b64      	subs	r4, r4, r5
 8003552:	10a4      	asrs	r4, r4, #2
 8003554:	2600      	movs	r6, #0
 8003556:	42a6      	cmp	r6, r4
 8003558:	d105      	bne.n	8003566 <__libc_init_array+0x2e>
 800355a:	bd70      	pop	{r4, r5, r6, pc}
 800355c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003560:	4798      	blx	r3
 8003562:	3601      	adds	r6, #1
 8003564:	e7ee      	b.n	8003544 <__libc_init_array+0xc>
 8003566:	f855 3b04 	ldr.w	r3, [r5], #4
 800356a:	4798      	blx	r3
 800356c:	3601      	adds	r6, #1
 800356e:	e7f2      	b.n	8003556 <__libc_init_array+0x1e>
 8003570:	08003a40 	.word	0x08003a40
 8003574:	08003a40 	.word	0x08003a40
 8003578:	08003a40 	.word	0x08003a40
 800357c:	08003a44 	.word	0x08003a44

08003580 <__retarget_lock_init_recursive>:
 8003580:	4770      	bx	lr

08003582 <__retarget_lock_acquire_recursive>:
 8003582:	4770      	bx	lr

08003584 <__retarget_lock_release_recursive>:
 8003584:	4770      	bx	lr
	...

08003588 <_free_r>:
 8003588:	b538      	push	{r3, r4, r5, lr}
 800358a:	4605      	mov	r5, r0
 800358c:	2900      	cmp	r1, #0
 800358e:	d041      	beq.n	8003614 <_free_r+0x8c>
 8003590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003594:	1f0c      	subs	r4, r1, #4
 8003596:	2b00      	cmp	r3, #0
 8003598:	bfb8      	it	lt
 800359a:	18e4      	addlt	r4, r4, r3
 800359c:	f000 f8e0 	bl	8003760 <__malloc_lock>
 80035a0:	4a1d      	ldr	r2, [pc, #116]	@ (8003618 <_free_r+0x90>)
 80035a2:	6813      	ldr	r3, [r2, #0]
 80035a4:	b933      	cbnz	r3, 80035b4 <_free_r+0x2c>
 80035a6:	6063      	str	r3, [r4, #4]
 80035a8:	6014      	str	r4, [r2, #0]
 80035aa:	4628      	mov	r0, r5
 80035ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80035b0:	f000 b8dc 	b.w	800376c <__malloc_unlock>
 80035b4:	42a3      	cmp	r3, r4
 80035b6:	d908      	bls.n	80035ca <_free_r+0x42>
 80035b8:	6820      	ldr	r0, [r4, #0]
 80035ba:	1821      	adds	r1, r4, r0
 80035bc:	428b      	cmp	r3, r1
 80035be:	bf01      	itttt	eq
 80035c0:	6819      	ldreq	r1, [r3, #0]
 80035c2:	685b      	ldreq	r3, [r3, #4]
 80035c4:	1809      	addeq	r1, r1, r0
 80035c6:	6021      	streq	r1, [r4, #0]
 80035c8:	e7ed      	b.n	80035a6 <_free_r+0x1e>
 80035ca:	461a      	mov	r2, r3
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	b10b      	cbz	r3, 80035d4 <_free_r+0x4c>
 80035d0:	42a3      	cmp	r3, r4
 80035d2:	d9fa      	bls.n	80035ca <_free_r+0x42>
 80035d4:	6811      	ldr	r1, [r2, #0]
 80035d6:	1850      	adds	r0, r2, r1
 80035d8:	42a0      	cmp	r0, r4
 80035da:	d10b      	bne.n	80035f4 <_free_r+0x6c>
 80035dc:	6820      	ldr	r0, [r4, #0]
 80035de:	4401      	add	r1, r0
 80035e0:	1850      	adds	r0, r2, r1
 80035e2:	4283      	cmp	r3, r0
 80035e4:	6011      	str	r1, [r2, #0]
 80035e6:	d1e0      	bne.n	80035aa <_free_r+0x22>
 80035e8:	6818      	ldr	r0, [r3, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	6053      	str	r3, [r2, #4]
 80035ee:	4408      	add	r0, r1
 80035f0:	6010      	str	r0, [r2, #0]
 80035f2:	e7da      	b.n	80035aa <_free_r+0x22>
 80035f4:	d902      	bls.n	80035fc <_free_r+0x74>
 80035f6:	230c      	movs	r3, #12
 80035f8:	602b      	str	r3, [r5, #0]
 80035fa:	e7d6      	b.n	80035aa <_free_r+0x22>
 80035fc:	6820      	ldr	r0, [r4, #0]
 80035fe:	1821      	adds	r1, r4, r0
 8003600:	428b      	cmp	r3, r1
 8003602:	bf04      	itt	eq
 8003604:	6819      	ldreq	r1, [r3, #0]
 8003606:	685b      	ldreq	r3, [r3, #4]
 8003608:	6063      	str	r3, [r4, #4]
 800360a:	bf04      	itt	eq
 800360c:	1809      	addeq	r1, r1, r0
 800360e:	6021      	streq	r1, [r4, #0]
 8003610:	6054      	str	r4, [r2, #4]
 8003612:	e7ca      	b.n	80035aa <_free_r+0x22>
 8003614:	bd38      	pop	{r3, r4, r5, pc}
 8003616:	bf00      	nop
 8003618:	2000023c 	.word	0x2000023c

0800361c <sbrk_aligned>:
 800361c:	b570      	push	{r4, r5, r6, lr}
 800361e:	4e0f      	ldr	r6, [pc, #60]	@ (800365c <sbrk_aligned+0x40>)
 8003620:	460c      	mov	r4, r1
 8003622:	6831      	ldr	r1, [r6, #0]
 8003624:	4605      	mov	r5, r0
 8003626:	b911      	cbnz	r1, 800362e <sbrk_aligned+0x12>
 8003628:	f000 f9d6 	bl	80039d8 <_sbrk_r>
 800362c:	6030      	str	r0, [r6, #0]
 800362e:	4621      	mov	r1, r4
 8003630:	4628      	mov	r0, r5
 8003632:	f000 f9d1 	bl	80039d8 <_sbrk_r>
 8003636:	1c43      	adds	r3, r0, #1
 8003638:	d103      	bne.n	8003642 <sbrk_aligned+0x26>
 800363a:	f04f 34ff 	mov.w	r4, #4294967295
 800363e:	4620      	mov	r0, r4
 8003640:	bd70      	pop	{r4, r5, r6, pc}
 8003642:	1cc4      	adds	r4, r0, #3
 8003644:	f024 0403 	bic.w	r4, r4, #3
 8003648:	42a0      	cmp	r0, r4
 800364a:	d0f8      	beq.n	800363e <sbrk_aligned+0x22>
 800364c:	1a21      	subs	r1, r4, r0
 800364e:	4628      	mov	r0, r5
 8003650:	f000 f9c2 	bl	80039d8 <_sbrk_r>
 8003654:	3001      	adds	r0, #1
 8003656:	d1f2      	bne.n	800363e <sbrk_aligned+0x22>
 8003658:	e7ef      	b.n	800363a <sbrk_aligned+0x1e>
 800365a:	bf00      	nop
 800365c:	20000238 	.word	0x20000238

08003660 <_malloc_r>:
 8003660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003664:	1ccd      	adds	r5, r1, #3
 8003666:	f025 0503 	bic.w	r5, r5, #3
 800366a:	3508      	adds	r5, #8
 800366c:	2d0c      	cmp	r5, #12
 800366e:	bf38      	it	cc
 8003670:	250c      	movcc	r5, #12
 8003672:	2d00      	cmp	r5, #0
 8003674:	4606      	mov	r6, r0
 8003676:	db01      	blt.n	800367c <_malloc_r+0x1c>
 8003678:	42a9      	cmp	r1, r5
 800367a:	d904      	bls.n	8003686 <_malloc_r+0x26>
 800367c:	230c      	movs	r3, #12
 800367e:	6033      	str	r3, [r6, #0]
 8003680:	2000      	movs	r0, #0
 8003682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003686:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800375c <_malloc_r+0xfc>
 800368a:	f000 f869 	bl	8003760 <__malloc_lock>
 800368e:	f8d8 3000 	ldr.w	r3, [r8]
 8003692:	461c      	mov	r4, r3
 8003694:	bb44      	cbnz	r4, 80036e8 <_malloc_r+0x88>
 8003696:	4629      	mov	r1, r5
 8003698:	4630      	mov	r0, r6
 800369a:	f7ff ffbf 	bl	800361c <sbrk_aligned>
 800369e:	1c43      	adds	r3, r0, #1
 80036a0:	4604      	mov	r4, r0
 80036a2:	d158      	bne.n	8003756 <_malloc_r+0xf6>
 80036a4:	f8d8 4000 	ldr.w	r4, [r8]
 80036a8:	4627      	mov	r7, r4
 80036aa:	2f00      	cmp	r7, #0
 80036ac:	d143      	bne.n	8003736 <_malloc_r+0xd6>
 80036ae:	2c00      	cmp	r4, #0
 80036b0:	d04b      	beq.n	800374a <_malloc_r+0xea>
 80036b2:	6823      	ldr	r3, [r4, #0]
 80036b4:	4639      	mov	r1, r7
 80036b6:	4630      	mov	r0, r6
 80036b8:	eb04 0903 	add.w	r9, r4, r3
 80036bc:	f000 f98c 	bl	80039d8 <_sbrk_r>
 80036c0:	4581      	cmp	r9, r0
 80036c2:	d142      	bne.n	800374a <_malloc_r+0xea>
 80036c4:	6821      	ldr	r1, [r4, #0]
 80036c6:	1a6d      	subs	r5, r5, r1
 80036c8:	4629      	mov	r1, r5
 80036ca:	4630      	mov	r0, r6
 80036cc:	f7ff ffa6 	bl	800361c <sbrk_aligned>
 80036d0:	3001      	adds	r0, #1
 80036d2:	d03a      	beq.n	800374a <_malloc_r+0xea>
 80036d4:	6823      	ldr	r3, [r4, #0]
 80036d6:	442b      	add	r3, r5
 80036d8:	6023      	str	r3, [r4, #0]
 80036da:	f8d8 3000 	ldr.w	r3, [r8]
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	bb62      	cbnz	r2, 800373c <_malloc_r+0xdc>
 80036e2:	f8c8 7000 	str.w	r7, [r8]
 80036e6:	e00f      	b.n	8003708 <_malloc_r+0xa8>
 80036e8:	6822      	ldr	r2, [r4, #0]
 80036ea:	1b52      	subs	r2, r2, r5
 80036ec:	d420      	bmi.n	8003730 <_malloc_r+0xd0>
 80036ee:	2a0b      	cmp	r2, #11
 80036f0:	d917      	bls.n	8003722 <_malloc_r+0xc2>
 80036f2:	1961      	adds	r1, r4, r5
 80036f4:	42a3      	cmp	r3, r4
 80036f6:	6025      	str	r5, [r4, #0]
 80036f8:	bf18      	it	ne
 80036fa:	6059      	strne	r1, [r3, #4]
 80036fc:	6863      	ldr	r3, [r4, #4]
 80036fe:	bf08      	it	eq
 8003700:	f8c8 1000 	streq.w	r1, [r8]
 8003704:	5162      	str	r2, [r4, r5]
 8003706:	604b      	str	r3, [r1, #4]
 8003708:	4630      	mov	r0, r6
 800370a:	f000 f82f 	bl	800376c <__malloc_unlock>
 800370e:	f104 000b 	add.w	r0, r4, #11
 8003712:	1d23      	adds	r3, r4, #4
 8003714:	f020 0007 	bic.w	r0, r0, #7
 8003718:	1ac2      	subs	r2, r0, r3
 800371a:	bf1c      	itt	ne
 800371c:	1a1b      	subne	r3, r3, r0
 800371e:	50a3      	strne	r3, [r4, r2]
 8003720:	e7af      	b.n	8003682 <_malloc_r+0x22>
 8003722:	6862      	ldr	r2, [r4, #4]
 8003724:	42a3      	cmp	r3, r4
 8003726:	bf0c      	ite	eq
 8003728:	f8c8 2000 	streq.w	r2, [r8]
 800372c:	605a      	strne	r2, [r3, #4]
 800372e:	e7eb      	b.n	8003708 <_malloc_r+0xa8>
 8003730:	4623      	mov	r3, r4
 8003732:	6864      	ldr	r4, [r4, #4]
 8003734:	e7ae      	b.n	8003694 <_malloc_r+0x34>
 8003736:	463c      	mov	r4, r7
 8003738:	687f      	ldr	r7, [r7, #4]
 800373a:	e7b6      	b.n	80036aa <_malloc_r+0x4a>
 800373c:	461a      	mov	r2, r3
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	42a3      	cmp	r3, r4
 8003742:	d1fb      	bne.n	800373c <_malloc_r+0xdc>
 8003744:	2300      	movs	r3, #0
 8003746:	6053      	str	r3, [r2, #4]
 8003748:	e7de      	b.n	8003708 <_malloc_r+0xa8>
 800374a:	230c      	movs	r3, #12
 800374c:	6033      	str	r3, [r6, #0]
 800374e:	4630      	mov	r0, r6
 8003750:	f000 f80c 	bl	800376c <__malloc_unlock>
 8003754:	e794      	b.n	8003680 <_malloc_r+0x20>
 8003756:	6005      	str	r5, [r0, #0]
 8003758:	e7d6      	b.n	8003708 <_malloc_r+0xa8>
 800375a:	bf00      	nop
 800375c:	2000023c 	.word	0x2000023c

08003760 <__malloc_lock>:
 8003760:	4801      	ldr	r0, [pc, #4]	@ (8003768 <__malloc_lock+0x8>)
 8003762:	f7ff bf0e 	b.w	8003582 <__retarget_lock_acquire_recursive>
 8003766:	bf00      	nop
 8003768:	20000234 	.word	0x20000234

0800376c <__malloc_unlock>:
 800376c:	4801      	ldr	r0, [pc, #4]	@ (8003774 <__malloc_unlock+0x8>)
 800376e:	f7ff bf09 	b.w	8003584 <__retarget_lock_release_recursive>
 8003772:	bf00      	nop
 8003774:	20000234 	.word	0x20000234

08003778 <__sflush_r>:
 8003778:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800377c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003780:	0716      	lsls	r6, r2, #28
 8003782:	4605      	mov	r5, r0
 8003784:	460c      	mov	r4, r1
 8003786:	d454      	bmi.n	8003832 <__sflush_r+0xba>
 8003788:	684b      	ldr	r3, [r1, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	dc02      	bgt.n	8003794 <__sflush_r+0x1c>
 800378e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003790:	2b00      	cmp	r3, #0
 8003792:	dd48      	ble.n	8003826 <__sflush_r+0xae>
 8003794:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003796:	2e00      	cmp	r6, #0
 8003798:	d045      	beq.n	8003826 <__sflush_r+0xae>
 800379a:	2300      	movs	r3, #0
 800379c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80037a0:	682f      	ldr	r7, [r5, #0]
 80037a2:	6a21      	ldr	r1, [r4, #32]
 80037a4:	602b      	str	r3, [r5, #0]
 80037a6:	d030      	beq.n	800380a <__sflush_r+0x92>
 80037a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80037aa:	89a3      	ldrh	r3, [r4, #12]
 80037ac:	0759      	lsls	r1, r3, #29
 80037ae:	d505      	bpl.n	80037bc <__sflush_r+0x44>
 80037b0:	6863      	ldr	r3, [r4, #4]
 80037b2:	1ad2      	subs	r2, r2, r3
 80037b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80037b6:	b10b      	cbz	r3, 80037bc <__sflush_r+0x44>
 80037b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80037ba:	1ad2      	subs	r2, r2, r3
 80037bc:	2300      	movs	r3, #0
 80037be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80037c0:	6a21      	ldr	r1, [r4, #32]
 80037c2:	4628      	mov	r0, r5
 80037c4:	47b0      	blx	r6
 80037c6:	1c43      	adds	r3, r0, #1
 80037c8:	89a3      	ldrh	r3, [r4, #12]
 80037ca:	d106      	bne.n	80037da <__sflush_r+0x62>
 80037cc:	6829      	ldr	r1, [r5, #0]
 80037ce:	291d      	cmp	r1, #29
 80037d0:	d82b      	bhi.n	800382a <__sflush_r+0xb2>
 80037d2:	4a2a      	ldr	r2, [pc, #168]	@ (800387c <__sflush_r+0x104>)
 80037d4:	410a      	asrs	r2, r1
 80037d6:	07d6      	lsls	r6, r2, #31
 80037d8:	d427      	bmi.n	800382a <__sflush_r+0xb2>
 80037da:	2200      	movs	r2, #0
 80037dc:	6062      	str	r2, [r4, #4]
 80037de:	04d9      	lsls	r1, r3, #19
 80037e0:	6922      	ldr	r2, [r4, #16]
 80037e2:	6022      	str	r2, [r4, #0]
 80037e4:	d504      	bpl.n	80037f0 <__sflush_r+0x78>
 80037e6:	1c42      	adds	r2, r0, #1
 80037e8:	d101      	bne.n	80037ee <__sflush_r+0x76>
 80037ea:	682b      	ldr	r3, [r5, #0]
 80037ec:	b903      	cbnz	r3, 80037f0 <__sflush_r+0x78>
 80037ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80037f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80037f2:	602f      	str	r7, [r5, #0]
 80037f4:	b1b9      	cbz	r1, 8003826 <__sflush_r+0xae>
 80037f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80037fa:	4299      	cmp	r1, r3
 80037fc:	d002      	beq.n	8003804 <__sflush_r+0x8c>
 80037fe:	4628      	mov	r0, r5
 8003800:	f7ff fec2 	bl	8003588 <_free_r>
 8003804:	2300      	movs	r3, #0
 8003806:	6363      	str	r3, [r4, #52]	@ 0x34
 8003808:	e00d      	b.n	8003826 <__sflush_r+0xae>
 800380a:	2301      	movs	r3, #1
 800380c:	4628      	mov	r0, r5
 800380e:	47b0      	blx	r6
 8003810:	4602      	mov	r2, r0
 8003812:	1c50      	adds	r0, r2, #1
 8003814:	d1c9      	bne.n	80037aa <__sflush_r+0x32>
 8003816:	682b      	ldr	r3, [r5, #0]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d0c6      	beq.n	80037aa <__sflush_r+0x32>
 800381c:	2b1d      	cmp	r3, #29
 800381e:	d001      	beq.n	8003824 <__sflush_r+0xac>
 8003820:	2b16      	cmp	r3, #22
 8003822:	d11e      	bne.n	8003862 <__sflush_r+0xea>
 8003824:	602f      	str	r7, [r5, #0]
 8003826:	2000      	movs	r0, #0
 8003828:	e022      	b.n	8003870 <__sflush_r+0xf8>
 800382a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800382e:	b21b      	sxth	r3, r3
 8003830:	e01b      	b.n	800386a <__sflush_r+0xf2>
 8003832:	690f      	ldr	r7, [r1, #16]
 8003834:	2f00      	cmp	r7, #0
 8003836:	d0f6      	beq.n	8003826 <__sflush_r+0xae>
 8003838:	0793      	lsls	r3, r2, #30
 800383a:	680e      	ldr	r6, [r1, #0]
 800383c:	bf08      	it	eq
 800383e:	694b      	ldreq	r3, [r1, #20]
 8003840:	600f      	str	r7, [r1, #0]
 8003842:	bf18      	it	ne
 8003844:	2300      	movne	r3, #0
 8003846:	eba6 0807 	sub.w	r8, r6, r7
 800384a:	608b      	str	r3, [r1, #8]
 800384c:	f1b8 0f00 	cmp.w	r8, #0
 8003850:	dde9      	ble.n	8003826 <__sflush_r+0xae>
 8003852:	6a21      	ldr	r1, [r4, #32]
 8003854:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003856:	4643      	mov	r3, r8
 8003858:	463a      	mov	r2, r7
 800385a:	4628      	mov	r0, r5
 800385c:	47b0      	blx	r6
 800385e:	2800      	cmp	r0, #0
 8003860:	dc08      	bgt.n	8003874 <__sflush_r+0xfc>
 8003862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003866:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800386a:	81a3      	strh	r3, [r4, #12]
 800386c:	f04f 30ff 	mov.w	r0, #4294967295
 8003870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003874:	4407      	add	r7, r0
 8003876:	eba8 0800 	sub.w	r8, r8, r0
 800387a:	e7e7      	b.n	800384c <__sflush_r+0xd4>
 800387c:	dfbffffe 	.word	0xdfbffffe

08003880 <_fflush_r>:
 8003880:	b538      	push	{r3, r4, r5, lr}
 8003882:	690b      	ldr	r3, [r1, #16]
 8003884:	4605      	mov	r5, r0
 8003886:	460c      	mov	r4, r1
 8003888:	b913      	cbnz	r3, 8003890 <_fflush_r+0x10>
 800388a:	2500      	movs	r5, #0
 800388c:	4628      	mov	r0, r5
 800388e:	bd38      	pop	{r3, r4, r5, pc}
 8003890:	b118      	cbz	r0, 800389a <_fflush_r+0x1a>
 8003892:	6a03      	ldr	r3, [r0, #32]
 8003894:	b90b      	cbnz	r3, 800389a <_fflush_r+0x1a>
 8003896:	f7ff fc8f 	bl	80031b8 <__sinit>
 800389a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d0f3      	beq.n	800388a <_fflush_r+0xa>
 80038a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80038a4:	07d0      	lsls	r0, r2, #31
 80038a6:	d404      	bmi.n	80038b2 <_fflush_r+0x32>
 80038a8:	0599      	lsls	r1, r3, #22
 80038aa:	d402      	bmi.n	80038b2 <_fflush_r+0x32>
 80038ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80038ae:	f7ff fe68 	bl	8003582 <__retarget_lock_acquire_recursive>
 80038b2:	4628      	mov	r0, r5
 80038b4:	4621      	mov	r1, r4
 80038b6:	f7ff ff5f 	bl	8003778 <__sflush_r>
 80038ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80038bc:	07da      	lsls	r2, r3, #31
 80038be:	4605      	mov	r5, r0
 80038c0:	d4e4      	bmi.n	800388c <_fflush_r+0xc>
 80038c2:	89a3      	ldrh	r3, [r4, #12]
 80038c4:	059b      	lsls	r3, r3, #22
 80038c6:	d4e1      	bmi.n	800388c <_fflush_r+0xc>
 80038c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80038ca:	f7ff fe5b 	bl	8003584 <__retarget_lock_release_recursive>
 80038ce:	e7dd      	b.n	800388c <_fflush_r+0xc>

080038d0 <__swhatbuf_r>:
 80038d0:	b570      	push	{r4, r5, r6, lr}
 80038d2:	460c      	mov	r4, r1
 80038d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038d8:	2900      	cmp	r1, #0
 80038da:	b096      	sub	sp, #88	@ 0x58
 80038dc:	4615      	mov	r5, r2
 80038de:	461e      	mov	r6, r3
 80038e0:	da0d      	bge.n	80038fe <__swhatbuf_r+0x2e>
 80038e2:	89a3      	ldrh	r3, [r4, #12]
 80038e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80038e8:	f04f 0100 	mov.w	r1, #0
 80038ec:	bf14      	ite	ne
 80038ee:	2340      	movne	r3, #64	@ 0x40
 80038f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80038f4:	2000      	movs	r0, #0
 80038f6:	6031      	str	r1, [r6, #0]
 80038f8:	602b      	str	r3, [r5, #0]
 80038fa:	b016      	add	sp, #88	@ 0x58
 80038fc:	bd70      	pop	{r4, r5, r6, pc}
 80038fe:	466a      	mov	r2, sp
 8003900:	f000 f848 	bl	8003994 <_fstat_r>
 8003904:	2800      	cmp	r0, #0
 8003906:	dbec      	blt.n	80038e2 <__swhatbuf_r+0x12>
 8003908:	9901      	ldr	r1, [sp, #4]
 800390a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800390e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003912:	4259      	negs	r1, r3
 8003914:	4159      	adcs	r1, r3
 8003916:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800391a:	e7eb      	b.n	80038f4 <__swhatbuf_r+0x24>

0800391c <__smakebuf_r>:
 800391c:	898b      	ldrh	r3, [r1, #12]
 800391e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003920:	079d      	lsls	r5, r3, #30
 8003922:	4606      	mov	r6, r0
 8003924:	460c      	mov	r4, r1
 8003926:	d507      	bpl.n	8003938 <__smakebuf_r+0x1c>
 8003928:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800392c:	6023      	str	r3, [r4, #0]
 800392e:	6123      	str	r3, [r4, #16]
 8003930:	2301      	movs	r3, #1
 8003932:	6163      	str	r3, [r4, #20]
 8003934:	b003      	add	sp, #12
 8003936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003938:	ab01      	add	r3, sp, #4
 800393a:	466a      	mov	r2, sp
 800393c:	f7ff ffc8 	bl	80038d0 <__swhatbuf_r>
 8003940:	9f00      	ldr	r7, [sp, #0]
 8003942:	4605      	mov	r5, r0
 8003944:	4639      	mov	r1, r7
 8003946:	4630      	mov	r0, r6
 8003948:	f7ff fe8a 	bl	8003660 <_malloc_r>
 800394c:	b948      	cbnz	r0, 8003962 <__smakebuf_r+0x46>
 800394e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003952:	059a      	lsls	r2, r3, #22
 8003954:	d4ee      	bmi.n	8003934 <__smakebuf_r+0x18>
 8003956:	f023 0303 	bic.w	r3, r3, #3
 800395a:	f043 0302 	orr.w	r3, r3, #2
 800395e:	81a3      	strh	r3, [r4, #12]
 8003960:	e7e2      	b.n	8003928 <__smakebuf_r+0xc>
 8003962:	89a3      	ldrh	r3, [r4, #12]
 8003964:	6020      	str	r0, [r4, #0]
 8003966:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800396a:	81a3      	strh	r3, [r4, #12]
 800396c:	9b01      	ldr	r3, [sp, #4]
 800396e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003972:	b15b      	cbz	r3, 800398c <__smakebuf_r+0x70>
 8003974:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003978:	4630      	mov	r0, r6
 800397a:	f000 f81d 	bl	80039b8 <_isatty_r>
 800397e:	b128      	cbz	r0, 800398c <__smakebuf_r+0x70>
 8003980:	89a3      	ldrh	r3, [r4, #12]
 8003982:	f023 0303 	bic.w	r3, r3, #3
 8003986:	f043 0301 	orr.w	r3, r3, #1
 800398a:	81a3      	strh	r3, [r4, #12]
 800398c:	89a3      	ldrh	r3, [r4, #12]
 800398e:	431d      	orrs	r5, r3
 8003990:	81a5      	strh	r5, [r4, #12]
 8003992:	e7cf      	b.n	8003934 <__smakebuf_r+0x18>

08003994 <_fstat_r>:
 8003994:	b538      	push	{r3, r4, r5, lr}
 8003996:	4d07      	ldr	r5, [pc, #28]	@ (80039b4 <_fstat_r+0x20>)
 8003998:	2300      	movs	r3, #0
 800399a:	4604      	mov	r4, r0
 800399c:	4608      	mov	r0, r1
 800399e:	4611      	mov	r1, r2
 80039a0:	602b      	str	r3, [r5, #0]
 80039a2:	f7fd f814 	bl	80009ce <_fstat>
 80039a6:	1c43      	adds	r3, r0, #1
 80039a8:	d102      	bne.n	80039b0 <_fstat_r+0x1c>
 80039aa:	682b      	ldr	r3, [r5, #0]
 80039ac:	b103      	cbz	r3, 80039b0 <_fstat_r+0x1c>
 80039ae:	6023      	str	r3, [r4, #0]
 80039b0:	bd38      	pop	{r3, r4, r5, pc}
 80039b2:	bf00      	nop
 80039b4:	20000230 	.word	0x20000230

080039b8 <_isatty_r>:
 80039b8:	b538      	push	{r3, r4, r5, lr}
 80039ba:	4d06      	ldr	r5, [pc, #24]	@ (80039d4 <_isatty_r+0x1c>)
 80039bc:	2300      	movs	r3, #0
 80039be:	4604      	mov	r4, r0
 80039c0:	4608      	mov	r0, r1
 80039c2:	602b      	str	r3, [r5, #0]
 80039c4:	f7fd f813 	bl	80009ee <_isatty>
 80039c8:	1c43      	adds	r3, r0, #1
 80039ca:	d102      	bne.n	80039d2 <_isatty_r+0x1a>
 80039cc:	682b      	ldr	r3, [r5, #0]
 80039ce:	b103      	cbz	r3, 80039d2 <_isatty_r+0x1a>
 80039d0:	6023      	str	r3, [r4, #0]
 80039d2:	bd38      	pop	{r3, r4, r5, pc}
 80039d4:	20000230 	.word	0x20000230

080039d8 <_sbrk_r>:
 80039d8:	b538      	push	{r3, r4, r5, lr}
 80039da:	4d06      	ldr	r5, [pc, #24]	@ (80039f4 <_sbrk_r+0x1c>)
 80039dc:	2300      	movs	r3, #0
 80039de:	4604      	mov	r4, r0
 80039e0:	4608      	mov	r0, r1
 80039e2:	602b      	str	r3, [r5, #0]
 80039e4:	f7fd f81c 	bl	8000a20 <_sbrk>
 80039e8:	1c43      	adds	r3, r0, #1
 80039ea:	d102      	bne.n	80039f2 <_sbrk_r+0x1a>
 80039ec:	682b      	ldr	r3, [r5, #0]
 80039ee:	b103      	cbz	r3, 80039f2 <_sbrk_r+0x1a>
 80039f0:	6023      	str	r3, [r4, #0]
 80039f2:	bd38      	pop	{r3, r4, r5, pc}
 80039f4:	20000230 	.word	0x20000230

080039f8 <_init>:
 80039f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039fa:	bf00      	nop
 80039fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039fe:	bc08      	pop	{r3}
 8003a00:	469e      	mov	lr, r3
 8003a02:	4770      	bx	lr

08003a04 <_fini>:
 8003a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a06:	bf00      	nop
 8003a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a0a:	bc08      	pop	{r3}
 8003a0c:	469e      	mov	lr, r3
 8003a0e:	4770      	bx	lr
