#
# This file is part of URTI.
#
# Copyright (c) 2024 Great Scott Gadgets <info@greatscottgadgets.com>
# SPDX-License-Identifier: BSD-3-Clause

import usb
import time
import math
import os
import posix

from amaranth                                   import Elaboratable, Module, Signal, Cat, DomainRenamer, signed
from amaranth.lib.fifo                          import AsyncFIFO
from amaranth.lib.wiring                        import Out, Signature, connect
from amaranth_soc                               import wishbone
from amaranth_soc                               import csr
from amaranth_soc.csr.wishbone                  import WishboneCSRBridge

from usb_protocol.emitters                      import DeviceDescriptorCollection
from usb_protocol.types                         import USBRequestType

from luna                                       import top_level_cli
from luna.usb2                                  import USBDevice, USBMultibyteStreamInEndpoint
from luna.gateware.usb.request.control          import ControlRequestHandler
from luna.gateware.usb.usb2.transfer            import USBInStreamInterface
from luna.gateware.stream.generator             import StreamSerializer

from urti.gateware.architecture.car             import URTIDomainGenerator
from urti.gateware.interface                    import \
    MAX5865DataInterface, MAX5865OpModeSetter, MAX2120, MAX2831, RFFC5072RegisterInterface

from urti.gateware.blocks.fir                   import HalfBandDecimationFilter

class URTITestRequestHandler(ControlRequestHandler):
    REQUEST_READ_REG   = 0
    REQUEST_WRITE_REG  = 1

    def __init__(self):
        super().__init__()
        self.signature = Signature({
            "bus": Out(wishbone.Signature(addr_width=8, data_width=16))
        }).create()
        self.bus = self.signature.bus

    def elaborate(self, platform):
        m = Module()

        interface = self.interface
        setup     = self.interface.setup
        read_data = Signal.like(self.bus.dat_r)
        read_len  = Signal(2)

        # Handler for read register requests.
        m.submodules.transmitter = transmitter = \
            StreamSerializer(data_length=2, domain="usb", stream_type=USBInStreamInterface, max_length_width=2)

        with m.If(setup.type == USBRequestType.VENDOR):
            
            if hasattr(interface, "claim"):
                m.d.comb += interface.claim.eq(1)

            with m.FSM(domain="usb"):

                with m.State("IDLE"):

                    with m.If(setup.received):

                        with m.Switch(setup.request):

                            with m.Case(self.REQUEST_READ_REG):
                                m.d.usb += [
                                    self.bus.cyc                .eq(1),
                                    self.bus.stb                .eq(1),
                                    self.bus.we                 .eq(0),
                                    self.bus.sel                .eq(1),
                                    self.bus.adr                .eq(setup.index),
                                    read_len                    .eq(setup.length),
                                ]
                                m.next = "READ_WAIT_FOR_ACK"

                            with m.Case(self.REQUEST_WRITE_REG):
                                m.d.usb += [
                                    self.bus.cyc                .eq(1),
                                    self.bus.stb                .eq(1),
                                    self.bus.we                 .eq(1),
                                    self.bus.sel                .eq(1),
                                    self.bus.adr                .eq(setup.index),
                                    self.bus.dat_w              .eq(setup.value),
                                ]
                                m.next = "WRITE_WAIT_FOR_ACK"

                            with m.Default():
                                m.next = "UNHANDLED"

                with m.State("READ_WAIT_FOR_ACK"):
                    with m.If(self.bus.ack):
                        m.d.usb += [
                            self.bus.cyc    .eq(0),
                            self.bus.stb    .eq(0),
                            read_data       .eq(self.bus.dat_r),
                        ]
                        m.next = "READ_REG_FINISH"

                    # Tell the host we are not ready for the DATA/STATUS stages yet
                    with m.If(interface.data_requested | interface.status_requested):
                        m.d.comb += interface.handshakes_out.nak.eq(1)

                with m.State("WRITE_WAIT_FOR_ACK"):
                    with m.If(self.bus.ack):
                        m.d.usb += [
                            self.bus.cyc    .eq(0),
                            self.bus.stb    .eq(0),
                        ]
                        m.next = "WRITE_REG_FINISH"

                    # Tell the host we are not ready for the STATUS stage yet
                    with m.If(interface.status_requested):
                        m.d.comb += interface.handshakes_out.nak.eq(1)

                with m.State("READ_REG_FINISH"):
                    self.handle_simple_data_request(m, transmitter, read_data, length=len(read_data)//8)
                    m.d.comb += transmitter.max_length.eq(read_len)

                with m.State("WRITE_REG_FINISH"):
                    # Provide an response to the STATUS stage.
                    with m.If(interface.status_requested):
                        m.d.comb += self.send_zlp()
                        m.next = "IDLE"

                with m.State("UNHANDLED"):

                    #
                    # Stall unhandled requests.
                    #
                    with m.If(interface.status_requested | interface.data_requested):
                        m.d.comb += interface.handshakes_out.stall.eq(1)
                        m.next = "IDLE"

        return m



class URTIBasicTestGateware(Elaboratable):

    BULK_ENDPOINT_NUMBER = 1
    MAX_BULK_PACKET_SIZE = 512

    def create_descriptors(self):
        """ Create the descriptors we want to use for our device. """

        descriptors = DeviceDescriptorCollection()

        #
        # We'll add the major components of the descriptors we we want.
        # The collection we build here will be necessary to create a standard endpoint.
        #

        # We'll need a device descriptor...
        with descriptors.DeviceDescriptor() as d:
            d.idVendor           = 0x16d0
            d.idProduct          = 0xf3b

            d.iManufacturer      = "URTI"
            d.iProduct           = "Test gateware"
            d.iSerialNumber      = "1234"

            d.bNumConfigurations = 1

        # ... and a description of the USB configuration we'll provide.
        with descriptors.ConfigurationDescriptor() as c:

            with c.InterfaceDescriptor() as i:
                i.bInterfaceNumber = 0

                with i.EndpointDescriptor() as e:
                    e.bEndpointAddress = 0x80 | self.BULK_ENDPOINT_NUMBER
                    e.wMaxPacketSize   = self.MAX_BULK_PACKET_SIZE

        return descriptors


    def elaborate(self, platform):
        m = Module()

        # Generate our domain clocks/resets.
        m.submodules.car = URTIDomainGenerator()

        # Create our USB device interface...
        ulpi = platform.request(platform.default_usb_connection)
        m.submodules.usb = usb = USBDevice(bus=ulpi)

        # Add our standard control endpoint to the device.
        descriptors = self.create_descriptors()
        control_ep = usb.add_standard_control_endpoint(descriptors)

        # Add our custom request handler.
        req_handler = URTITestRequestHandler()
        control_ep.add_request_handler(req_handler)

        # Configure power supplies
        m.d.comb += [
            platform.request("pwr_3v3_a").o   .eq(1),
            platform.request("pwr_3v3_rx").o  .eq(1),
            platform.request("pwr_3v3_tx").o  .eq(0),
        ]

        # MAX5865 analog frontend ADC/DAC.
        max5865_intf = platform.request("afe")
        m.submodules.afe_data = afe_data = DomainRenamer("radio")(MAX5865DataInterface(pads=max5865_intf))
        m.submodules.afe_ctrl = afe_ctrl = DomainRenamer("usb")(MAX5865OpModeSetter(pads=max5865_intf, divisor=4))
        # MAX2120 Direct-Conversion Tuner.
        max2120_intf = platform.request("max2120")
        m.submodules.max2120  = max2120  = DomainRenamer("usb")(MAX2120(pads=max2120_intf, divisor=152))
        # RFFC5072 wideband synthesizer / VCO with integrated mixer (RX and TX).
        rffc5072_rx_intf = platform.request("rx_mix_serial")
        m.submodules.rffc5072_rx = rffc5072_rx = DomainRenamer("usb")(
            RFFC5072RegisterInterface(pads=rffc5072_rx_intf, divisor=4, name="rffc5072_rx"))
        rffc5072_tx_intf = platform.request("tx_mix_serial")
        m.submodules.rffc5072_tx = rffc5072_tx = DomainRenamer("usb")(
            RFFC5072RegisterInterface(pads=rffc5072_tx_intf, divisor=4, name="rffc5072_tx"))
        # MAX2831 RF transceiver (used for TX only).
        max2831_intf = platform.request("max2831")
        m.submodules.max2831 = max2831 = DomainRenamer("usb")(MAX2831(pads=max2831_intf, divisor=4))


        # Create a Wishbone decoder that routes requests to the different targets.
        # TODO: generate memory map automatically
        m.submodules.decoder = decoder = wishbone.Decoder(addr_width=8, data_width=16)
        decoder.add(max2120.bus,     addr=0x00, sparse=True)
        decoder.add(rffc5072_rx.bus, addr=0x20, sparse=True)
        decoder.add(afe_ctrl.bus,    addr=0x40, sparse=True)
        decoder.add(max2831.bus,     addr=0x50, sparse=True)
        decoder.add(rffc5072_tx.bus, addr=0x60, sparse=True)

        #
        # Define set of CSR registers.
        #

        # TODO: move this inside MAX2120?
        max2120_gain_reg = csr.reg.Register({
            "gain": csr.Field(csr.action.RW, len(max2120_intf.gain.o))
        }, access="rw")
        m.d.comb += max2120_intf.gain.o.eq(max2120_gain_reg.f.gain.data)

        # USER button
        button = platform.request("button_user")

        # LEDs
        leds = Cat([platform.request("led", i, dir="o").o for i in range(3)])
        leds_reg = csr.reg.Register({
            "led": csr.Field(csr.action.RW, len(leds))
        }, access="rw")
        m.d.comb += leds.eq(leds_reg.f.led.data ^ button.i)

        # Select correct RFFC5072 mixer
        mix_ctrl = platform.request("rx_mix_ctrl")
        m.d.comb += mix_ctrl.mode.o.eq(1)

        # Use LED signals for RF control
        bypass = platform.request("rx_mix_bypass")
        m.d.comb += bypass.o.eq(leds[0])
        m.d.comb += mix_ctrl.enbl.o.eq(leds[1])

        # Gather all CSR definitions.
        regs = csr.Builder(addr_width=4, data_width=8)
        regs.add("max2120_gain", max2120_gain_reg)
        regs.add("leds", leds_reg)
        
        # Add the CSR registers to the Wishbone decoder.
        csr_bridge = csr.Bridge(regs.as_memory_map())
        wb_bridge = WishboneCSRBridge(csr_bridge.bus)
        m.submodules += [csr_bridge, wb_bridge]
        decoder.add(wb_bridge.wb_bus, addr=0x80, sparse=True)

        # Connect our request handler to the Wshbone decoder.
        connect(m, req_handler.bus, decoder.bus)

        # Add a stream endpoint to our device for sending RX samples.
        stream_ep = USBMultibyteStreamInEndpoint(
            byte_width=2,
            endpoint_number=self.BULK_ENDPOINT_NUMBER,
            max_packet_size=self.MAX_BULK_PACKET_SIZE
        )
        usb.add_endpoint(stream_ep)

        # Async FIFOs for interfacing with the AFE, cross-domain clocking.
        # TODO: Write only when reception is enabled.
        m.submodules.rx_fifo = rx_fifo = AsyncFIFO(width=16, depth=128, r_domain="usb", w_domain="radio")

        # Insert a half-band decimate-by-2 filter between the AFE and the FIFO.
        taps = [-2, 0, 7, 0, -18, 0, 41, 0, -92, 0, 320, 512, 320, 0, -92, 0, 41, 0, -18, 0, 7, 0, -2]
        m.submodules.fir_re = fir_re = DomainRenamer("radio")(HalfBandDecimationFilter(taps, signed(8), shape_out=signed(8)))
        m.submodules.fir_im = fir_im = DomainRenamer("radio")(HalfBandDecimationFilter(taps, signed(8), shape_out=signed(8)))
        m.d.comb += [
            # Connect decimators input.
            fir_re.input.data           .eq(afe_data.adc_data_i - 128),  # convert from offset binary
            fir_re.input.valid          .eq(1),
            fir_im.input.data           .eq(afe_data.adc_data_q - 128),
            fir_im.input.valid          .eq(1),

            # Output from the decimators is fed to the FIFO.
            rx_fifo.w_data              .eq(Cat(fir_im.output.data, fir_re.output.data)),
            rx_fifo.w_en                .eq(fir_re.output.valid & fir_im.output.valid),
            fir_re.output.ready         .eq(rx_fifo.w_rdy),
            fir_im.output.ready         .eq(rx_fifo.w_rdy),

            # USB endpoint reads samples from the FIFO.
            stream_ep.stream.payload    .eq(rx_fifo.r_data),
            stream_ep.stream.valid      .eq(rx_fifo.r_rdy),
            rx_fifo.r_en                .eq(stream_ep.stream.ready),
        ]

        # Connect our device by default.
        m.d.comb += usb.connect.eq(1)

        m.d.comb += [
            afe_data.dac_data_i.eq(0x260),
            afe_data.dac_data_q.eq(0x260),
        ]

        m.d.comb += max2831_intf.rxtx.o.eq(1)

        return m



class URTIBasicTestGatewareConnection:
    """ Class representing a link to the URTI test gateware. """

    USB_ID  = (0x16d0, 0xf3b)

    # Request numbers
    REQUEST_READ_REG      = 0
    REQUEST_WRITE_REG     = 1

    # Base addresses
    MAX2120_BASE_ADDR     = 0x00
    RFFC5072_RX_BASE_ADDR = 0x20
    MAX5865_BASE_ADDR     = 0x40
    MAX2831_BASE_ADDR     = 0x50
    RFFC5072_TX_BASE_ADDR = 0x60
    CSR_BASE_ADDR         = 0x80

    # CSR addresses
    CSR_MAX2120_GAIN_ADDR = 0x00
    CSR_LEDS_ADDR         = 0x01


    def __init__(self):
        """ Sets up a connection to the URTI device. """

        # Try to create a connection.
        device = usb.core.find(idVendor=self.USB_ID[0], idProduct=self.USB_ID[1])

        # If we couldn't find a valid device, bail out.
        if device is None:
            raise IOError("Unable to find URTI device.")

        self.device = device

    def _print_methods(self):
        import inspect

        for name, member in inspect.getmembers(self):
            if inspect.ismethod(member) and not name.startswith('_'):
                func_args = list(inspect.signature(member).parameters.keys())
                print(f"- {name}({', '.join(func_args)})")
        
    def _out_request(self, number, value=0, index=0, data=None, timeout=1000):
        """ Helper that issues an OUT control request to the debugger. """

        request_type = usb.ENDPOINT_OUT | usb.RECIP_DEVICE | usb.TYPE_VENDOR
        return self.device.ctrl_transfer(request_type, number, value, index, data, timeout=timeout)

    def _in_request(self, number, value=0, index=0, length=0, timeout=1000):
        """ Helper that issues an IN control request to the debugger. """

        request_type = usb.ENDPOINT_IN | usb.RECIP_DEVICE | usb.TYPE_VENDOR
        result = self.device.ctrl_transfer(request_type, number, value, index, length, timeout=timeout)

        return bytes(result)

    def write_reg(self, address, value, **kwargs):
        return self._out_request(self.REQUEST_WRITE_REG, index=address, value=value, **kwargs)

    def read_reg(self, address, length, **kwargs):
        return self._in_request(self.REQUEST_READ_REG, index=address, length=length, **kwargs)

    def max5865_set_opmode(self, opmode):
        self.write_reg(self.MAX5865_BASE_ADDR, opmode)

    def max2120_set_gain(self, gain):
        self.write_reg(self.CSR_BASE_ADDR | self.CSR_MAX2120_GAIN_ADDR, gain)

    def max2120_read(self, address):
        return self.read_reg(self.MAX2120_BASE_ADDR | address, 1)

    def max2120_write(self, address, value):
        self.write_reg(self.MAX2120_BASE_ADDR | address, value)

    def rffc5072_rx_read(self, address):
        return self.read_reg(self.RFFC5072_RX_BASE_ADDR | address, 2)

    def rffc5072_rx_write(self, address, value):
        self.write_reg(self.RFFC5072_RX_BASE_ADDR | address, value)

    def rffc5072_tx_read(self, address):
        return self.read_reg(self.RFFC5072_TX_BASE_ADDR | address, 2)

    def rffc5072_tx_write(self, address, value):
        self.write_reg(self.RFFC5072_TX_BASE_ADDR | address, value)

    def max2831_write(self, address, value):
        self.write_reg(self.MAX2831_BASE_ADDR | address, value)

    def set_led_pattern(self, pattern):
        self.write_reg(self.CSR_BASE_ADDR | self.CSR_LEDS_ADDR, pattern)

    def get_led_pattern(self):
        value = self.read_reg(self.CSR_BASE_ADDR | self.CSR_LEDS_ADDR, 1)
        return int.from_bytes(value)

    def pipe_rx(self, length=16*1024):
        pipe_path = "/tmp/urti_rx"

        try:
            posix.mkfifo(pipe_path)
            print("Named pipe created successfully!")
        except FileExistsError:
            print("Named pipe already exists!")
        except OSError as e:
            print(f"Named pipe creation failed: {e}")

        pipe = open(pipe_path, "wb")
        while True:
            data = self.device.read(0x81, length)
            pipe.write(data)


class MAX2120_control:
    def __init__(self, urti):
        self.urti = urti
        self.set_registers_recommended()

    # registers are numbered starting at 1 in the data sheet, but they actually start at 0
    NDIVIDERMSB =  0
    NDIVIDERLSB =  1
    CHARGEPUMP  =  2
    XTALDIV     =  5
    PLL         =  6
    VCO         =  7
    LPF         =  8
    CONTROL     =  9
    SHUTDOWN    = 10
    TEST        = 11
    STATUS1     = 12
    STATUS2     = 13

    def write(self, address, value):
        self.urti.max2120_write(address, value)

    def read(self, address):
        return self.urti.max2120_read(address)[0]

    # from Table 15
    def set_registers_recommended(self):
        self.write(self.NDIVIDERMSB, 0b00000011) # N = 950
        self.write(self.NDIVIDERLSB, 0b10110110) # N = 950
        self.write(self.CHARGEPUMP,  0b00000000) # CPMP = 0, CPLIN = 0
        self.write(self.XTALDIV,     10) # XD = 0 (divide by 1), R = 10
        self.write(self.PLL,         0b11000000) # D = 1 (divide VCO by 4), CPS = 1 (autoselect), ICP = 0 (600 uA)
        self.write(self.VCO,         0b11001100) # VCO = 0x19, VAS = 1 (autoselect), ADL = 0 (disable), ADE = 0 (disable)
        self.write(self.LPF,         0b01001011) # LPF 3 dB corner = 22.27 MHz
        self.write(self.CONTROL,     0b00000000) # STBY = 0 (normal operation), BBG = 0 dB (minimum gain)
        self.write(self.SHUTDOWN,    0b00000000) # normal operation
        self.write(self.TEST,        0b00000000) # CPTST = 0 (normal operation), TURBO = 1 (fast lock)

    def get_status(self):
        status1 = self.read(self.STATUS1)
        status2 = self.read(self.STATUS2)
        print(f"STATUS1 = {status1}")
        print(f"\tPOR =     {status1 >> 7}")
        print(f"\tVASA =    {(status1 >> 6) & 1}")
        print(f"\tVASE =    {(status1 >> 5) & 1}")
        print(f"\tLD =      {(status1 >> 4) & 1}")
        print(f"STATUS2 = {status2}")
        print(f"\tVCOSBR =  {status2 >> 3}")
        print(f"\tADC =     {bin(status2 & 0x7)}")

    def set_freq(self, freq_hz):
        reference_clock_hz = 20e6
        fcomp_max = 2e6
        reference_clock_divider = math.ceil(reference_clock_hz / fcomp_max)
        self.write(self.XTALDIV, reference_clock_divider & 0x1f)

        # integer divider N: 16 to 2175

        # "In the event that only the R-divider register or N- divider MSB
        # register word is changed, the N-divider LSB word must also be loaded
        # last to initiate the VCO autoselect function."

        fcomp = reference_clock_hz / reference_clock_divider
        divider = round(freq_hz / fcomp)
        assert(divider >= 16)
        assert(divider <= 2175)

        if (freq_hz < 1125e6):
            self.write(self.PLL, 0b11000000) # D = 1 (divide VCO by 4), CPS = 1 (autoselect), ICP = 0 (600 uA)
        else:
            self.write(self.PLL, 0b01000000) # D = 0 (divide VCO by 2), CPS = 1 (autoselect), ICP = 0 (600 uA)

        self.write(self.NDIVIDERMSB, (divider >> 8) & 0xff)
        self.write(self.NDIVIDERLSB, divider & 0xff)

    def set_bb_gain(self, gain):
        assert(gain >= 0)
        assert(gain <= 15)
        self.write(self.CONTROL, gain & 0xf)


class RFFC5072_control:
    def __init__(self, urti):
        self.urti = urti
        self.set_registers_recommended()

    def write(self, address, value):
        self.urti.rffc5072_rx_write(address, value)

    def set_registers_recommended(self):
        self.write(0x00, 0xbefa)
        self.write(0x01, 0x4064)
        self.write(0x02, 0x9055)
        self.write(0x03, 0x2d02)
        self.write(0x04, 0xacbf)
        self.write(0x05, 0xacbf)
        self.write(0x06, 0x0028)
        self.write(0x07, 0x0028)
        self.write(0x08, 0xff00)
        self.write(0x09, 0x8220)
        self.write(0x0a, 0x0202)
        self.write(0x0b, 0x4800)
        self.write(0x0c, 0x1a94)
        self.write(0x0d, 0xd89d)
        self.write(0x0e, 0x8900)
        self.write(0x0f, 0x1e84)
        self.write(0x10, 0x89d8)
        self.write(0x11, 0x9d00)
        self.write(0x12, 0x2a20)
        self.write(0x13, 0x0000)
        self.write(0x14, 0x0000)
        self.write(0x15, 0x0000)
        self.write(0x16, 0x0206)
        self.write(0x17, 0x4900)
        self.write(0x18, 0x0281)
        self.write(0x19, 0xf00f)
        self.write(0x1a, 0x0000)
        self.write(0x1b, 0x0000)
        self.write(0x1c, 0xc840)
        self.write(0x1d, 0x1000)
        self.write(0x1e, 0x0005)

    # disable RFFC5072 before calling set_freq()
    def set_freq(self, freq_hz):
        # calculate n_lo
        lo_max_hz = 5400e6
        n_lo = int(math.log((lo_max_hz / freq_hz), 2))

        lodiv = 1 << n_lo
        fvco_hz = lodiv * freq_hz
        assert(fvco_hz >= 2700e6)
        assert(fvco_hz <= 5400e6)

        # Higher divider and charge pump current are required above
        # 3.2 GHz. Programming guide says these values (fbkdiv, n,
        # maybe pump?) can be changed back after enable in order to
        # improve phase noise since the VCO will already be stable
        # and will be unaffected.
        if fvco_hz > 3200e6:
                fbkdiv = 4;
                pllcpl = 3;
        else:
                fbkdiv = 2;
                pllcpl = 2;
        self.write(0x00, 0xbef8 | pllcpl)

        reference_clock_hz = 40e6
        n_div = fvco_hz / (fbkdiv * reference_clock_hz)
        n = int(n_div)

        nummsb = int(2**16 * (n_div - n)) & 0xffff
        numlsb = round(2**8 * (2**16 * (n_div - n) - nummsb)) & 0xff

        n_div = ((n << 24) + (nummsb << 8) + numlsb) / 2**24

        tune_freq_hz = (reference_clock_hz * n_div * fbkdiv) / lodiv
        print(f"n: {n}")
        print(f"nummsb: {nummsb}")
        print(f"numlsb: {numlsb}")

        # configure mixer path 2
        presc = fbkdiv >> 1
        self.write(0x0f, (n << 7) | (n_lo << 4) | (presc << 2))
        self.write(0x10, nummsb)
        self.write(0x11, numlsb)

        return tune_freq_hz


if __name__ == "__main__":
    # Build and program the test gateware.
    top_level_cli(URTIBasicTestGateware)

    # Wait for the USB device to be enumerated.
    time.sleep(5)

    # Create a connection to URTI and print a list of methods.
    urti = URTIBasicTestGatewareConnection()
    print("'urti' methods:")
    urti._print_methods()

    max2120 = MAX2120_control(urti)
    max2120.set_freq(1000e6)
    urti.max5865_set_opmode(2)
    urti.set_led_pattern(1)

    rffc5072 = RFFC5072_control(urti)
    rffc5072.set_freq(400e6)
    max2120.set_bb_gain(8)
    urti.max2120_set_gain(40)

    # urti.pipe_rx()