%MSG-i configureMessageFacility:  CorePropertySupervisorBase  18-Dec-2018 11:04:34 CST pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 18-Dec-2018 11:04:34 CST  pre-events TCPConnect.cc:334
Resolving host 192.168.157.6, on port 30000
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 18-Dec-2018 11:04:34 CST  pre-events TCPConnect.cc:241
Resolving ip mu2edaq05.fnal.gov
%MSG
%MSG-i configureMessageFacility:  RunControlStateMachine  18-Dec-2018 11:04:34 CST pre-events configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  CoreSupervisorBase 18-Dec-2018 11:04:34 CST  pre-events configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 18-Dec-2018 11:05:31 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:05:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:05:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:05:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [675]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:05:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:05:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [720]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:05:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [738]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:05:43 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [800]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:05:55 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [808]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:05:55 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [824]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:05:55 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [97]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:05:55 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:05:55 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [114]	......... Set delay = 31 ... 
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:06:00 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [832]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:06:00 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:15:26 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:15:26 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:15:26 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:15:26 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:15:26 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:15:26 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:15:26 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:15:26 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 18-Dec-2018 11:15:41 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:15:41 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:15:41 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:15:41 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [675]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:15:44 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:15:47 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [720]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:15:47 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [738]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:15:53 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [800]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:16:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [808]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:16:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [824]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:16:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [97]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:16:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:16:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [114]	......... Set delay = 31 ... 
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:16:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [832]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:16:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:21:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:21:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:21:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:21:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:21:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:21:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:21:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:21:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 18-Dec-2018 11:21:59 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:21:59 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:21:59 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:21:59 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [675]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:22:02 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:22:05 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [720]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:22:05 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [738]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:22:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [800]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:22:24 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [808]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:22:24 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [824]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:22:24 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [97]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:22:24 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:22:24 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [114]	......... Set delay = 31 ... 
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:22:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [832]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:22:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:28:06 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:28:06 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:28:06 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:28:06 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:28:06 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:28:06 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:28:06 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:28:06 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 18-Dec-2018 11:28:20 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:28:20 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:28:20 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:28:20 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [675]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:28:23 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:28:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [720]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:28:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [738]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:28:32 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [800]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:28:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [808]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:28:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [824]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:28:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [97]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:28:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:28:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [114]	......... Set delay = 31 ... 
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:28:50 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [832]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:28:50 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:34:34 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:34:34 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:34:34 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:34:34 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:34:34 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:34:34 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:34:34 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:34:34 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 18-Dec-2018 11:34:40 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:34:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:34:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:34:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [675]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:34:43 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:34:47 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [720]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:34:47 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [738]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:34:53 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [800]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:35:05 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [808]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:35:05 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [824]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:35:05 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [97]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:35:05 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:35:05 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [114]	......... Set delay = 31 ... 
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:35:10 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [832]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:35:10 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:42:48 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:42:48 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:42:48 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:42:48 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:42:48 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:42:48 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:42:48 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:42:48 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 18-Dec-2018 11:42:54 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:42:54 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:42:54 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:42:54 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [675]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:42:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:43:00 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [720]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:43:00 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [738]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:43:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [800]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:43:19 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [808]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:43:19 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [824]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:43:19 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [97]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:43:19 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:43:19 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [114]	......... Set delay = 31 ... 
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:43:24 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [832]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:43:24 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:49:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:49:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:49:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:49:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:49:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:49:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:49:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:49:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 18-Dec-2018 11:49:10 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:49:10 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:49:10 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:49:10 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [675]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:49:13 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:49:16 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [720]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:49:16 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [738]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:49:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [800]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:49:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [808]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:49:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [824]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:49:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [97]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:49:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:49:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [114]	......... Set delay = 31 ... 
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:49:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [832]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:49:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:56:05 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:56:05 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:56:05 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:56:05 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:56:05 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:56:05 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:56:05 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq05-0 18-Dec-2018 11:56:05 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 18-Dec-2018 11:56:10 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:56:10 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 31
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:56:10 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:56:10 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [675]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:56:13 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:56:17 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [720]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:56:17 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [738]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:56:23 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [800]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:56:35 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [808]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:56:35 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [824]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:56:35 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [97]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:56:35 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:56:35 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [114]	......... Set delay = 31 ... 
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:56:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [832]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq05-0  18-Dec-2018 11:56:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	DTC0 links OK 0xc3
%MSG
