{"vcs1":{"timestamp_begin":1684312947.781293432, "rt":1.32, "ut":0.39, "st":0.20}}
{"vcselab":{"timestamp_begin":1684312949.194426100, "rt":1.23, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684312950.495271983, "rt":0.49, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684312947.130020294}
{"VCS_COMP_START_TIME": 1684312947.130020294}
{"VCS_COMP_END_TIME": 1684312952.781518046}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330636}}
{"stitch_vcselab": {"peak_mem": 211888}}
