{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 11:05:34 2019 " "Info: Processing started: Fri Oct 04 11:05:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD1U -c ProjetoSD1U " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD1U -c ProjetoSD1U" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/somadorsubtrador/1bit/halfadder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/somadorsubtrador/1bit/halfadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Info: Found entity 1: HalfAdder" {  } { { "ULA/SomadorSubtrador/1Bit/HalfAdder.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/SomadorSubtrador/1Bit/HalfAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/somadorsubtrador/1bit/fulladder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/somadorsubtrador/1bit/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Info: Found entity 1: FullAdder" {  } { { "ULA/SomadorSubtrador/1Bit/FullAdder.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/SomadorSubtrador/1Bit/FullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/somadorsubtrador/4bits/addersubtracter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/somadorsubtrador/4bits/addersubtracter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtracter " "Info: Found entity 1: AdderSubtracter" {  } { { "ULA/SomadorSubtrador/4Bits/AdderSubtracter.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/SomadorSubtrador/4Bits/AdderSubtracter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "BCD/Somador/SBCD.bdf " "Warning: Can't analyze file -- file BCD/Somador/SBCD.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador7segmentos/u0-9.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decodificador7segmentos/u0-9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 U0-9 " "Info: Found entity 1: U0-9" {  } { { "Decodificador7Segmentos/U0-9.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/Decodificador7Segmentos/U0-9.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador7segmentos/sign.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decodificador7segmentos/sign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sign " "Info: Found entity 1: Sign" {  } { { "Decodificador7Segmentos/Sign.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/Decodificador7Segmentos/Sign.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador7segmentos/u1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decodificador7segmentos/u1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 U1 " "Info: Found entity 1: U1" {  } { { "Decodificador7Segmentos/U1.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/Decodificador7Segmentos/U1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorbcd/sbcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somadorbcd/sbcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SBCD " "Info: Found entity 1: SBCD" {  } { { "SomadorBCD/SBCD.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/SomadorBCD/SBCD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorbcd/displaybcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somadorbcd/displaybcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayBCD " "Info: Found entity 1: DisplayBCD" {  } { { "SomadorBCD/DisplayBCD.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/SomadorBCD/DisplayBCD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorbcd/bcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somadorbcd/bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Info: Found entity 1: BCD" {  } { { "SomadorBCD/BCD.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/SomadorBCD/BCD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/complemento2/complemento2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/complemento2/complemento2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento2 " "Info: Found entity 1: Complemento2" {  } { { "ULA/Complemento2/Complemento2.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Complemento2/Complemento2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/display/displayula.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/display/displayula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayULA " "Info: Found entity 1: DisplayULA" {  } { { "ULA/Display/DisplayULA.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Display/DisplayULA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/and/andvector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/and/andvector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AndVector " "Info: Found entity 1: AndVector" {  } { { "ULA/And/AndVector.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/And/AndVector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/xor/xorvector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/xor/xorvector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XorVector " "Info: Found entity 1: XorVector" {  } { { "ULA/Xor/XorVector.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Xor/XorVector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/igual/igualbit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/igual/igualbit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IgualBit " "Info: Found entity 1: IgualBit" {  } { { "ULA/Igual/IgualBit.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Igual/IgualBit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/igual/igual.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/igual/igual.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Igual " "Info: Found entity 1: Igual" {  } { { "ULA/Igual/Igual.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Igual/Igual.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/maior/maiorbit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/maior/maiorbit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaiorBit " "Info: Found entity 1: MaiorBit" {  } { { "ULA/Maior/MaiorBit.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Maior/MaiorBit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/maior/maior.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/maior/maior.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Maior " "Info: Found entity 1: Maior" {  } { { "ULA/Maior/Maior.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Maior/Maior.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/menor/menorbit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/menor/menorbit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MenorBit " "Info: Found entity 1: MenorBit" {  } { { "ULA/Menor/MenorBit.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Menor/MenorBit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/menor/menor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/menor/menor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Menor " "Info: Found entity 1: Menor" {  } { { "ULA/Menor/Menor.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Menor/Menor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/mux/mux2x1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/mux/mux2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Info: Found entity 1: MUX2x1" {  } { { "ULA/MUX/MUX2x1.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/MUX/MUX2x1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/mux/mux8x1vector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/mux/mux8x1vector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8x1Vector " "Info: Found entity 1: MUX8x1Vector" {  } { { "ULA/MUX/MUX8x1Vector.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/MUX/MUX8x1Vector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/mux/mux8x1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/mux/mux8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8x1 " "Info: Found entity 1: MUX8x1" {  } { { "ULA/MUX/MUX8x1.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/MUX/MUX8x1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/operacoes.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/operacoes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPERACOES " "Info: Found entity 1: OPERACOES" {  } { { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/ula.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA/ULA.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/ULA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Info: Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPERACOES OPERACOES:inst1 " "Info: Elaborating entity \"OPERACOES\" for hierarchy \"OPERACOES:inst1\"" {  } { { "ULA/ULA.bdf" "inst1" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/ULA.bdf" { { 488 320 504 584 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8x1Vector OPERACOES:inst1\|MUX8x1Vector:inst1 " "Info: Elaborating entity \"MUX8x1Vector\" for hierarchy \"OPERACOES:inst1\|MUX8x1Vector:inst1\"" {  } { { "ULA/OPERACOES.bdf" "inst1" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 392 880 1064 648 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8x1 OPERACOES:inst1\|MUX8x1Vector:inst1\|MUX8x1:inst1 " "Info: Elaborating entity \"MUX8x1\" for hierarchy \"OPERACOES:inst1\|MUX8x1Vector:inst1\|MUX8x1:inst1\"" {  } { { "ULA/MUX/MUX8x1Vector.bdf" "inst1" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/MUX/MUX8x1Vector.bdf" { { 184 1352 1480 384 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Igual OPERACOES:inst1\|Igual:inst3 " "Info: Elaborating entity \"Igual\" for hierarchy \"OPERACOES:inst1\|Igual:inst3\"" {  } { { "ULA/OPERACOES.bdf" "inst3" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 448 392 488 544 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IgualBit OPERACOES:inst1\|Igual:inst3\|IgualBit:inst " "Info: Elaborating entity \"IgualBit\" for hierarchy \"OPERACOES:inst1\|Igual:inst3\|IgualBit:inst\"" {  } { { "ULA/Igual/Igual.bdf" "inst" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Igual/Igual.bdf" { { 104 160 256 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maior OPERACOES:inst1\|Maior:inst4 " "Info: Elaborating entity \"Maior\" for hierarchy \"OPERACOES:inst1\|Maior:inst4\"" {  } { { "ULA/OPERACOES.bdf" "inst4" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 552 392 488 648 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaiorBit OPERACOES:inst1\|Maior:inst4\|MaiorBit:inst " "Info: Elaborating entity \"MaiorBit\" for hierarchy \"OPERACOES:inst1\|Maior:inst4\|MaiorBit:inst\"" {  } { { "ULA/Maior/Maior.bdf" "inst" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Maior/Maior.bdf" { { 304 208 304 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Menor OPERACOES:inst1\|Menor:inst5 " "Info: Elaborating entity \"Menor\" for hierarchy \"OPERACOES:inst1\|Menor:inst5\"" {  } { { "ULA/OPERACOES.bdf" "inst5" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 656 392 488 752 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MenorBit OPERACOES:inst1\|Menor:inst5\|MenorBit:inst11 " "Info: Elaborating entity \"MenorBit\" for hierarchy \"OPERACOES:inst1\|Menor:inst5\|MenorBit:inst11\"" {  } { { "ULA/Menor/Menor.bdf" "inst11" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Menor/Menor.bdf" { { 304 208 304 400 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtracter OPERACOES:inst1\|AdderSubtracter:inst10 " "Info: Elaborating entity \"AdderSubtracter\" for hierarchy \"OPERACOES:inst1\|AdderSubtracter:inst10\"" {  } { { "ULA/OPERACOES.bdf" "inst10" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 240 392 544 336 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder OPERACOES:inst1\|AdderSubtracter:inst10\|FullAdder:inst " "Info: Elaborating entity \"FullAdder\" for hierarchy \"OPERACOES:inst1\|AdderSubtracter:inst10\|FullAdder:inst\"" {  } { { "ULA/SomadorSubtrador/4Bits/AdderSubtracter.bdf" "inst" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/SomadorSubtrador/4Bits/AdderSubtracter.bdf" { { 288 280 376 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento2 OPERACOES:inst1\|Complemento2:inst2 " "Info: Elaborating entity \"Complemento2\" for hierarchy \"OPERACOES:inst1\|Complemento2:inst2\"" {  } { { "ULA/OPERACOES.bdf" "inst2" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 344 392 536 440 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorVector OPERACOES:inst1\|XorVector:inst7 " "Info: Elaborating entity \"XorVector\" for hierarchy \"OPERACOES:inst1\|XorVector:inst7\"" {  } { { "ULA/OPERACOES.bdf" "inst7" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 864 392 528 960 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndVector OPERACOES:inst1\|AndVector:inst6 " "Info: Elaborating entity \"AndVector\" for hierarchy \"OPERACOES:inst1\|AndVector:inst6\"" {  } { { "ULA/OPERACOES.bdf" "inst6" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 760 392 528 856 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayULA DisplayULA:inst " "Info: Elaborating entity \"DisplayULA\" for hierarchy \"DisplayULA:inst\"" {  } { { "ULA/ULA.bdf" "inst" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/ULA.bdf" { { 488 592 752 584 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U0-9 DisplayULA:inst\|U0-9:inst " "Info: Elaborating entity \"U0-9\" for hierarchy \"DisplayULA:inst\|U0-9:inst\"" {  } { { "ULA/Display/DisplayULA.bdf" "inst" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Display/DisplayULA.bdf" { { 536 560 656 696 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2x1 DisplayULA:inst\|MUX2x1:inst2 " "Info: Elaborating entity \"MUX2x1\" for hierarchy \"DisplayULA:inst\|MUX2x1:inst2\"" {  } { { "ULA/Display/DisplayULA.bdf" "inst2" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Display/DisplayULA.bdf" { { 424 672 768 520 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign DisplayULA:inst\|Sign:inst3 " "Info: Elaborating entity \"Sign\" for hierarchy \"DisplayULA:inst\|Sign:inst3\"" {  } { { "ULA/Display/DisplayULA.bdf" "inst3" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Display/DisplayULA.bdf" { { 704 560 656 864 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SINAL\[5\] VCC " "Warning (13410): Pin \"SINAL\[5\]\" is stuck at VCC" {  } { { "ULA/ULA.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/ULA.bdf" { { 528 784 960 544 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SINAL\[4\] VCC " "Warning (13410): Pin \"SINAL\[4\]\" is stuck at VCC" {  } { { "ULA/ULA.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/ULA.bdf" { { 528 784 960 544 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SINAL\[3\] VCC " "Warning (13410): Pin \"SINAL\[3\]\" is stuck at VCC" {  } { { "ULA/ULA.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/ULA.bdf" { { 528 784 960 544 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SINAL\[2\] VCC " "Warning (13410): Pin \"SINAL\[2\]\" is stuck at VCC" {  } { { "ULA/ULA.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/ULA.bdf" { { 528 784 960 544 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SINAL\[1\] VCC " "Warning (13410): Pin \"SINAL\[1\]\" is stuck at VCC" {  } { { "ULA/ULA.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/ULA.bdf" { { 528 784 960 544 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SINAL\[0\] VCC " "Warning (13410): Pin \"SINAL\[0\]\" is stuck at VCC" {  } { { "ULA/ULA.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/ULA.bdf" { { 528 784 960 544 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Info: Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Info: Implemented 25 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 11:05:35 2019 " "Info: Processing ended: Fri Oct 04 11:05:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
