
WAREHOUSE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001090  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  0800119c  0800119c  0001119c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080011c4  080011c4  000111c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080011c8  080011c8  000111c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  080011cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000ac  2000000c  080011d8  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000b8  080011d8  000200b8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00007dd5  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000019ca  00000000  00000000  00027e0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002c3b  00000000  00000000  000297d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000618  00000000  00000000  0002c410  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000007a8  00000000  00000000  0002ca28  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000036bd  00000000  00000000  0002d1d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002308  00000000  00000000  0003088d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00032b95  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000f78  00000000  00000000  00032c14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001184 	.word	0x08001184

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001184 	.word	0x08001184

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 f8a0 	bl	80002a8 <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295
 8000178:	f000 f854 	bl	8000224 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000008 	.word	0x20000008
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 f82d 	bl	8000200 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f000 fee2 	bl	8000f74 <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	20000028 	.word	0x20000028
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	20000028 	.word	0x20000028

080001dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001dc:	b538      	push	{r3, r4, r5, lr}
 80001de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001e0:	f7ff fff6 	bl	80001d0 <HAL_GetTick>
 80001e4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001e6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001e8:	bf1e      	ittt	ne
 80001ea:	4b04      	ldrne	r3, [pc, #16]	; (80001fc <HAL_Delay+0x20>)
 80001ec:	781b      	ldrbne	r3, [r3, #0]
 80001ee:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001f0:	f7ff ffee 	bl	80001d0 <HAL_GetTick>
 80001f4:	1b40      	subs	r0, r0, r5
 80001f6:	4284      	cmp	r4, r0
 80001f8:	d8fa      	bhi.n	80001f0 <HAL_Delay+0x14>
  {
  }
}
 80001fa:	bd38      	pop	{r3, r4, r5, pc}
 80001fc:	20000000 	.word	0x20000000

08000200 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000200:	4a07      	ldr	r2, [pc, #28]	; (8000220 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000202:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000204:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000206:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800020a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800020e:	041b      	lsls	r3, r3, #16
 8000210:	0c1b      	lsrs	r3, r3, #16
 8000212:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000216:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800021a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800021c:	60d3      	str	r3, [r2, #12]
 800021e:	4770      	bx	lr
 8000220:	e000ed00 	.word	0xe000ed00

08000224 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000224:	4b17      	ldr	r3, [pc, #92]	; (8000284 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000226:	b530      	push	{r4, r5, lr}
 8000228:	68dc      	ldr	r4, [r3, #12]
 800022a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800022e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000232:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000234:	2b04      	cmp	r3, #4
 8000236:	bf28      	it	cs
 8000238:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800023a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800023c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000240:	bf98      	it	ls
 8000242:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000244:	fa05 f303 	lsl.w	r3, r5, r3
 8000248:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800024c:	bf88      	it	hi
 800024e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000250:	4019      	ands	r1, r3
 8000252:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000254:	fa05 f404 	lsl.w	r4, r5, r4
 8000258:	3c01      	subs	r4, #1
 800025a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800025c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800025e:	ea42 0201 	orr.w	r2, r2, r1
 8000262:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000266:	bfa9      	itett	ge
 8000268:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026c:	4b06      	ldrlt	r3, [pc, #24]	; (8000288 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026e:	b2d2      	uxtbge	r2, r2
 8000270:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000274:	bfbb      	ittet	lt
 8000276:	f000 000f 	andlt.w	r0, r0, #15
 800027a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000280:	541a      	strblt	r2, [r3, r0]
 8000282:	bd30      	pop	{r4, r5, pc}
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000ed14 	.word	0xe000ed14

0800028c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800028c:	2800      	cmp	r0, #0
 800028e:	db08      	blt.n	80002a2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000290:	2301      	movs	r3, #1
 8000292:	0942      	lsrs	r2, r0, #5
 8000294:	f000 001f 	and.w	r0, r0, #31
 8000298:	fa03 f000 	lsl.w	r0, r3, r0
 800029c:	4b01      	ldr	r3, [pc, #4]	; (80002a4 <HAL_NVIC_EnableIRQ+0x18>)
 800029e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80002a2:	4770      	bx	lr
 80002a4:	e000e100 	.word	0xe000e100

080002a8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80002a8:	3801      	subs	r0, #1
 80002aa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002ae:	d20a      	bcs.n	80002c6 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b0:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002b2:	4b06      	ldr	r3, [pc, #24]	; (80002cc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b4:	4a06      	ldr	r2, [pc, #24]	; (80002d0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002b6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002bc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002be:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002c0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002c2:	601a      	str	r2, [r3, #0]
 80002c4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002c6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop
 80002cc:	e000e010 	.word	0xe000e010
 80002d0:	e000ed00 	.word	0xe000ed00

080002d4 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80002d4:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 80002d8:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80002da:	2b02      	cmp	r3, #2
 80002dc:	d003      	beq.n	80002e6 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80002de:	2304      	movs	r3, #4
 80002e0:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80002e2:	2001      	movs	r0, #1
 80002e4:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80002e6:	6803      	ldr	r3, [r0, #0]
 80002e8:	681a      	ldr	r2, [r3, #0]
 80002ea:	f022 020e 	bic.w	r2, r2, #14
 80002ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80002f0:	681a      	ldr	r2, [r3, #0]
 80002f2:	f022 0201 	bic.w	r2, r2, #1
 80002f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80002f8:	4a18      	ldr	r2, [pc, #96]	; (800035c <HAL_DMA_Abort_IT+0x88>)
 80002fa:	4293      	cmp	r3, r2
 80002fc:	d01f      	beq.n	800033e <HAL_DMA_Abort_IT+0x6a>
 80002fe:	3214      	adds	r2, #20
 8000300:	4293      	cmp	r3, r2
 8000302:	d01e      	beq.n	8000342 <HAL_DMA_Abort_IT+0x6e>
 8000304:	3214      	adds	r2, #20
 8000306:	4293      	cmp	r3, r2
 8000308:	d01d      	beq.n	8000346 <HAL_DMA_Abort_IT+0x72>
 800030a:	3214      	adds	r2, #20
 800030c:	4293      	cmp	r3, r2
 800030e:	d01d      	beq.n	800034c <HAL_DMA_Abort_IT+0x78>
 8000310:	3214      	adds	r2, #20
 8000312:	4293      	cmp	r3, r2
 8000314:	d01d      	beq.n	8000352 <HAL_DMA_Abort_IT+0x7e>
 8000316:	3214      	adds	r2, #20
 8000318:	4293      	cmp	r3, r2
 800031a:	bf0c      	ite	eq
 800031c:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8000320:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8000324:	4a0e      	ldr	r2, [pc, #56]	; (8000360 <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000326:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000328:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800032a:	2301      	movs	r3, #1
 800032c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000330:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000332:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000336:	b17b      	cbz	r3, 8000358 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 8000338:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800033a:	4620      	mov	r0, r4
 800033c:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800033e:	2301      	movs	r3, #1
 8000340:	e7f0      	b.n	8000324 <HAL_DMA_Abort_IT+0x50>
 8000342:	2310      	movs	r3, #16
 8000344:	e7ee      	b.n	8000324 <HAL_DMA_Abort_IT+0x50>
 8000346:	f44f 7380 	mov.w	r3, #256	; 0x100
 800034a:	e7eb      	b.n	8000324 <HAL_DMA_Abort_IT+0x50>
 800034c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000350:	e7e8      	b.n	8000324 <HAL_DMA_Abort_IT+0x50>
 8000352:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000356:	e7e5      	b.n	8000324 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8000358:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 800035a:	bd10      	pop	{r4, pc}
 800035c:	40020008 	.word	0x40020008
 8000360:	40020000 	.word	0x40020000

08000364 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000364:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000368:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 800036a:	4626      	mov	r6, r4
 800036c:	4b66      	ldr	r3, [pc, #408]	; (8000508 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800036e:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8000518 <HAL_GPIO_Init+0x1b4>
 8000372:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 800051c <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000376:	680a      	ldr	r2, [r1, #0]
 8000378:	fa32 f506 	lsrs.w	r5, r2, r6
 800037c:	d102      	bne.n	8000384 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 800037e:	b003      	add	sp, #12
 8000380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8000384:	f04f 0801 	mov.w	r8, #1
 8000388:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800038c:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 8000390:	4590      	cmp	r8, r2
 8000392:	d17f      	bne.n	8000494 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 8000394:	684d      	ldr	r5, [r1, #4]
 8000396:	2d12      	cmp	r5, #18
 8000398:	f000 80aa 	beq.w	80004f0 <HAL_GPIO_Init+0x18c>
 800039c:	f200 8083 	bhi.w	80004a6 <HAL_GPIO_Init+0x142>
 80003a0:	2d02      	cmp	r5, #2
 80003a2:	f000 80a2 	beq.w	80004ea <HAL_GPIO_Init+0x186>
 80003a6:	d877      	bhi.n	8000498 <HAL_GPIO_Init+0x134>
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	f000 8089 	beq.w	80004c0 <HAL_GPIO_Init+0x15c>
 80003ae:	2d01      	cmp	r5, #1
 80003b0:	f000 8099 	beq.w	80004e6 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80003b4:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80003b8:	2aff      	cmp	r2, #255	; 0xff
 80003ba:	bf93      	iteet	ls
 80003bc:	4682      	movls	sl, r0
 80003be:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80003c2:	3d08      	subhi	r5, #8
 80003c4:	f8d0 b000 	ldrls.w	fp, [r0]
 80003c8:	bf92      	itee	ls
 80003ca:	00b5      	lslls	r5, r6, #2
 80003cc:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80003d0:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80003d2:	fa09 f805 	lsl.w	r8, r9, r5
 80003d6:	ea2b 0808 	bic.w	r8, fp, r8
 80003da:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80003de:	bf88      	it	hi
 80003e0:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80003e4:	ea48 0505 	orr.w	r5, r8, r5
 80003e8:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80003ec:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80003f0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80003f4:	d04e      	beq.n	8000494 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80003f6:	4d45      	ldr	r5, [pc, #276]	; (800050c <HAL_GPIO_Init+0x1a8>)
 80003f8:	4f44      	ldr	r7, [pc, #272]	; (800050c <HAL_GPIO_Init+0x1a8>)
 80003fa:	69ad      	ldr	r5, [r5, #24]
 80003fc:	f026 0803 	bic.w	r8, r6, #3
 8000400:	f045 0501 	orr.w	r5, r5, #1
 8000404:	61bd      	str	r5, [r7, #24]
 8000406:	69bd      	ldr	r5, [r7, #24]
 8000408:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800040c:	f005 0501 	and.w	r5, r5, #1
 8000410:	9501      	str	r5, [sp, #4]
 8000412:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000416:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800041a:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800041c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000420:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000424:	fa09 f90b 	lsl.w	r9, r9, fp
 8000428:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800042c:	4d38      	ldr	r5, [pc, #224]	; (8000510 <HAL_GPIO_Init+0x1ac>)
 800042e:	42a8      	cmp	r0, r5
 8000430:	d063      	beq.n	80004fa <HAL_GPIO_Init+0x196>
 8000432:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000436:	42a8      	cmp	r0, r5
 8000438:	d061      	beq.n	80004fe <HAL_GPIO_Init+0x19a>
 800043a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800043e:	42a8      	cmp	r0, r5
 8000440:	d05f      	beq.n	8000502 <HAL_GPIO_Init+0x19e>
 8000442:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000446:	42a8      	cmp	r0, r5
 8000448:	bf0c      	ite	eq
 800044a:	2503      	moveq	r5, #3
 800044c:	2504      	movne	r5, #4
 800044e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000452:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8000456:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800045a:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800045c:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000460:	bf14      	ite	ne
 8000462:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000464:	4395      	biceq	r5, r2
 8000466:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8000468:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800046a:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800046e:	bf14      	ite	ne
 8000470:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000472:	4395      	biceq	r5, r2
 8000474:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8000476:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000478:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800047c:	bf14      	ite	ne
 800047e:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000480:	4395      	biceq	r5, r2
 8000482:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000484:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000486:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800048a:	bf14      	ite	ne
 800048c:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800048e:	ea25 0202 	biceq.w	r2, r5, r2
 8000492:	60da      	str	r2, [r3, #12]
	position++;
 8000494:	3601      	adds	r6, #1
 8000496:	e76e      	b.n	8000376 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8000498:	2d03      	cmp	r5, #3
 800049a:	d022      	beq.n	80004e2 <HAL_GPIO_Init+0x17e>
 800049c:	2d11      	cmp	r5, #17
 800049e:	d189      	bne.n	80003b4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004a0:	68cc      	ldr	r4, [r1, #12]
 80004a2:	3404      	adds	r4, #4
          break;
 80004a4:	e786      	b.n	80003b4 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80004a6:	4f1b      	ldr	r7, [pc, #108]	; (8000514 <HAL_GPIO_Init+0x1b0>)
 80004a8:	42bd      	cmp	r5, r7
 80004aa:	d009      	beq.n	80004c0 <HAL_GPIO_Init+0x15c>
 80004ac:	d812      	bhi.n	80004d4 <HAL_GPIO_Init+0x170>
 80004ae:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000520 <HAL_GPIO_Init+0x1bc>
 80004b2:	454d      	cmp	r5, r9
 80004b4:	d004      	beq.n	80004c0 <HAL_GPIO_Init+0x15c>
 80004b6:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80004ba:	454d      	cmp	r5, r9
 80004bc:	f47f af7a 	bne.w	80003b4 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80004c0:	688c      	ldr	r4, [r1, #8]
 80004c2:	b1c4      	cbz	r4, 80004f6 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80004c4:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 80004c6:	bf0c      	ite	eq
 80004c8:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80004cc:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004d0:	2408      	movs	r4, #8
 80004d2:	e76f      	b.n	80003b4 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80004d4:	4575      	cmp	r5, lr
 80004d6:	d0f3      	beq.n	80004c0 <HAL_GPIO_Init+0x15c>
 80004d8:	4565      	cmp	r5, ip
 80004da:	d0f1      	beq.n	80004c0 <HAL_GPIO_Init+0x15c>
 80004dc:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000524 <HAL_GPIO_Init+0x1c0>
 80004e0:	e7eb      	b.n	80004ba <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80004e2:	2400      	movs	r4, #0
 80004e4:	e766      	b.n	80003b4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004e6:	68cc      	ldr	r4, [r1, #12]
          break;
 80004e8:	e764      	b.n	80003b4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80004ea:	68cc      	ldr	r4, [r1, #12]
 80004ec:	3408      	adds	r4, #8
          break;
 80004ee:	e761      	b.n	80003b4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80004f0:	68cc      	ldr	r4, [r1, #12]
 80004f2:	340c      	adds	r4, #12
          break;
 80004f4:	e75e      	b.n	80003b4 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80004f6:	2404      	movs	r4, #4
 80004f8:	e75c      	b.n	80003b4 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80004fa:	2500      	movs	r5, #0
 80004fc:	e7a7      	b.n	800044e <HAL_GPIO_Init+0xea>
 80004fe:	2501      	movs	r5, #1
 8000500:	e7a5      	b.n	800044e <HAL_GPIO_Init+0xea>
 8000502:	2502      	movs	r5, #2
 8000504:	e7a3      	b.n	800044e <HAL_GPIO_Init+0xea>
 8000506:	bf00      	nop
 8000508:	40010400 	.word	0x40010400
 800050c:	40021000 	.word	0x40021000
 8000510:	40010800 	.word	0x40010800
 8000514:	10210000 	.word	0x10210000
 8000518:	10310000 	.word	0x10310000
 800051c:	10320000 	.word	0x10320000
 8000520:	10110000 	.word	0x10110000
 8000524:	10220000 	.word	0x10220000

08000528 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000528:	b10a      	cbz	r2, 800052e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800052a:	6101      	str	r1, [r0, #16]
 800052c:	4770      	bx	lr
 800052e:	0409      	lsls	r1, r1, #16
 8000530:	e7fb      	b.n	800052a <HAL_GPIO_WritePin+0x2>
	...

08000534 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000534:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000538:	4605      	mov	r5, r0
 800053a:	b908      	cbnz	r0, 8000540 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 800053c:	2001      	movs	r0, #1
 800053e:	e03c      	b.n	80005ba <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000540:	6803      	ldr	r3, [r0, #0]
 8000542:	07db      	lsls	r3, r3, #31
 8000544:	d410      	bmi.n	8000568 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000546:	682b      	ldr	r3, [r5, #0]
 8000548:	079f      	lsls	r7, r3, #30
 800054a:	d45d      	bmi.n	8000608 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800054c:	682b      	ldr	r3, [r5, #0]
 800054e:	0719      	lsls	r1, r3, #28
 8000550:	f100 8094 	bmi.w	800067c <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000554:	682b      	ldr	r3, [r5, #0]
 8000556:	075a      	lsls	r2, r3, #29
 8000558:	f100 80be 	bmi.w	80006d8 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800055c:	69e8      	ldr	r0, [r5, #28]
 800055e:	2800      	cmp	r0, #0
 8000560:	f040 812c 	bne.w	80007bc <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8000564:	2000      	movs	r0, #0
 8000566:	e028      	b.n	80005ba <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000568:	4c8f      	ldr	r4, [pc, #572]	; (80007a8 <HAL_RCC_OscConfig+0x274>)
 800056a:	6863      	ldr	r3, [r4, #4]
 800056c:	f003 030c 	and.w	r3, r3, #12
 8000570:	2b04      	cmp	r3, #4
 8000572:	d007      	beq.n	8000584 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000574:	6863      	ldr	r3, [r4, #4]
 8000576:	f003 030c 	and.w	r3, r3, #12
 800057a:	2b08      	cmp	r3, #8
 800057c:	d109      	bne.n	8000592 <HAL_RCC_OscConfig+0x5e>
 800057e:	6863      	ldr	r3, [r4, #4]
 8000580:	03de      	lsls	r6, r3, #15
 8000582:	d506      	bpl.n	8000592 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000584:	6823      	ldr	r3, [r4, #0]
 8000586:	039c      	lsls	r4, r3, #14
 8000588:	d5dd      	bpl.n	8000546 <HAL_RCC_OscConfig+0x12>
 800058a:	686b      	ldr	r3, [r5, #4]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d1da      	bne.n	8000546 <HAL_RCC_OscConfig+0x12>
 8000590:	e7d4      	b.n	800053c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000592:	686b      	ldr	r3, [r5, #4]
 8000594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000598:	d112      	bne.n	80005c0 <HAL_RCC_OscConfig+0x8c>
 800059a:	6823      	ldr	r3, [r4, #0]
 800059c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005a0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005a2:	f7ff fe15 	bl	80001d0 <HAL_GetTick>
 80005a6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005a8:	6823      	ldr	r3, [r4, #0]
 80005aa:	0398      	lsls	r0, r3, #14
 80005ac:	d4cb      	bmi.n	8000546 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80005ae:	f7ff fe0f 	bl	80001d0 <HAL_GetTick>
 80005b2:	1b80      	subs	r0, r0, r6
 80005b4:	2864      	cmp	r0, #100	; 0x64
 80005b6:	d9f7      	bls.n	80005a8 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80005b8:	2003      	movs	r0, #3
}
 80005ba:	b002      	add	sp, #8
 80005bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005c0:	b99b      	cbnz	r3, 80005ea <HAL_RCC_OscConfig+0xb6>
 80005c2:	6823      	ldr	r3, [r4, #0]
 80005c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005c8:	6023      	str	r3, [r4, #0]
 80005ca:	6823      	ldr	r3, [r4, #0]
 80005cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005d0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005d2:	f7ff fdfd 	bl	80001d0 <HAL_GetTick>
 80005d6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005d8:	6823      	ldr	r3, [r4, #0]
 80005da:	0399      	lsls	r1, r3, #14
 80005dc:	d5b3      	bpl.n	8000546 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80005de:	f7ff fdf7 	bl	80001d0 <HAL_GetTick>
 80005e2:	1b80      	subs	r0, r0, r6
 80005e4:	2864      	cmp	r0, #100	; 0x64
 80005e6:	d9f7      	bls.n	80005d8 <HAL_RCC_OscConfig+0xa4>
 80005e8:	e7e6      	b.n	80005b8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005ea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80005ee:	6823      	ldr	r3, [r4, #0]
 80005f0:	d103      	bne.n	80005fa <HAL_RCC_OscConfig+0xc6>
 80005f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005f6:	6023      	str	r3, [r4, #0]
 80005f8:	e7cf      	b.n	800059a <HAL_RCC_OscConfig+0x66>
 80005fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005fe:	6023      	str	r3, [r4, #0]
 8000600:	6823      	ldr	r3, [r4, #0]
 8000602:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000606:	e7cb      	b.n	80005a0 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000608:	4c67      	ldr	r4, [pc, #412]	; (80007a8 <HAL_RCC_OscConfig+0x274>)
 800060a:	6863      	ldr	r3, [r4, #4]
 800060c:	f013 0f0c 	tst.w	r3, #12
 8000610:	d007      	beq.n	8000622 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000612:	6863      	ldr	r3, [r4, #4]
 8000614:	f003 030c 	and.w	r3, r3, #12
 8000618:	2b08      	cmp	r3, #8
 800061a:	d110      	bne.n	800063e <HAL_RCC_OscConfig+0x10a>
 800061c:	6863      	ldr	r3, [r4, #4]
 800061e:	03da      	lsls	r2, r3, #15
 8000620:	d40d      	bmi.n	800063e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000622:	6823      	ldr	r3, [r4, #0]
 8000624:	079b      	lsls	r3, r3, #30
 8000626:	d502      	bpl.n	800062e <HAL_RCC_OscConfig+0xfa>
 8000628:	692b      	ldr	r3, [r5, #16]
 800062a:	2b01      	cmp	r3, #1
 800062c:	d186      	bne.n	800053c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800062e:	6823      	ldr	r3, [r4, #0]
 8000630:	696a      	ldr	r2, [r5, #20]
 8000632:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000636:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800063a:	6023      	str	r3, [r4, #0]
 800063c:	e786      	b.n	800054c <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800063e:	692a      	ldr	r2, [r5, #16]
 8000640:	4b5a      	ldr	r3, [pc, #360]	; (80007ac <HAL_RCC_OscConfig+0x278>)
 8000642:	b16a      	cbz	r2, 8000660 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8000644:	2201      	movs	r2, #1
 8000646:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000648:	f7ff fdc2 	bl	80001d0 <HAL_GetTick>
 800064c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800064e:	6823      	ldr	r3, [r4, #0]
 8000650:	079f      	lsls	r7, r3, #30
 8000652:	d4ec      	bmi.n	800062e <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000654:	f7ff fdbc 	bl	80001d0 <HAL_GetTick>
 8000658:	1b80      	subs	r0, r0, r6
 800065a:	2802      	cmp	r0, #2
 800065c:	d9f7      	bls.n	800064e <HAL_RCC_OscConfig+0x11a>
 800065e:	e7ab      	b.n	80005b8 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000660:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000662:	f7ff fdb5 	bl	80001d0 <HAL_GetTick>
 8000666:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000668:	6823      	ldr	r3, [r4, #0]
 800066a:	0798      	lsls	r0, r3, #30
 800066c:	f57f af6e 	bpl.w	800054c <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000670:	f7ff fdae 	bl	80001d0 <HAL_GetTick>
 8000674:	1b80      	subs	r0, r0, r6
 8000676:	2802      	cmp	r0, #2
 8000678:	d9f6      	bls.n	8000668 <HAL_RCC_OscConfig+0x134>
 800067a:	e79d      	b.n	80005b8 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800067c:	69aa      	ldr	r2, [r5, #24]
 800067e:	4c4a      	ldr	r4, [pc, #296]	; (80007a8 <HAL_RCC_OscConfig+0x274>)
 8000680:	4b4b      	ldr	r3, [pc, #300]	; (80007b0 <HAL_RCC_OscConfig+0x27c>)
 8000682:	b1da      	cbz	r2, 80006bc <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8000684:	2201      	movs	r2, #1
 8000686:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000688:	f7ff fda2 	bl	80001d0 <HAL_GetTick>
 800068c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800068e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000690:	079b      	lsls	r3, r3, #30
 8000692:	d50d      	bpl.n	80006b0 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000694:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000698:	4b46      	ldr	r3, [pc, #280]	; (80007b4 <HAL_RCC_OscConfig+0x280>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	fbb3 f3f2 	udiv	r3, r3, r2
 80006a0:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80006a2:	bf00      	nop
  }
  while (Delay --);
 80006a4:	9b01      	ldr	r3, [sp, #4]
 80006a6:	1e5a      	subs	r2, r3, #1
 80006a8:	9201      	str	r2, [sp, #4]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d1f9      	bne.n	80006a2 <HAL_RCC_OscConfig+0x16e>
 80006ae:	e751      	b.n	8000554 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80006b0:	f7ff fd8e 	bl	80001d0 <HAL_GetTick>
 80006b4:	1b80      	subs	r0, r0, r6
 80006b6:	2802      	cmp	r0, #2
 80006b8:	d9e9      	bls.n	800068e <HAL_RCC_OscConfig+0x15a>
 80006ba:	e77d      	b.n	80005b8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80006bc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80006be:	f7ff fd87 	bl	80001d0 <HAL_GetTick>
 80006c2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80006c6:	079f      	lsls	r7, r3, #30
 80006c8:	f57f af44 	bpl.w	8000554 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80006cc:	f7ff fd80 	bl	80001d0 <HAL_GetTick>
 80006d0:	1b80      	subs	r0, r0, r6
 80006d2:	2802      	cmp	r0, #2
 80006d4:	d9f6      	bls.n	80006c4 <HAL_RCC_OscConfig+0x190>
 80006d6:	e76f      	b.n	80005b8 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006d8:	4c33      	ldr	r4, [pc, #204]	; (80007a8 <HAL_RCC_OscConfig+0x274>)
 80006da:	69e3      	ldr	r3, [r4, #28]
 80006dc:	00d8      	lsls	r0, r3, #3
 80006de:	d424      	bmi.n	800072a <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 80006e0:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80006e2:	69e3      	ldr	r3, [r4, #28]
 80006e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006e8:	61e3      	str	r3, [r4, #28]
 80006ea:	69e3      	ldr	r3, [r4, #28]
 80006ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006f0:	9300      	str	r3, [sp, #0]
 80006f2:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80006f4:	4e30      	ldr	r6, [pc, #192]	; (80007b8 <HAL_RCC_OscConfig+0x284>)
 80006f6:	6833      	ldr	r3, [r6, #0]
 80006f8:	05d9      	lsls	r1, r3, #23
 80006fa:	d518      	bpl.n	800072e <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006fc:	68eb      	ldr	r3, [r5, #12]
 80006fe:	2b01      	cmp	r3, #1
 8000700:	d126      	bne.n	8000750 <HAL_RCC_OscConfig+0x21c>
 8000702:	6a23      	ldr	r3, [r4, #32]
 8000704:	f043 0301 	orr.w	r3, r3, #1
 8000708:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800070a:	f7ff fd61 	bl	80001d0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800070e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000712:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000714:	6a23      	ldr	r3, [r4, #32]
 8000716:	079b      	lsls	r3, r3, #30
 8000718:	d53f      	bpl.n	800079a <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800071a:	2f00      	cmp	r7, #0
 800071c:	f43f af1e 	beq.w	800055c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000720:	69e3      	ldr	r3, [r4, #28]
 8000722:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000726:	61e3      	str	r3, [r4, #28]
 8000728:	e718      	b.n	800055c <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800072a:	2700      	movs	r7, #0
 800072c:	e7e2      	b.n	80006f4 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800072e:	6833      	ldr	r3, [r6, #0]
 8000730:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000734:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000736:	f7ff fd4b 	bl	80001d0 <HAL_GetTick>
 800073a:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800073c:	6833      	ldr	r3, [r6, #0]
 800073e:	05da      	lsls	r2, r3, #23
 8000740:	d4dc      	bmi.n	80006fc <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000742:	f7ff fd45 	bl	80001d0 <HAL_GetTick>
 8000746:	eba0 0008 	sub.w	r0, r0, r8
 800074a:	2864      	cmp	r0, #100	; 0x64
 800074c:	d9f6      	bls.n	800073c <HAL_RCC_OscConfig+0x208>
 800074e:	e733      	b.n	80005b8 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000750:	b9ab      	cbnz	r3, 800077e <HAL_RCC_OscConfig+0x24a>
 8000752:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000754:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000758:	f023 0301 	bic.w	r3, r3, #1
 800075c:	6223      	str	r3, [r4, #32]
 800075e:	6a23      	ldr	r3, [r4, #32]
 8000760:	f023 0304 	bic.w	r3, r3, #4
 8000764:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000766:	f7ff fd33 	bl	80001d0 <HAL_GetTick>
 800076a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800076c:	6a23      	ldr	r3, [r4, #32]
 800076e:	0798      	lsls	r0, r3, #30
 8000770:	d5d3      	bpl.n	800071a <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000772:	f7ff fd2d 	bl	80001d0 <HAL_GetTick>
 8000776:	1b80      	subs	r0, r0, r6
 8000778:	4540      	cmp	r0, r8
 800077a:	d9f7      	bls.n	800076c <HAL_RCC_OscConfig+0x238>
 800077c:	e71c      	b.n	80005b8 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800077e:	2b05      	cmp	r3, #5
 8000780:	6a23      	ldr	r3, [r4, #32]
 8000782:	d103      	bne.n	800078c <HAL_RCC_OscConfig+0x258>
 8000784:	f043 0304 	orr.w	r3, r3, #4
 8000788:	6223      	str	r3, [r4, #32]
 800078a:	e7ba      	b.n	8000702 <HAL_RCC_OscConfig+0x1ce>
 800078c:	f023 0301 	bic.w	r3, r3, #1
 8000790:	6223      	str	r3, [r4, #32]
 8000792:	6a23      	ldr	r3, [r4, #32]
 8000794:	f023 0304 	bic.w	r3, r3, #4
 8000798:	e7b6      	b.n	8000708 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800079a:	f7ff fd19 	bl	80001d0 <HAL_GetTick>
 800079e:	eba0 0008 	sub.w	r0, r0, r8
 80007a2:	42b0      	cmp	r0, r6
 80007a4:	d9b6      	bls.n	8000714 <HAL_RCC_OscConfig+0x1e0>
 80007a6:	e707      	b.n	80005b8 <HAL_RCC_OscConfig+0x84>
 80007a8:	40021000 	.word	0x40021000
 80007ac:	42420000 	.word	0x42420000
 80007b0:	42420480 	.word	0x42420480
 80007b4:	20000008 	.word	0x20000008
 80007b8:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80007bc:	4b2a      	ldr	r3, [pc, #168]	; (8000868 <HAL_RCC_OscConfig+0x334>)
 80007be:	685a      	ldr	r2, [r3, #4]
 80007c0:	461c      	mov	r4, r3
 80007c2:	f002 020c 	and.w	r2, r2, #12
 80007c6:	2a08      	cmp	r2, #8
 80007c8:	d03d      	beq.n	8000846 <HAL_RCC_OscConfig+0x312>
 80007ca:	2300      	movs	r3, #0
 80007cc:	4e27      	ldr	r6, [pc, #156]	; (800086c <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80007ce:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80007d0:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80007d2:	d12b      	bne.n	800082c <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80007d4:	f7ff fcfc 	bl	80001d0 <HAL_GetTick>
 80007d8:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80007da:	6823      	ldr	r3, [r4, #0]
 80007dc:	0199      	lsls	r1, r3, #6
 80007de:	d41f      	bmi.n	8000820 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80007e0:	6a2b      	ldr	r3, [r5, #32]
 80007e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007e6:	d105      	bne.n	80007f4 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80007e8:	6862      	ldr	r2, [r4, #4]
 80007ea:	68a9      	ldr	r1, [r5, #8]
 80007ec:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80007f0:	430a      	orrs	r2, r1
 80007f2:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80007f4:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80007f6:	6862      	ldr	r2, [r4, #4]
 80007f8:	430b      	orrs	r3, r1
 80007fa:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80007fe:	4313      	orrs	r3, r2
 8000800:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000802:	2301      	movs	r3, #1
 8000804:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000806:	f7ff fce3 	bl	80001d0 <HAL_GetTick>
 800080a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800080c:	6823      	ldr	r3, [r4, #0]
 800080e:	019a      	lsls	r2, r3, #6
 8000810:	f53f aea8 	bmi.w	8000564 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000814:	f7ff fcdc 	bl	80001d0 <HAL_GetTick>
 8000818:	1b40      	subs	r0, r0, r5
 800081a:	2802      	cmp	r0, #2
 800081c:	d9f6      	bls.n	800080c <HAL_RCC_OscConfig+0x2d8>
 800081e:	e6cb      	b.n	80005b8 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000820:	f7ff fcd6 	bl	80001d0 <HAL_GetTick>
 8000824:	1bc0      	subs	r0, r0, r7
 8000826:	2802      	cmp	r0, #2
 8000828:	d9d7      	bls.n	80007da <HAL_RCC_OscConfig+0x2a6>
 800082a:	e6c5      	b.n	80005b8 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 800082c:	f7ff fcd0 	bl	80001d0 <HAL_GetTick>
 8000830:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000832:	6823      	ldr	r3, [r4, #0]
 8000834:	019b      	lsls	r3, r3, #6
 8000836:	f57f ae95 	bpl.w	8000564 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800083a:	f7ff fcc9 	bl	80001d0 <HAL_GetTick>
 800083e:	1b40      	subs	r0, r0, r5
 8000840:	2802      	cmp	r0, #2
 8000842:	d9f6      	bls.n	8000832 <HAL_RCC_OscConfig+0x2fe>
 8000844:	e6b8      	b.n	80005b8 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000846:	2801      	cmp	r0, #1
 8000848:	f43f aeb7 	beq.w	80005ba <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 800084c:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800084e:	6a2b      	ldr	r3, [r5, #32]
 8000850:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8000854:	429a      	cmp	r2, r3
 8000856:	f47f ae71 	bne.w	800053c <HAL_RCC_OscConfig+0x8>
 800085a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800085c:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8000860:	1ac0      	subs	r0, r0, r3
 8000862:	bf18      	it	ne
 8000864:	2001      	movne	r0, #1
 8000866:	e6a8      	b.n	80005ba <HAL_RCC_OscConfig+0x86>
 8000868:	40021000 	.word	0x40021000
 800086c:	42420060 	.word	0x42420060

08000870 <HAL_RCC_GetSysClockFreq>:
{
 8000870:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000872:	4b19      	ldr	r3, [pc, #100]	; (80008d8 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000874:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000876:	ac02      	add	r4, sp, #8
 8000878:	f103 0510 	add.w	r5, r3, #16
 800087c:	4622      	mov	r2, r4
 800087e:	6818      	ldr	r0, [r3, #0]
 8000880:	6859      	ldr	r1, [r3, #4]
 8000882:	3308      	adds	r3, #8
 8000884:	c203      	stmia	r2!, {r0, r1}
 8000886:	42ab      	cmp	r3, r5
 8000888:	4614      	mov	r4, r2
 800088a:	d1f7      	bne.n	800087c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800088c:	2301      	movs	r3, #1
 800088e:	f88d 3004 	strb.w	r3, [sp, #4]
 8000892:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000894:	4911      	ldr	r1, [pc, #68]	; (80008dc <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000896:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800089a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800089c:	f003 020c 	and.w	r2, r3, #12
 80008a0:	2a08      	cmp	r2, #8
 80008a2:	d117      	bne.n	80008d4 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80008a4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80008a8:	a806      	add	r0, sp, #24
 80008aa:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80008ac:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80008ae:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80008b2:	d50c      	bpl.n	80008ce <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80008b4:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80008b6:	480a      	ldr	r0, [pc, #40]	; (80008e0 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80008b8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80008bc:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80008be:	aa06      	add	r2, sp, #24
 80008c0:	4413      	add	r3, r2
 80008c2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80008c6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80008ca:	b007      	add	sp, #28
 80008cc:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80008ce:	4805      	ldr	r0, [pc, #20]	; (80008e4 <HAL_RCC_GetSysClockFreq+0x74>)
 80008d0:	4350      	muls	r0, r2
 80008d2:	e7fa      	b.n	80008ca <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80008d4:	4802      	ldr	r0, [pc, #8]	; (80008e0 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80008d6:	e7f8      	b.n	80008ca <HAL_RCC_GetSysClockFreq+0x5a>
 80008d8:	0800119c 	.word	0x0800119c
 80008dc:	40021000 	.word	0x40021000
 80008e0:	007a1200 	.word	0x007a1200
 80008e4:	003d0900 	.word	0x003d0900

080008e8 <HAL_RCC_ClockConfig>:
{
 80008e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80008ec:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80008ee:	4604      	mov	r4, r0
 80008f0:	b910      	cbnz	r0, 80008f8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80008f2:	2001      	movs	r0, #1
 80008f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80008f8:	4a45      	ldr	r2, [pc, #276]	; (8000a10 <HAL_RCC_ClockConfig+0x128>)
 80008fa:	6813      	ldr	r3, [r2, #0]
 80008fc:	f003 0307 	and.w	r3, r3, #7
 8000900:	428b      	cmp	r3, r1
 8000902:	d329      	bcc.n	8000958 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000904:	6821      	ldr	r1, [r4, #0]
 8000906:	078e      	lsls	r6, r1, #30
 8000908:	d431      	bmi.n	800096e <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800090a:	07ca      	lsls	r2, r1, #31
 800090c:	d444      	bmi.n	8000998 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800090e:	4a40      	ldr	r2, [pc, #256]	; (8000a10 <HAL_RCC_ClockConfig+0x128>)
 8000910:	6813      	ldr	r3, [r2, #0]
 8000912:	f003 0307 	and.w	r3, r3, #7
 8000916:	429d      	cmp	r5, r3
 8000918:	d367      	bcc.n	80009ea <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800091a:	6822      	ldr	r2, [r4, #0]
 800091c:	4d3d      	ldr	r5, [pc, #244]	; (8000a14 <HAL_RCC_ClockConfig+0x12c>)
 800091e:	f012 0f04 	tst.w	r2, #4
 8000922:	d16e      	bne.n	8000a02 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000924:	0713      	lsls	r3, r2, #28
 8000926:	d506      	bpl.n	8000936 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000928:	686b      	ldr	r3, [r5, #4]
 800092a:	6922      	ldr	r2, [r4, #16]
 800092c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000930:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000934:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000936:	f7ff ff9b 	bl	8000870 <HAL_RCC_GetSysClockFreq>
 800093a:	686b      	ldr	r3, [r5, #4]
 800093c:	4a36      	ldr	r2, [pc, #216]	; (8000a18 <HAL_RCC_ClockConfig+0x130>)
 800093e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000942:	5cd3      	ldrb	r3, [r2, r3]
 8000944:	40d8      	lsrs	r0, r3
 8000946:	4b35      	ldr	r3, [pc, #212]	; (8000a1c <HAL_RCC_ClockConfig+0x134>)
 8000948:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800094a:	4b35      	ldr	r3, [pc, #212]	; (8000a20 <HAL_RCC_ClockConfig+0x138>)
 800094c:	6818      	ldr	r0, [r3, #0]
 800094e:	f7ff fbfd 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 8000952:	2000      	movs	r0, #0
 8000954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000958:	6813      	ldr	r3, [r2, #0]
 800095a:	f023 0307 	bic.w	r3, r3, #7
 800095e:	430b      	orrs	r3, r1
 8000960:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000962:	6813      	ldr	r3, [r2, #0]
 8000964:	f003 0307 	and.w	r3, r3, #7
 8000968:	4299      	cmp	r1, r3
 800096a:	d1c2      	bne.n	80008f2 <HAL_RCC_ClockConfig+0xa>
 800096c:	e7ca      	b.n	8000904 <HAL_RCC_ClockConfig+0x1c>
 800096e:	4b29      	ldr	r3, [pc, #164]	; (8000a14 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000970:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000974:	bf1e      	ittt	ne
 8000976:	685a      	ldrne	r2, [r3, #4]
 8000978:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800097c:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800097e:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000980:	bf42      	ittt	mi
 8000982:	685a      	ldrmi	r2, [r3, #4]
 8000984:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000988:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800098a:	685a      	ldr	r2, [r3, #4]
 800098c:	68a0      	ldr	r0, [r4, #8]
 800098e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000992:	4302      	orrs	r2, r0
 8000994:	605a      	str	r2, [r3, #4]
 8000996:	e7b8      	b.n	800090a <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000998:	6862      	ldr	r2, [r4, #4]
 800099a:	4e1e      	ldr	r6, [pc, #120]	; (8000a14 <HAL_RCC_ClockConfig+0x12c>)
 800099c:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800099e:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009a0:	d11b      	bne.n	80009da <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009a2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009a6:	d0a4      	beq.n	80008f2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80009a8:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009aa:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80009ae:	f023 0303 	bic.w	r3, r3, #3
 80009b2:	4313      	orrs	r3, r2
 80009b4:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80009b6:	f7ff fc0b 	bl	80001d0 <HAL_GetTick>
 80009ba:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80009bc:	6873      	ldr	r3, [r6, #4]
 80009be:	6862      	ldr	r2, [r4, #4]
 80009c0:	f003 030c 	and.w	r3, r3, #12
 80009c4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80009c8:	d0a1      	beq.n	800090e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80009ca:	f7ff fc01 	bl	80001d0 <HAL_GetTick>
 80009ce:	1bc0      	subs	r0, r0, r7
 80009d0:	4540      	cmp	r0, r8
 80009d2:	d9f3      	bls.n	80009bc <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 80009d4:	2003      	movs	r0, #3
}
 80009d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80009da:	2a02      	cmp	r2, #2
 80009dc:	d102      	bne.n	80009e4 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80009de:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80009e2:	e7e0      	b.n	80009a6 <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009e4:	f013 0f02 	tst.w	r3, #2
 80009e8:	e7dd      	b.n	80009a6 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009ea:	6813      	ldr	r3, [r2, #0]
 80009ec:	f023 0307 	bic.w	r3, r3, #7
 80009f0:	432b      	orrs	r3, r5
 80009f2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80009f4:	6813      	ldr	r3, [r2, #0]
 80009f6:	f003 0307 	and.w	r3, r3, #7
 80009fa:	429d      	cmp	r5, r3
 80009fc:	f47f af79 	bne.w	80008f2 <HAL_RCC_ClockConfig+0xa>
 8000a00:	e78b      	b.n	800091a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000a02:	686b      	ldr	r3, [r5, #4]
 8000a04:	68e1      	ldr	r1, [r4, #12]
 8000a06:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000a0a:	430b      	orrs	r3, r1
 8000a0c:	606b      	str	r3, [r5, #4]
 8000a0e:	e789      	b.n	8000924 <HAL_RCC_ClockConfig+0x3c>
 8000a10:	40022000 	.word	0x40022000
 8000a14:	40021000 	.word	0x40021000
 8000a18:	080011ac 	.word	0x080011ac
 8000a1c:	20000008 	.word	0x20000008
 8000a20:	20000004 	.word	0x20000004

08000a24 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000a24:	4b04      	ldr	r3, [pc, #16]	; (8000a38 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000a26:	4a05      	ldr	r2, [pc, #20]	; (8000a3c <HAL_RCC_GetPCLK1Freq+0x18>)
 8000a28:	685b      	ldr	r3, [r3, #4]
 8000a2a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000a2e:	5cd3      	ldrb	r3, [r2, r3]
 8000a30:	4a03      	ldr	r2, [pc, #12]	; (8000a40 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000a32:	6810      	ldr	r0, [r2, #0]
}
 8000a34:	40d8      	lsrs	r0, r3
 8000a36:	4770      	bx	lr
 8000a38:	40021000 	.word	0x40021000
 8000a3c:	080011bc 	.word	0x080011bc
 8000a40:	20000008 	.word	0x20000008

08000a44 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000a44:	4b04      	ldr	r3, [pc, #16]	; (8000a58 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000a46:	4a05      	ldr	r2, [pc, #20]	; (8000a5c <HAL_RCC_GetPCLK2Freq+0x18>)
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000a4e:	5cd3      	ldrb	r3, [r2, r3]
 8000a50:	4a03      	ldr	r2, [pc, #12]	; (8000a60 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000a52:	6810      	ldr	r0, [r2, #0]
}
 8000a54:	40d8      	lsrs	r0, r3
 8000a56:	4770      	bx	lr
 8000a58:	40021000 	.word	0x40021000
 8000a5c:	080011bc 	.word	0x080011bc
 8000a60:	20000008 	.word	0x20000008

08000a64 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000a64:	6803      	ldr	r3, [r0, #0]
 8000a66:	68da      	ldr	r2, [r3, #12]
 8000a68:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8000a6c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000a6e:	695a      	ldr	r2, [r3, #20]
 8000a70:	f022 0201 	bic.w	r2, r2, #1
 8000a74:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8000a76:	2320      	movs	r3, #32
 8000a78:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8000a7c:	4770      	bx	lr
	...

08000a80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000a80:	b538      	push	{r3, r4, r5, lr}
 8000a82:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000a84:	6803      	ldr	r3, [r0, #0]
 8000a86:	68c1      	ldr	r1, [r0, #12]
 8000a88:	691a      	ldr	r2, [r3, #16]
 8000a8a:	2419      	movs	r4, #25
 8000a8c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000a90:	430a      	orrs	r2, r1
 8000a92:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000a94:	6882      	ldr	r2, [r0, #8]
 8000a96:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8000a98:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000a9a:	4302      	orrs	r2, r0
 8000a9c:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 8000a9e:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8000aa2:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000aa6:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000aac:	695a      	ldr	r2, [r3, #20]
 8000aae:	69a9      	ldr	r1, [r5, #24]
 8000ab0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000ab4:	430a      	orrs	r2, r1
 8000ab6:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8000ab8:	4a0d      	ldr	r2, [pc, #52]	; (8000af0 <UART_SetConfig+0x70>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d114      	bne.n	8000ae8 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8000abe:	f7ff ffc1 	bl	8000a44 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8000ac2:	4360      	muls	r0, r4
 8000ac4:	686c      	ldr	r4, [r5, #4]
 8000ac6:	2264      	movs	r2, #100	; 0x64
 8000ac8:	00a4      	lsls	r4, r4, #2
 8000aca:	fbb0 f0f4 	udiv	r0, r0, r4
 8000ace:	fbb0 f4f2 	udiv	r4, r0, r2
 8000ad2:	fb02 0314 	mls	r3, r2, r4, r0
 8000ad6:	011b      	lsls	r3, r3, #4
 8000ad8:	3332      	adds	r3, #50	; 0x32
 8000ada:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ade:	6829      	ldr	r1, [r5, #0]
 8000ae0:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8000ae4:	608b      	str	r3, [r1, #8]
 8000ae6:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8000ae8:	f7ff ff9c 	bl	8000a24 <HAL_RCC_GetPCLK1Freq>
 8000aec:	e7e9      	b.n	8000ac2 <UART_SetConfig+0x42>
 8000aee:	bf00      	nop
 8000af0:	40013800 	.word	0x40013800

08000af4 <HAL_UART_Init>:
{
 8000af4:	b510      	push	{r4, lr}
  if (huart == NULL)
 8000af6:	4604      	mov	r4, r0
 8000af8:	b340      	cbz	r0, 8000b4c <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8000afa:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000afe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000b02:	b91b      	cbnz	r3, 8000b0c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8000b04:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8000b08:	f000 faa8 	bl	800105c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8000b0c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8000b0e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000b10:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8000b14:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8000b16:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8000b18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000b1c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8000b1e:	f7ff ffaf 	bl	8000a80 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000b22:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000b24:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000b26:	691a      	ldr	r2, [r3, #16]
 8000b28:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000b2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000b2e:	695a      	ldr	r2, [r3, #20]
 8000b30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000b34:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8000b36:	68da      	ldr	r2, [r3, #12]
 8000b38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000b3c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8000b3e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000b40:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8000b42:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8000b46:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8000b4a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000b4c:	2001      	movs	r0, #1
}
 8000b4e:	bd10      	pop	{r4, pc}

08000b50 <HAL_UART_TxCpltCallback>:
 8000b50:	4770      	bx	lr

08000b52 <HAL_UART_RxCpltCallback>:
 8000b52:	4770      	bx	lr

08000b54 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8000b54:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8000b58:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8000b5a:	2b22      	cmp	r3, #34	; 0x22
 8000b5c:	d136      	bne.n	8000bcc <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000b5e:	6883      	ldr	r3, [r0, #8]
 8000b60:	6901      	ldr	r1, [r0, #16]
 8000b62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000b66:	6802      	ldr	r2, [r0, #0]
 8000b68:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000b6a:	d123      	bne.n	8000bb4 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8000b6c:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8000b6e:	b9e9      	cbnz	r1, 8000bac <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8000b70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000b74:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8000b78:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8000b7a:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8000b7c:	3c01      	subs	r4, #1
 8000b7e:	b2a4      	uxth	r4, r4
 8000b80:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8000b82:	b98c      	cbnz	r4, 8000ba8 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8000b84:	6803      	ldr	r3, [r0, #0]
 8000b86:	68da      	ldr	r2, [r3, #12]
 8000b88:	f022 0220 	bic.w	r2, r2, #32
 8000b8c:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8000b8e:	68da      	ldr	r2, [r3, #12]
 8000b90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000b94:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8000b96:	695a      	ldr	r2, [r3, #20]
 8000b98:	f022 0201 	bic.w	r2, r2, #1
 8000b9c:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8000b9e:	2320      	movs	r3, #32
 8000ba0:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8000ba4:	f7ff ffd5 	bl	8000b52 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8000ba8:	2000      	movs	r0, #0
}
 8000baa:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8000bac:	b2d2      	uxtb	r2, r2
 8000bae:	f823 2b01 	strh.w	r2, [r3], #1
 8000bb2:	e7e1      	b.n	8000b78 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 8000bb4:	b921      	cbnz	r1, 8000bc0 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8000bb6:	1c59      	adds	r1, r3, #1
 8000bb8:	6852      	ldr	r2, [r2, #4]
 8000bba:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8000bbc:	701a      	strb	r2, [r3, #0]
 8000bbe:	e7dc      	b.n	8000b7a <UART_Receive_IT+0x26>
 8000bc0:	6852      	ldr	r2, [r2, #4]
 8000bc2:	1c59      	adds	r1, r3, #1
 8000bc4:	6281      	str	r1, [r0, #40]	; 0x28
 8000bc6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000bca:	e7f7      	b.n	8000bbc <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8000bcc:	2002      	movs	r0, #2
 8000bce:	bd10      	pop	{r4, pc}

08000bd0 <HAL_UART_ErrorCallback>:
 8000bd0:	4770      	bx	lr
	...

08000bd4 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8000bd4:	6803      	ldr	r3, [r0, #0]
{
 8000bd6:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8000bd8:	681a      	ldr	r2, [r3, #0]
{
 8000bda:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8000bdc:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8000bde:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8000be0:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8000be2:	d107      	bne.n	8000bf4 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8000be4:	0696      	lsls	r6, r2, #26
 8000be6:	d55a      	bpl.n	8000c9e <HAL_UART_IRQHandler+0xca>
 8000be8:	068d      	lsls	r5, r1, #26
 8000bea:	d558      	bpl.n	8000c9e <HAL_UART_IRQHandler+0xca>
}
 8000bec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8000bf0:	f7ff bfb0 	b.w	8000b54 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8000bf4:	f015 0501 	ands.w	r5, r5, #1
 8000bf8:	d102      	bne.n	8000c00 <HAL_UART_IRQHandler+0x2c>
 8000bfa:	f411 7f90 	tst.w	r1, #288	; 0x120
 8000bfe:	d04e      	beq.n	8000c9e <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8000c00:	07d3      	lsls	r3, r2, #31
 8000c02:	d505      	bpl.n	8000c10 <HAL_UART_IRQHandler+0x3c>
 8000c04:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8000c06:	bf42      	ittt	mi
 8000c08:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8000c0a:	f043 0301 	orrmi.w	r3, r3, #1
 8000c0e:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8000c10:	0750      	lsls	r0, r2, #29
 8000c12:	d504      	bpl.n	8000c1e <HAL_UART_IRQHandler+0x4a>
 8000c14:	b11d      	cbz	r5, 8000c1e <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8000c16:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000c18:	f043 0302 	orr.w	r3, r3, #2
 8000c1c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8000c1e:	0793      	lsls	r3, r2, #30
 8000c20:	d504      	bpl.n	8000c2c <HAL_UART_IRQHandler+0x58>
 8000c22:	b11d      	cbz	r5, 8000c2c <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8000c24:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000c26:	f043 0304 	orr.w	r3, r3, #4
 8000c2a:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8000c2c:	0716      	lsls	r6, r2, #28
 8000c2e:	d504      	bpl.n	8000c3a <HAL_UART_IRQHandler+0x66>
 8000c30:	b11d      	cbz	r5, 8000c3a <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8000c32:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000c34:	f043 0308 	orr.w	r3, r3, #8
 8000c38:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8000c3a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d066      	beq.n	8000d0e <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8000c40:	0695      	lsls	r5, r2, #26
 8000c42:	d504      	bpl.n	8000c4e <HAL_UART_IRQHandler+0x7a>
 8000c44:	0688      	lsls	r0, r1, #26
 8000c46:	d502      	bpl.n	8000c4e <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8000c48:	4620      	mov	r0, r4
 8000c4a:	f7ff ff83 	bl	8000b54 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8000c4e:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8000c50:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8000c52:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8000c54:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8000c56:	0711      	lsls	r1, r2, #28
 8000c58:	d402      	bmi.n	8000c60 <HAL_UART_IRQHandler+0x8c>
 8000c5a:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8000c5e:	d01a      	beq.n	8000c96 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8000c60:	f7ff ff00 	bl	8000a64 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8000c64:	6823      	ldr	r3, [r4, #0]
 8000c66:	695a      	ldr	r2, [r3, #20]
 8000c68:	0652      	lsls	r2, r2, #25
 8000c6a:	d510      	bpl.n	8000c8e <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8000c6c:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8000c6e:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8000c70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000c74:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8000c76:	b150      	cbz	r0, 8000c8e <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8000c78:	4b25      	ldr	r3, [pc, #148]	; (8000d10 <HAL_UART_IRQHandler+0x13c>)
 8000c7a:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8000c7c:	f7ff fb2a 	bl	80002d4 <HAL_DMA_Abort_IT>
 8000c80:	2800      	cmp	r0, #0
 8000c82:	d044      	beq.n	8000d0e <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8000c84:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8000c86:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8000c8a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000c8c:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8000c8e:	4620      	mov	r0, r4
 8000c90:	f7ff ff9e 	bl	8000bd0 <HAL_UART_ErrorCallback>
 8000c94:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8000c96:	f7ff ff9b 	bl	8000bd0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000c9a:	63e5      	str	r5, [r4, #60]	; 0x3c
 8000c9c:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8000c9e:	0616      	lsls	r6, r2, #24
 8000ca0:	d527      	bpl.n	8000cf2 <HAL_UART_IRQHandler+0x11e>
 8000ca2:	060d      	lsls	r5, r1, #24
 8000ca4:	d525      	bpl.n	8000cf2 <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8000ca6:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8000caa:	2a21      	cmp	r2, #33	; 0x21
 8000cac:	d12f      	bne.n	8000d0e <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000cae:	68a2      	ldr	r2, [r4, #8]
 8000cb0:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000cb4:	6a22      	ldr	r2, [r4, #32]
 8000cb6:	d117      	bne.n	8000ce8 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8000cb8:	8811      	ldrh	r1, [r2, #0]
 8000cba:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8000cbe:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8000cc0:	6921      	ldr	r1, [r4, #16]
 8000cc2:	b979      	cbnz	r1, 8000ce4 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8000cc4:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8000cc6:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8000cc8:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8000cca:	3a01      	subs	r2, #1
 8000ccc:	b292      	uxth	r2, r2
 8000cce:	84e2      	strh	r2, [r4, #38]	; 0x26
 8000cd0:	b9ea      	cbnz	r2, 8000d0e <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8000cd2:	68da      	ldr	r2, [r3, #12]
 8000cd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000cd8:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8000cda:	68da      	ldr	r2, [r3, #12]
 8000cdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ce0:	60da      	str	r2, [r3, #12]
 8000ce2:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8000ce4:	3201      	adds	r2, #1
 8000ce6:	e7ee      	b.n	8000cc6 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8000ce8:	1c51      	adds	r1, r2, #1
 8000cea:	6221      	str	r1, [r4, #32]
 8000cec:	7812      	ldrb	r2, [r2, #0]
 8000cee:	605a      	str	r2, [r3, #4]
 8000cf0:	e7ea      	b.n	8000cc8 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8000cf2:	0650      	lsls	r0, r2, #25
 8000cf4:	d50b      	bpl.n	8000d0e <HAL_UART_IRQHandler+0x13a>
 8000cf6:	064a      	lsls	r2, r1, #25
 8000cf8:	d509      	bpl.n	8000d0e <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8000cfa:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8000cfc:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8000cfe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000d02:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8000d04:	2320      	movs	r3, #32
 8000d06:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8000d0a:	f7ff ff21 	bl	8000b50 <HAL_UART_TxCpltCallback>
 8000d0e:	bd70      	pop	{r4, r5, r6, pc}
 8000d10:	08000d15 	.word	0x08000d15

08000d14 <UART_DMAAbortOnError>:
{
 8000d14:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8000d16:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000d18:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8000d1a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8000d1c:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8000d1e:	f7ff ff57 	bl	8000bd0 <HAL_UART_ErrorCallback>
 8000d22:	bd08      	pop	{r3, pc}

08000d24 <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d24:	2210      	movs	r2, #16
{
 8000d26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d2a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2c:	eb0d 0002 	add.w	r0, sp, r2
 8000d30:	2100      	movs	r1, #0
 8000d32:	f000 fa1f 	bl	8001174 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d36:	4b29      	ldr	r3, [pc, #164]	; (8000ddc <MX_GPIO_Init+0xb8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
 8000d38:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8000de8 <MX_GPIO_Init+0xc4>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d3c:	699a      	ldr	r2, [r3, #24]
                          |M2_DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M3_EN_Pin|M3_CLK_Pin|M3_DIR_Pin, GPIO_PIN_RESET);
 8000d3e:	4e28      	ldr	r6, [pc, #160]	; (8000de0 <MX_GPIO_Init+0xbc>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d40:	f042 0220 	orr.w	r2, r2, #32
 8000d44:	619a      	str	r2, [r3, #24]
 8000d46:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
 8000d48:	4640      	mov	r0, r8
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d4a:	f002 0220 	and.w	r2, r2, #32
 8000d4e:	9200      	str	r2, [sp, #0]
 8000d50:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d52:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
 8000d54:	21f1      	movs	r1, #241	; 0xf1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d56:	f042 0210 	orr.w	r2, r2, #16
 8000d5a:	619a      	str	r2, [r3, #24]
 8000d5c:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin */
  GPIO_InitStruct.Pin = LIMIT_X1_Pin|LIMIT_X2_Pin|LIMIT_Y1_Pin|LIMIT_Y2_Pin 
                          |LIMIT_Z_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d5e:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d60:	f002 0210 	and.w	r2, r2, #16
 8000d64:	9201      	str	r2, [sp, #4]
 8000d66:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d68:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d6a:	2501      	movs	r5, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6c:	f042 0204 	orr.w	r2, r2, #4
 8000d70:	619a      	str	r2, [r3, #24]
 8000d72:	699a      	ldr	r2, [r3, #24]
                           PAPin */
  GPIO_InitStruct.Pin = M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
                          |M2_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d74:	2703      	movs	r7, #3
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d76:	f002 0204 	and.w	r2, r2, #4
 8000d7a:	9202      	str	r2, [sp, #8]
 8000d7c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7e:	699a      	ldr	r2, [r3, #24]
 8000d80:	f042 0208 	orr.w	r2, r2, #8
 8000d84:	619a      	str	r2, [r3, #24]
 8000d86:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
 8000d88:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d8a:	f003 0308 	and.w	r3, r3, #8
 8000d8e:	9303      	str	r3, [sp, #12]
 8000d90:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
 8000d92:	f7ff fbc9 	bl	8000528 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, M3_EN_Pin|M3_CLK_Pin|M3_DIR_Pin, GPIO_PIN_RESET);
 8000d96:	2200      	movs	r2, #0
 8000d98:	4630      	mov	r0, r6
 8000d9a:	2107      	movs	r1, #7
 8000d9c:	f7ff fbc4 	bl	8000528 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LIMIT_X1_Pin|LIMIT_X2_Pin|LIMIT_Y1_Pin|LIMIT_Y2_Pin 
 8000da0:	233e      	movs	r3, #62	; 0x3e
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000da2:	a904      	add	r1, sp, #16
 8000da4:	480f      	ldr	r0, [pc, #60]	; (8000de4 <MX_GPIO_Init+0xc0>)
  GPIO_InitStruct.Pin = LIMIT_X1_Pin|LIMIT_X2_Pin|LIMIT_Y1_Pin|LIMIT_Y2_Pin 
 8000da6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000da8:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000daa:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dac:	f7ff fada 	bl	8000364 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
 8000db0:	23f1      	movs	r3, #241	; 0xf1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db2:	a904      	add	r1, sp, #16
 8000db4:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = M_EN_Pin|M1_CLK_Pin|M1_DIR_Pin|M2_CLK_Pin 
 8000db6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db8:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dba:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dbc:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dbe:	f7ff fad1 	bl	8000364 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = M3_EN_Pin|M3_CLK_Pin|M3_DIR_Pin;
 8000dc2:	2307      	movs	r3, #7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dc4:	a904      	add	r1, sp, #16
 8000dc6:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = M3_EN_Pin|M3_CLK_Pin|M3_DIR_Pin;
 8000dc8:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dca:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dce:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd0:	f7ff fac8 	bl	8000364 <HAL_GPIO_Init>

}
 8000dd4:	b008      	add	sp, #32
 8000dd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000dda:	bf00      	nop
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	40010c00 	.word	0x40010c00
 8000de4:	40011000 	.word	0x40011000
 8000de8:	40010800 	.word	0x40010800

08000dec <Y_go>:
	       }
		}
 	}
}
void Y_go(uint16_t speed_control)// AGV , step_max    2STEP ,  1mm
{												  // speed_control = 8000  
 8000dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int step;

 	 // moter direction
 	out_port(M1_DIR_GPIO_Port,M1_DIR_Pin, cw1); // m1
 8000df0:	2201      	movs	r2, #1
 8000df2:	2120      	movs	r1, #32
{												  // speed_control = 8000  
 8000df4:	4606      	mov	r6, r0
 	out_port(M1_DIR_GPIO_Port,M1_DIR_Pin, cw1); // m1
 8000df6:	4817      	ldr	r0, [pc, #92]	; (8000e54 <Y_go+0x68>)
 8000df8:	f7ff fb96 	bl	8000528 <HAL_GPIO_WritePin>
 	out_port(M2_DIR_GPIO_Port,M2_DIR_Pin, cw1); // m2
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	2180      	movs	r1, #128	; 0x80
 8000e00:	4814      	ldr	r0, [pc, #80]	; (8000e54 <Y_go+0x68>)
 8000e02:	f7ff fb91 	bl	8000528 <HAL_GPIO_WritePin>
 8000e06:	f240 34a7 	movw	r4, #935	; 0x3a7
 	//{
 		for(step=1; step <=935; step++)
		{
	      //out_port(M1_CLK_GPIO_Port, M1_CLK_Pin, 1);
	      out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 1);
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 8000e0a:	f04f 0800 	mov.w	r8, #0
	      out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 1);
 8000e0e:	4f11      	ldr	r7, [pc, #68]	; (8000e54 <Y_go+0x68>)
 8000e10:	2201      	movs	r2, #1
 8000e12:	2140      	movs	r1, #64	; 0x40
 8000e14:	4638      	mov	r0, r7
 8000e16:	f7ff fb87 	bl	8000528 <HAL_GPIO_WritePin>
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	4d0e      	ldr	r5, [pc, #56]	; (8000e58 <Y_go+0x6c>)
 8000e20:	f8c5 8000 	str.w	r8, [r5]
 8000e24:	429e      	cmp	r6, r3
 8000e26:	d210      	bcs.n	8000e4a <Y_go+0x5e>
 8000e28:	b102      	cbz	r2, 8000e2c <Y_go+0x40>
 8000e2a:	602b      	str	r3, [r5, #0]
	    	// delay_loop = 10000 =  = 1ms
	    	//   = 1250 =  125us
	        asm("nop");
	      }
	      //out_port(M1_CLK_GPIO_Port, M1_CLK_Pin, 0);
	      out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 0);
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	2140      	movs	r1, #64	; 0x40
 8000e30:	4638      	mov	r0, r7
 8000e32:	f7ff fb79 	bl	8000528 <HAL_GPIO_WritePin>
 8000e36:	2300      	movs	r3, #0
	      // delay_ms(1);
	      for(speed =0; speed <= speed_control; speed++)
	       {
	         asm("nop");
 8000e38:	bf00      	nop
	      for(speed =0; speed <= speed_control; speed++)
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	429e      	cmp	r6, r3
 8000e3e:	d2fb      	bcs.n	8000e38 <Y_go+0x4c>
 		for(step=1; step <=935; step++)
 8000e40:	3c01      	subs	r4, #1
 8000e42:	602b      	str	r3, [r5, #0]
 8000e44:	d1e4      	bne.n	8000e10 <Y_go+0x24>
	       }
		}
 	//}
}
 8000e46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	        asm("nop");
 8000e4a:	bf00      	nop
 8000e4c:	2201      	movs	r2, #1
	      for(speed =0; speed <= speed_control; speed++) // delay   .
 8000e4e:	3301      	adds	r3, #1
 8000e50:	e7e8      	b.n	8000e24 <Y_go+0x38>
 8000e52:	bf00      	nop
 8000e54:	40010800 	.word	0x40010800
 8000e58:	20000064 	.word	0x20000064

08000e5c <Y_back>:
		}
 	}
}

void Y_back(uint16_t speed_control)// AGV , step_max    2STEP ,  1mm
{												  // speed_control = 8000  
 8000e5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int step;

 	 // moter direction
 	out_port(M1_DIR_GPIO_Port, M1_DIR_Pin, ccw1); // m1
 8000e60:	2200      	movs	r2, #0
 8000e62:	2120      	movs	r1, #32
{												  // speed_control = 8000  
 8000e64:	4606      	mov	r6, r0
 	out_port(M1_DIR_GPIO_Port, M1_DIR_Pin, ccw1); // m1
 8000e66:	4817      	ldr	r0, [pc, #92]	; (8000ec4 <Y_back+0x68>)
 8000e68:	f7ff fb5e 	bl	8000528 <HAL_GPIO_WritePin>
 	out_port(M2_DIR_GPIO_Port, M2_DIR_Pin, ccw1); // m2
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	2180      	movs	r1, #128	; 0x80
 8000e70:	4814      	ldr	r0, [pc, #80]	; (8000ec4 <Y_back+0x68>)
 8000e72:	f7ff fb59 	bl	8000528 <HAL_GPIO_WritePin>
 8000e76:	f240 34a7 	movw	r4, #935	; 0x3a7
 		for(step=1; step <= 935; step++)
		{
	      //out_port(M1_CLK_GPIO_Port, M1_CLK_Pin, 1);
	      out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 1);

	    	  for(speed =0; speed <= speed_control; speed++) // delay   .
 8000e7a:	f04f 0800 	mov.w	r8, #0
	      out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 1);
 8000e7e:	4f11      	ldr	r7, [pc, #68]	; (8000ec4 <Y_back+0x68>)
 8000e80:	2201      	movs	r2, #1
 8000e82:	2140      	movs	r1, #64	; 0x40
 8000e84:	4638      	mov	r0, r7
 8000e86:	f7ff fb4f 	bl	8000528 <HAL_GPIO_WritePin>
	    	  for(speed =0; speed <= speed_control; speed++) // delay   .
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	4613      	mov	r3, r2
 8000e8e:	4d0e      	ldr	r5, [pc, #56]	; (8000ec8 <Y_back+0x6c>)
 8000e90:	f8c5 8000 	str.w	r8, [r5]
 8000e94:	429e      	cmp	r6, r3
 8000e96:	d210      	bcs.n	8000eba <Y_back+0x5e>
 8000e98:	b102      	cbz	r2, 8000e9c <Y_back+0x40>
 8000e9a:	602b      	str	r3, [r5, #0]
	    		  // delay_loop = 10000 =  = 1ms
	    		  //   = 1250 =  125us
	    		  asm("nop");
	    	  }
	    	  //out_port(M1_CLK_GPIO_Port, M1_CLK_Pin, 0);
	    	  out_port(M2_CLK_GPIO_Port, M2_CLK_Pin, 0);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2140      	movs	r1, #64	; 0x40
 8000ea0:	4638      	mov	r0, r7
 8000ea2:	f7ff fb41 	bl	8000528 <HAL_GPIO_WritePin>
 8000ea6:	2300      	movs	r3, #0
	    	  // delay_ms(1);
	    	  for(speed =0; speed <= speed_control; speed++)
	    	  {
	    		  asm("nop");
 8000ea8:	bf00      	nop
	    	  for(speed =0; speed <= speed_control; speed++)
 8000eaa:	3301      	adds	r3, #1
 8000eac:	429e      	cmp	r6, r3
 8000eae:	d2fb      	bcs.n	8000ea8 <Y_back+0x4c>
 		for(step=1; step <= 935; step++)
 8000eb0:	3c01      	subs	r4, #1
 8000eb2:	602b      	str	r3, [r5, #0]
 8000eb4:	d1e4      	bne.n	8000e80 <Y_back+0x24>
	    	  }


		}
 	//}
}
 8000eb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	    		  asm("nop");
 8000eba:	bf00      	nop
 8000ebc:	2201      	movs	r2, #1
	    	  for(speed =0; speed <= speed_control; speed++) // delay   .
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	e7e8      	b.n	8000e94 <Y_back+0x38>
 8000ec2:	bf00      	nop
 8000ec4:	40010800 	.word	0x40010800
 8000ec8:	20000064 	.word	0x20000064

08000ecc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ecc:	b510      	push	{r4, lr}
 8000ece:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ed0:	2228      	movs	r2, #40	; 0x28
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	a806      	add	r0, sp, #24
 8000ed6:	f000 f94d 	bl	8001174 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eda:	2100      	movs	r1, #0
 8000edc:	2214      	movs	r2, #20
 8000ede:	a801      	add	r0, sp, #4
 8000ee0:	f000 f948 	bl	8001174 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ee4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ee8:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eea:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000eec:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000eee:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ef0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ef4:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ef6:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ef8:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000efa:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000efc:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000efe:	f7ff fb19 	bl	8000534 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f02:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f04:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f08:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f0a:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f0c:	4621      	mov	r1, r4
 8000f0e:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f10:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f12:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f14:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f16:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f18:	f7ff fce6 	bl	80008e8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8000f1c:	b010      	add	sp, #64	; 0x40
 8000f1e:	bd10      	pop	{r4, pc}

08000f20 <main>:
{
 8000f20:	b508      	push	{r3, lr}
  HAL_Init();
 8000f22:	f7ff f937 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 8000f26:	f7ff ffd1 	bl	8000ecc <SystemClock_Config>
  MX_GPIO_Init();
 8000f2a:	f7ff fefb 	bl	8000d24 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f2e:	f000 f879 	bl	8001024 <MX_USART2_UART_Init>
  out_port(M_EN_GPIO_Port,  M_EN_Pin,  1);//stepping motor enable
 8000f32:	2201      	movs	r2, #1
 8000f34:	480c      	ldr	r0, [pc, #48]	; (8000f68 <main+0x48>)
 8000f36:	4611      	mov	r1, r2
 8000f38:	f7ff faf6 	bl	8000528 <HAL_GPIO_WritePin>
  out_port(M3_EN_GPIO_Port, M3_EN_Pin, 1);//stepping motor enable
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	480b      	ldr	r0, [pc, #44]	; (8000f6c <main+0x4c>)
 8000f40:	4611      	mov	r1, r2
 8000f42:	f7ff faf1 	bl	8000528 <HAL_GPIO_WritePin>
	  Y_go(8000);
 8000f46:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8000f4a:	f7ff ff4f 	bl	8000dec <Y_go>
	  delay_ms(1000);
 8000f4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f52:	f7ff f943 	bl	80001dc <HAL_Delay>
	  Y_back(8000);
 8000f56:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8000f5a:	f7ff ff7f 	bl	8000e5c <Y_back>
	  delay_ms(1000);
 8000f5e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f62:	f7ff f93b 	bl	80001dc <HAL_Delay>
 8000f66:	e7ee      	b.n	8000f46 <main+0x26>
 8000f68:	40010800 	.word	0x40010800
 8000f6c:	40010c00 	.word	0x40010c00

08000f70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f70:	4770      	bx	lr
	...

08000f74 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f74:	4b0e      	ldr	r3, [pc, #56]	; (8000fb0 <HAL_MspInit+0x3c>)
{
 8000f76:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f78:	699a      	ldr	r2, [r3, #24]
 8000f7a:	f042 0201 	orr.w	r2, r2, #1
 8000f7e:	619a      	str	r2, [r3, #24]
 8000f80:	699a      	ldr	r2, [r3, #24]
 8000f82:	f002 0201 	and.w	r2, r2, #1
 8000f86:	9200      	str	r2, [sp, #0]
 8000f88:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f8a:	69da      	ldr	r2, [r3, #28]
 8000f8c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f90:	61da      	str	r2, [r3, #28]
 8000f92:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f94:	4a07      	ldr	r2, [pc, #28]	; (8000fb4 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f9a:	9301      	str	r3, [sp, #4]
 8000f9c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f9e:	6853      	ldr	r3, [r2, #4]
 8000fa0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000fa4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000fa8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000faa:	b002      	add	sp, #8
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	40010000 	.word	0x40010000

08000fb8 <NMI_Handler>:
 8000fb8:	4770      	bx	lr

08000fba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fba:	e7fe      	b.n	8000fba <HardFault_Handler>

08000fbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fbc:	e7fe      	b.n	8000fbc <MemManage_Handler>

08000fbe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fbe:	e7fe      	b.n	8000fbe <BusFault_Handler>

08000fc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fc0:	e7fe      	b.n	8000fc0 <UsageFault_Handler>

08000fc2 <SVC_Handler>:
 8000fc2:	4770      	bx	lr

08000fc4 <DebugMon_Handler>:
 8000fc4:	4770      	bx	lr

08000fc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fc6:	4770      	bx	lr

08000fc8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fc8:	f7ff b8f6 	b.w	80001b8 <HAL_IncTick>

08000fcc <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000fcc:	4801      	ldr	r0, [pc, #4]	; (8000fd4 <USART2_IRQHandler+0x8>)
 8000fce:	f7ff be01 	b.w	8000bd4 <HAL_UART_IRQHandler>
 8000fd2:	bf00      	nop
 8000fd4:	20000078 	.word	0x20000078

08000fd8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000fd8:	4b0f      	ldr	r3, [pc, #60]	; (8001018 <SystemInit+0x40>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	f042 0201 	orr.w	r2, r2, #1
 8000fe0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000fe2:	6859      	ldr	r1, [r3, #4]
 8000fe4:	4a0d      	ldr	r2, [pc, #52]	; (800101c <SystemInit+0x44>)
 8000fe6:	400a      	ands	r2, r1
 8000fe8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000ff0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000ff4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000ffc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000ffe:	685a      	ldr	r2, [r3, #4]
 8001000:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001004:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001006:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800100a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800100c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001010:	4b03      	ldr	r3, [pc, #12]	; (8001020 <SystemInit+0x48>)
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	40021000 	.word	0x40021000
 800101c:	f8ff0000 	.word	0xf8ff0000
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001024:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 8001026:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart2.Instance = USART2;
 800102a:	480a      	ldr	r0, [pc, #40]	; (8001054 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 800102c:	4b0a      	ldr	r3, [pc, #40]	; (8001058 <MX_USART2_UART_Init+0x34>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 800102e:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 115200;
 8001030:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001034:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001036:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001038:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800103a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800103c:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800103e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001040:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001042:	f7ff fd57 	bl	8000af4 <HAL_UART_Init>
 8001046:	b118      	cbz	r0, 8001050 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8001048:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800104c:	f7ff bf90 	b.w	8000f70 <Error_Handler>
 8001050:	bd08      	pop	{r3, pc}
 8001052:	bf00      	nop
 8001054:	20000078 	.word	0x20000078
 8001058:	40004400 	.word	0x40004400

0800105c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800105c:	b510      	push	{r4, lr}
 800105e:	4604      	mov	r4, r0
 8001060:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001062:	2210      	movs	r2, #16
 8001064:	2100      	movs	r1, #0
 8001066:	a802      	add	r0, sp, #8
 8001068:	f000 f884 	bl	8001174 <memset>
  if(uartHandle->Instance==USART2)
 800106c:	6822      	ldr	r2, [r4, #0]
 800106e:	4b1a      	ldr	r3, [pc, #104]	; (80010d8 <HAL_UART_MspInit+0x7c>)
 8001070:	429a      	cmp	r2, r3
 8001072:	d12f      	bne.n	80010d4 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001074:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8001078:	69da      	ldr	r2, [r3, #28]
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107a:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 800107c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001080:	61da      	str	r2, [r3, #28]
 8001082:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001084:	4815      	ldr	r0, [pc, #84]	; (80010dc <HAL_UART_MspInit+0x80>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001086:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800108a:	9200      	str	r2, [sp, #0]
 800108c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108e:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001090:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	f042 0204 	orr.w	r2, r2, #4
 8001096:	619a      	str	r2, [r3, #24]
 8001098:	699b      	ldr	r3, [r3, #24]
 800109a:	f003 0304 	and.w	r3, r3, #4
 800109e:	9301      	str	r3, [sp, #4]
 80010a0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80010a2:	2304      	movs	r3, #4
 80010a4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a6:	2302      	movs	r3, #2
 80010a8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010aa:	2303      	movs	r3, #3
 80010ac:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ae:	f7ff f959 	bl	8000364 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80010b2:	2308      	movs	r3, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b4:	4809      	ldr	r0, [pc, #36]	; (80010dc <HAL_UART_MspInit+0x80>)
 80010b6:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80010ba:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010bc:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c0:	f7ff f950 	bl	8000364 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80010c4:	2026      	movs	r0, #38	; 0x26
 80010c6:	4622      	mov	r2, r4
 80010c8:	4621      	mov	r1, r4
 80010ca:	f7ff f8ab 	bl	8000224 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80010ce:	2026      	movs	r0, #38	; 0x26
 80010d0:	f7ff f8dc 	bl	800028c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80010d4:	b006      	add	sp, #24
 80010d6:	bd10      	pop	{r4, pc}
 80010d8:	40004400 	.word	0x40004400
 80010dc:	40010800 	.word	0x40010800

080010e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80010e0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80010e2:	e003      	b.n	80010ec <LoopCopyDataInit>

080010e4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80010e4:	4b0b      	ldr	r3, [pc, #44]	; (8001114 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80010e6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80010e8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80010ea:	3104      	adds	r1, #4

080010ec <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80010ec:	480a      	ldr	r0, [pc, #40]	; (8001118 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80010ee:	4b0b      	ldr	r3, [pc, #44]	; (800111c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80010f0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80010f2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80010f4:	d3f6      	bcc.n	80010e4 <CopyDataInit>
  ldr r2, =_sbss
 80010f6:	4a0a      	ldr	r2, [pc, #40]	; (8001120 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80010f8:	e002      	b.n	8001100 <LoopFillZerobss>

080010fa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80010fa:	2300      	movs	r3, #0
  str r3, [r2], #4
 80010fc:	f842 3b04 	str.w	r3, [r2], #4

08001100 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001100:	4b08      	ldr	r3, [pc, #32]	; (8001124 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001102:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001104:	d3f9      	bcc.n	80010fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001106:	f7ff ff67 	bl	8000fd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800110a:	f000 f80f 	bl	800112c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800110e:	f7ff ff07 	bl	8000f20 <main>
  bx lr
 8001112:	4770      	bx	lr
  ldr r3, =_sidata
 8001114:	080011cc 	.word	0x080011cc
  ldr r0, =_sdata
 8001118:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800111c:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001120:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8001124:	200000b8 	.word	0x200000b8

08001128 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001128:	e7fe      	b.n	8001128 <ADC1_2_IRQHandler>
	...

0800112c <__libc_init_array>:
 800112c:	b570      	push	{r4, r5, r6, lr}
 800112e:	2500      	movs	r5, #0
 8001130:	4e0c      	ldr	r6, [pc, #48]	; (8001164 <__libc_init_array+0x38>)
 8001132:	4c0d      	ldr	r4, [pc, #52]	; (8001168 <__libc_init_array+0x3c>)
 8001134:	1ba4      	subs	r4, r4, r6
 8001136:	10a4      	asrs	r4, r4, #2
 8001138:	42a5      	cmp	r5, r4
 800113a:	d109      	bne.n	8001150 <__libc_init_array+0x24>
 800113c:	f000 f822 	bl	8001184 <_init>
 8001140:	2500      	movs	r5, #0
 8001142:	4e0a      	ldr	r6, [pc, #40]	; (800116c <__libc_init_array+0x40>)
 8001144:	4c0a      	ldr	r4, [pc, #40]	; (8001170 <__libc_init_array+0x44>)
 8001146:	1ba4      	subs	r4, r4, r6
 8001148:	10a4      	asrs	r4, r4, #2
 800114a:	42a5      	cmp	r5, r4
 800114c:	d105      	bne.n	800115a <__libc_init_array+0x2e>
 800114e:	bd70      	pop	{r4, r5, r6, pc}
 8001150:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001154:	4798      	blx	r3
 8001156:	3501      	adds	r5, #1
 8001158:	e7ee      	b.n	8001138 <__libc_init_array+0xc>
 800115a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800115e:	4798      	blx	r3
 8001160:	3501      	adds	r5, #1
 8001162:	e7f2      	b.n	800114a <__libc_init_array+0x1e>
 8001164:	080011c4 	.word	0x080011c4
 8001168:	080011c4 	.word	0x080011c4
 800116c:	080011c4 	.word	0x080011c4
 8001170:	080011c8 	.word	0x080011c8

08001174 <memset>:
 8001174:	4603      	mov	r3, r0
 8001176:	4402      	add	r2, r0
 8001178:	4293      	cmp	r3, r2
 800117a:	d100      	bne.n	800117e <memset+0xa>
 800117c:	4770      	bx	lr
 800117e:	f803 1b01 	strb.w	r1, [r3], #1
 8001182:	e7f9      	b.n	8001178 <memset+0x4>

08001184 <_init>:
 8001184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001186:	bf00      	nop
 8001188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800118a:	bc08      	pop	{r3}
 800118c:	469e      	mov	lr, r3
 800118e:	4770      	bx	lr

08001190 <_fini>:
 8001190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001192:	bf00      	nop
 8001194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001196:	bc08      	pop	{r3}
 8001198:	469e      	mov	lr, r3
 800119a:	4770      	bx	lr
