<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/radiant/2024.2/cae_library/synthesis/verilog/iCE40UP.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/src/aes_core_tb.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/src/aes_sbox_tb.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/src/aes_spi_tb.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/src/aes_starter.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/keyexpansion.sv'
ERROR <2043137> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/keyexpansion.sv(20,34-20,37) (VERI-1137) syntax error near 'xor'
ERROR <2044344> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/keyexpansion.sv(20,34-20,37) (VERI-2344) SystemVerilog keyword 'xor' used in incorrect context
ERROR <2043137> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/keyexpansion.sv(21,35-21,38) (VERI-1137) syntax error near 'xor'
ERROR <2044344> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/keyexpansion.sv(21,35-21,38) (VERI-2344) SystemVerilog keyword 'xor' used in incorrect context
ERROR <2043137> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/keyexpansion.sv(22,35-22,38) (VERI-1137) syntax error near 'xor'
ERROR <2044344> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/keyexpansion.sv(22,35-22,38) (VERI-2344) SystemVerilog keyword 'xor' used in incorrect context
ERROR <2043137> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/keyexpansion.sv(23,36-23,39) (VERI-1137) syntax error near 'xor'
ERROR <2044344> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/keyexpansion.sv(23,36-23,39) (VERI-2344) SystemVerilog keyword 'xor' used in incorrect context
ERROR <2043072> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/keyexpansion.sv(1,1-28,10) (VERI-1072) module 'keyexpansion' is ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/keyexpansion.sv' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/RCon.sv'
ERROR <2043137> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/RCon.sv(18,2-18,5) (VERI-1137) syntax error near 'end'
ERROR <2044344> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/RCon.sv(18,2-18,5) (VERI-2344) SystemVerilog keyword 'end' used in incorrect context
ERROR <2043072> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/RCon.sv(1,1-19,10) (VERI-1072) module 'RCon' is ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/RCon.sv' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/ROTWORD.sv'
ERROR <2043137> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/ROTWORD.sv(5,10-5,11) (VERI-1137) syntax error near '='
WARNING <2043372> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/ROTWORD.sv(5,25-5,36) (VERI-1372) redeclaration of ANSI port 'word' is not allowed
ERROR <2043371> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/ROTWORD.sv(5,25-5,36) (VERI-1371) inconsistent dimension in declaration
WARNING <2043372> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/ROTWORD.sv(5,38-5,49) (VERI-1372) redeclaration of ANSI port 'word' is not allowed
WARNING <2043372> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/ROTWORD.sv(5,51-5,60) (VERI-1372) redeclaration of ANSI port 'word' is not allowed
ERROR <2043137> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/ROTWORD.sv(5,60-5,61) (VERI-1137) syntax error near ')'
ERROR <2043281> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/ROTWORD.sv(5,2-5,9) (VERI-1281) 'rotword' is not a type
ERROR <2043072> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/ROTWORD.sv(1,1-7,10) (VERI-1072) module 'ROTWORD' is ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/ROTWORD.sv' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/SUBBYTES.sv'
INFO <2043018> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/src/aes_core_tb.sv(11,8-11,26) (VERI-1018) compiling module 'testbench_aes_core'
INFO <2043018> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/src/aes_sbox_tb.sv(7,8-7,26) (VERI-1018) compiling module 'testbench_aes_sbox'
INFO <2043018> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/src/aes_spi_tb.sv(8,8-8,25) (VERI-1018) compiling module 'testbench_aes_spi'
INFO <2043018> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/src/aes_starter.sv(93,8-93,12) (VERI-1018) compiling module 'sbox'
INFO <2043018> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/src/aes_starter.sv(134,8-134,18) (VERI-1018) compiling module 'mixcolumns'
INFO <2043018> - C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/SUBBYTES.sv(1,8-1,16) (VERI-1018) compiling module 'SUBBYTES'
Done: design load finished with (17) errors, and (3) warnings

</PRE></BODY></HTML>