===== Simulator configuration =====
BLOCKSIZE:                    64
L1_SIZE:                      8192
L1_ASSOC:                     2
Victim_Cache_SIZE:            1024
L2_SIZE:                      16384
L2_ASSOC:                     4
trace_file:                   perl_trace.txt
===================================
===== L1 contents =====
set 0: 4002d   4002c   
set 1: 4002c   4002d   
set 2: 40016   4002d   
set 3: 4002d   4002c   
set 4: 4002d   4001d   
set 5: 4002a   4002c   
set 6: 4002b   4002c   
set 7: 4001d   4002c   
set 8: 4000f   4002c   
set 9: 40011   4002c   
set 10: 40002   4002c   
set 11: 40002   40019   
set 12: 4002c   40028   
set 13: 40013   4002b   
set 14: 40013   4002c   
set 15: 4001d   40028   
set 16: 4001b   4000d   
set 17: 4000d   4002b   
set 18: 4000d   40028   
set 19: 4001e   4000d   
set 20: 4001e   40028   
set 21: 4002b   4002a   
set 22: 4000d   4002a   
set 23: 4002b   4002c   
set 24: 4002b   4002c   
set 25: 4002c   4002b   
set 26: 4002b   4002c   
set 27: 4002b   4002c   
set 28: 4002c   4002b   
set 29: 4000c   4002c   
set 30: 4002c   4002b   
set 31: 4002c   4002b   
set 32: 4001e   4002c   
set 33: 4002c   4002b   
set 34: 4001e   4001c   
set 35: 4001e   4002c   
set 36: 4001e   4002c   
set 37: 4001e   4000b   
set 38: 4001e   4002c   
set 39: 4001e   4002c   
set 40: 4002c   4002b   
set 41: 4002c   4002b   
set 42: 4001e   4002a   
set 43: 40016   4001e   
set 44: 40013   4002c   
set 45: 40013   4002c   
set 46: 4001e   7b033   
set 47: 7b033   4002c   
set 48: 4001e   4001c   
set 49: 4001e   4002c   
set 50: 4001b   4001e   
set 51: 4001b   4002c   
set 52: 4001b   4001e   
set 53: 4002c   4001d   
set 54: 4001b   7b033   
set 55: 4002c   4002b   
set 56: 4001b   4002b   
set 57: 7b033   4002c   
set 58: 4002c   4002b   
set 59: 7b033   4002c   
set 60: 4002c   4002b   
set 61: 7b033   4002c   
set 62: 4002c   40029   
set 63: 4002c   4001d   
===== Victim Cache contents =====
set 0: 10004ee   1000ad4   1000b04   1000ac3   1000774   1000b02   1000ac1   1000b38   1000ac0   1000a13   1000aff   1000afe   1000b25   1000a7d   1000abc   1000750   
===== L2 contents =====
set 0: 4002d   4002c   4002a   4002b   
set 1: 4002d   4002a   4002c   4002b   
set 2: 4002d   4002c   4002a   4001d   
set 3: 4002d   4002a   4002c   4002b   
set 4: 4002d   4002c   4002b   4001d   
set 5: 4002b   4002a   4002c   4001d   
set 6: 4001d   4002c   4002a   4002b   
set 7: 4002a   4002c   4002b   4001d   
set 8: 4002b   4002c   4002a   40028   
set 9: 4002c   4002a   4001d   40011   
set 10: 4002c   4002b   40002   40028   
set 11: 4002a   4002c   4001d   40028   
set 12: 4002b   4002c   40028   4002a   
set 13: 4002c   4002b   4002a   40028   
set 14: 4002c   4002a   40028   40013   
set 15: 4002c   4001d   4002a   40028   
set 16: 4001d   4002c   40028   4002a   
set 17: 4002b   4002c   40028   4000d   
set 18: 4002b   4002c   40028   4002a   
set 19: 40028   4002b   4002c   4000d   
set 20: 40028   4002c   4002b   4001d   
set 21: 4002c   4002a   4001d   4002b   
set 22: 4002b   4002a   4002c   4000d   
set 23: 4002a   4002c   4001d   4002b   
set 24: 4001d   4002c   4002a   4002b   
set 25: 4002a   4002c   4001d   4002b   
set 26: 4001d   4002c   4002a   4002b   
set 27: 4001d   4002b   4002c   4002a   
set 28: 4002a   4002c   4001d   4002b   
set 29: 4002c   4002b   4001d   4002a   
set 30: 4002a   4002c   4001d   4002b   
set 31: 4002a   4002c   4001d   4002b   
set 32: 4002b   4002c   4001e   4002a   
set 33: 4002a   4002c   4001d   4002b   
set 34: 4002c   4002b   4001d   4001c   
set 35: 4002b   4002c   4002a   4001d   
set 36: 4002b   4002c   4002a   4001d   
set 37: 4002c   4002b   4001c   4001e   
set 38: 4002c   4002b   4002a   4001d   
set 39: 4002b   4002c   4001c   4002a   
set 40: 4002c   4001c   4002a   4002b   
set 41: 4002a   4002c   4001d   4002b   
set 42: 4002c   4002a   4002b   4001d   
set 43: 4002c   4002a   4002b   4001d   
set 44: 4002b   4002c   40013   4002a   
set 45: 4002b   4002c   4001c   40013   
set 46: 4002c   4002b   40013   4002a   
set 47: 4002b   4002c   4001c   7b033   
set 48: 4002c   4002b   4001c   4002a   
set 49: 4001c   4002c   4002b   4001d   
set 50: 4002c   4002b   4001d   4002a   
set 51: 4002b   4002c   4001d   4002a   
set 52: 4001d   4002c   4002b   4001c   
set 53: 4002b   4002c   4002a   4001c   
set 54: 4002c   4002b   4001d   4002a   
set 55: 4001c   4002c   4001d   4002b   
set 56: 4002b   4002c   4001d   4001b   
set 57: 4002c   4002b   4002a   4001c   
set 58: 4001d   4002c   4002a   4002b   
set 59: 4002c   4002b   4002a   4001d   
set 60: 4002c   4002a   4002b   4001d   
set 61: 4002c   4002b   40029   4001d   
set 62: 4002c   4002a   4002b   4001d   
set 63: 4002c   4001c   4002b   4002a   
====== Simulation results (raw) ======
a. number of L1 reads:                70107
b. number of L1 read misses:          1927
c. number of L1 writes:		     29893
d. number of L1 write misses:         24
e. L1 miss rate:                      0.0195
f. number of swaps:                   1382
g. number of victim cache writeback:  766
h. number of L2 reads:                2496
i. number of L2 read misses:          1268
j. number of L2 writes:               766
k. number of L2 write misses:         123
l. L2 miss rate:                      0.5080
m. number of L2 writebacks:           415
n. total memory traffic:              1806
==== Simulation results (performance) ====
1. average access time:         0.7113 ns
