

================================================================
== Synthesis Summary Report of 'matrixadd'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 03:44:46 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        matrixadd
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |            Modules           |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |            & Loops           |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ matrixadd                   |  Timing|  -0.33|    49191|  2.460e+05|         -|    49192|     -|        no|     -|  12 (~0%)|  2235 (~0%)|  2913 (~0%)|    -|
    | + matrixadd_Pipeline_loop_0  |       -|   0.07|    49155|  2.458e+05|         -|    49155|     -|        no|     -|         -|   155 (~0%)|   226 (~0%)|    -|
    |  o loop_0                    |      II|   3.65|    49153|  2.458e+05|         8|        6|  8192|       yes|     -|         -|           -|           -|    -|
    | + matrixadd_Pipeline_loop_1  |       -|   0.07|    49155|  2.458e+05|         -|    49155|     -|        no|     -|   2 (~0%)|   360 (~0%)|   445 (~0%)|    -|
    |  o loop_1                    |      II|   3.65|    49153|  2.458e+05|         8|        6|  8192|       yes|     -|         -|           -|           -|    -|
    | + matrixadd_Pipeline_loop_2  |       -|   0.07|    49155|  2.458e+05|         -|    49155|     -|        no|     -|   2 (~0%)|   360 (~0%)|   445 (~0%)|    -|
    |  o loop_2                    |      II|   3.65|    49153|  2.458e+05|         8|        6|  8192|       yes|     -|         -|           -|           -|    -|
    | + matrixadd_Pipeline_loop_3  |       -|   0.07|    49155|  2.458e+05|         -|    49155|     -|        no|     -|   2 (~0%)|   360 (~0%)|   445 (~0%)|    -|
    |  o loop_3                    |      II|   3.65|    49153|  2.458e+05|         8|        6|  8192|       yes|     -|         -|           -|           -|    -|
    | + matrixadd_Pipeline_loop_5  |       -|   0.07|    49155|  2.458e+05|         -|    49155|     -|        no|     -|   2 (~0%)|   360 (~0%)|   445 (~0%)|    -|
    |  o loop_5                    |      II|   3.65|    49153|  2.458e+05|         8|        6|  8192|       yes|     -|         -|           -|           -|    -|
    | + matrixadd_Pipeline_loop_7  |       -|   0.07|    49155|  2.458e+05|         -|    49155|     -|        no|     -|   2 (~0%)|   360 (~0%)|   445 (~0%)|    -|
    |  o loop_7                    |      II|   3.65|    49153|  2.458e+05|         8|        6|  8192|       yes|     -|         -|           -|           -|    -|
    +------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+-----------+----------+
| Port             | Direction | Bitwidth |
+------------------+-----------+----------+
| array_0_address0 | out       | 13       |
| array_0_q0       | in        | 32       |
| array_1_address0 | out       | 13       |
| array_1_q0       | in        | 32       |
| array_2_address0 | out       | 13       |
| array_2_q0       | in        | 32       |
| array_3_address0 | out       | 13       |
| array_3_address1 | out       | 13       |
| array_3_d0       | out       | 32       |
| array_3_d1       | out       | 32       |
| array_3_q0       | in        | 32       |
| array_3_q1       | in        | 32       |
| array_4_address0 | out       | 13       |
| array_4_q0       | in        | 32       |
| array_5_address0 | out       | 13       |
| array_5_address1 | out       | 13       |
| array_5_d0       | out       | 32       |
| array_5_d1       | out       | 32       |
| array_5_q0       | in        | 32       |
| array_5_q1       | in        | 32       |
| array_6_address0 | out       | 13       |
| array_6_q0       | in        | 32       |
| array_7_address0 | out       | 13       |
| array_7_q0       | in        | 32       |
+------------------+-----------+----------+

* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| array_0  | in        | float*   |
| array_1  | in        | float*   |
| array_2  | in        | float*   |
| array_3  | unused    | float*   |
| array_4  | in        | float*   |
| array_5  | unused    | float*   |
| array_6  | in        | float*   |
| array_7  | in        | float*   |
| return   | out       | float    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| array_0  | array_0_address0 | port    | offset   |
| array_0  | array_0_ce0      | port    |          |
| array_0  | array_0_q0       | port    |          |
| array_1  | array_1_address0 | port    | offset   |
| array_1  | array_1_ce0      | port    |          |
| array_1  | array_1_q0       | port    |          |
| array_2  | array_2_address0 | port    | offset   |
| array_2  | array_2_ce0      | port    |          |
| array_2  | array_2_q0       | port    |          |
| array_3  | array_3_address0 | port    | offset   |
| array_3  | array_3_ce0      | port    |          |
| array_3  | array_3_we0      | port    |          |
| array_3  | array_3_d0       | port    |          |
| array_3  | array_3_q0       | port    |          |
| array_3  | array_3_address1 | port    | offset   |
| array_3  | array_3_ce1      | port    |          |
| array_3  | array_3_we1      | port    |          |
| array_3  | array_3_d1       | port    |          |
| array_3  | array_3_q1       | port    |          |
| array_4  | array_4_address0 | port    | offset   |
| array_4  | array_4_ce0      | port    |          |
| array_4  | array_4_q0       | port    |          |
| array_5  | array_5_address0 | port    | offset   |
| array_5  | array_5_ce0      | port    |          |
| array_5  | array_5_we0      | port    |          |
| array_5  | array_5_d0       | port    |          |
| array_5  | array_5_q0       | port    |          |
| array_5  | array_5_address1 | port    | offset   |
| array_5  | array_5_ce1      | port    |          |
| array_5  | array_5_we1      | port    |          |
| array_5  | array_5_d1       | port    |          |
| array_5  | array_5_q1       | port    |          |
| array_6  | array_6_address0 | port    | offset   |
| array_6  | array_6_ce0      | port    |          |
| array_6  | array_6_q0       | port    |          |
| array_7  | array_7_address0 | port    | offset   |
| array_7  | array_7_ce0      | port    |          |
| array_7  | array_7_q0       | port    |          |
| return   | ap_return        | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+----------+------+---------+---------+
| + matrixadd                           | 12  |        |          |      |         |         |
|   fadd_32ns_32ns_32_5_full_dsp_1_U26  | 2   |        | add      | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U26  | 2   |        | add1     | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U26  | 2   |        | add2     | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U26  | 2   |        | add3     | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U26  | 2   |        | add4     | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U26  | 2   |        | add5     | fadd | fulldsp | 4       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U26  | 2   |        | add6     | fadd | fulldsp | 4       |
|  + matrixadd_Pipeline_loop_0          | 0   |        |          |      |         |         |
|    add_ln28_fu_104_p2                 |     |        | add_ln28 | add  | fabric  | 0       |
|  + matrixadd_Pipeline_loop_1          | 2   |        |          |      |         |         |
|    add_ln35_fu_104_p2                 |     |        | add_ln35 | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6  | 2   |        | s_1_1    | fadd | fulldsp | 4       |
|  + matrixadd_Pipeline_loop_2          | 2   |        |          |      |         |         |
|    add_ln42_fu_104_p2                 |     |        | add_ln42 | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10 | 2   |        | s_2_1    | fadd | fulldsp | 4       |
|  + matrixadd_Pipeline_loop_3          | 2   |        |          |      |         |         |
|    add_ln49_fu_104_p2                 |     |        | add_ln49 | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U14 | 2   |        | s_4_1    | fadd | fulldsp | 4       |
|  + matrixadd_Pipeline_loop_5          | 2   |        |          |      |         |         |
|    add_ln56_fu_104_p2                 |     |        | add_ln56 | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U18 | 2   |        | s_6_1    | fadd | fulldsp | 4       |
|  + matrixadd_Pipeline_loop_7          | 2   |        |          |      |         |         |
|    add_ln63_fu_104_p2                 |     |        | add_ln63 | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U22 | 2   |        | s_7_1    | fadd | fulldsp | 4       |
+---------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

