$date
	Mon Nov 13 18:27:24 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testdecoder $end
$var wire 4 ! DataReg [3:0] $end
$var wire 4 " InstructIn [3:0] $end
$var reg 4 # DataIn [3:0] $end
$var reg 1 $ address $end
$scope module x $end
$var wire 4 % DataIn [3:0] $end
$var wire 1 & address $end
$var reg 4 ' DataReg [3:0] $end
$var reg 4 ( InstructIn [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b101 '
1&
b101 %
1$
b101 #
bx "
b101 !
$end
#200
b1011 (
b1011 "
0$
0&
b1011 #
b1011 %
#400
b110 (
b110 "
b110 #
b110 %
#600
