<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us"><head><style type="text/css"> @import url('http://www.gnu.org/software/emacs/manual.css');</style></head><body style="padding:1rem;"><strong>verilog-mode-abbrev-table</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre></br>
[## 0 task 0 0 0 0 0 input 0 0 0 if 0 initial 0 0 0 module 0 primitive 0 specify 0 0 0 while begin 0 0 0 0 0 function fork 0 for 0 wire 0 else\ if casex output casez 0 generate reg inout assign 0 0 0 0 0 0 0 0 class 0]
</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Abbrev table in use in Verilog-mode buffers.<br/><br/><br/><br/><small>A courtesy of <a href="http://endlessparentheses.com/">Endless Parentheses</a>. Content under GPL as a part of GNU Emacs.</small></body></html>
