-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_loadDDR_data_2124 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem10_AWVALID : OUT STD_LOGIC;
    m_axi_gmem10_AWREADY : IN STD_LOGIC;
    m_axi_gmem10_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem10_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem10_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_WVALID : OUT STD_LOGIC;
    m_axi_gmem10_WREADY : IN STD_LOGIC;
    m_axi_gmem10_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem10_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem10_WLAST : OUT STD_LOGIC;
    m_axi_gmem10_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_ARVALID : OUT STD_LOGIC;
    m_axi_gmem10_ARREADY : IN STD_LOGIC;
    m_axi_gmem10_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem10_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem10_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_RVALID : IN STD_LOGIC;
    m_axi_gmem10_RREADY : OUT STD_LOGIC;
    m_axi_gmem10_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem10_RLAST : IN STD_LOGIC;
    m_axi_gmem10_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem10_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_BVALID : IN STD_LOGIC;
    m_axi_gmem10_BREADY : OUT STD_LOGIC;
    m_axi_gmem10_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    hasUpper_fifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    hasUpper_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    hasUpper_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    hasUpper_fifo_i_full_n : IN STD_LOGIC;
    hasUpper_fifo_i_write : OUT STD_LOGIC;
    hasUpper : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Infeasi_Res_S2_loadDDR_data_2124 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal first_iter_0_reg_95 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_io : BOOLEAN;
    signal icmp_ln58_1_reg_225 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_1_reg_225_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln58_1_fu_155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem10_blk_n_AR : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal gmem10_blk_n_R : STD_LOGIC;
    signal hasUpper_fifo_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal hasUpper_read_reg_215 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln58_fu_129_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln58_reg_220 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln58_1_reg_225_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_1_reg_225_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_1_reg_225_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_1_reg_225_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_1_reg_225_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_1_reg_225_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_1_reg_225_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_1_reg_225_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_1_reg_225_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_1_reg_225_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal sext_ln58_fu_188_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_60 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln58_fu_161_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal hasUpper_fifo_i_write_local : STD_LOGIC;
    signal icmp_ln58_fu_111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln58_fu_117_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_fu_121_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln54_fu_151_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln58_3_fu_179_p4 : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_363 : BOOLEAN;
    signal ap_condition_256 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component Infeasi_Res_S2_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_U : component Infeasi_Res_S2_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    first_iter_0_reg_95_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    first_iter_0_reg_95 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_condition_363)) then 
                    first_iter_0_reg_95 <= ap_const_lv1_0;
                end if;
            end if; 
        end if;
    end process;

    i_fu_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_256)) then
                if ((icmp_ln58_1_fu_155_p2 = ap_const_lv1_1)) then 
                    i_fu_60 <= add_ln58_fu_161_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_60 <= ap_const_lv31_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln58_1_reg_225_pp0_iter10_reg <= icmp_ln58_1_reg_225_pp0_iter9_reg;
                icmp_ln58_1_reg_225_pp0_iter11_reg <= icmp_ln58_1_reg_225_pp0_iter10_reg;
                icmp_ln58_1_reg_225_pp0_iter2_reg <= icmp_ln58_1_reg_225_pp0_iter1_reg;
                icmp_ln58_1_reg_225_pp0_iter3_reg <= icmp_ln58_1_reg_225_pp0_iter2_reg;
                icmp_ln58_1_reg_225_pp0_iter4_reg <= icmp_ln58_1_reg_225_pp0_iter3_reg;
                icmp_ln58_1_reg_225_pp0_iter5_reg <= icmp_ln58_1_reg_225_pp0_iter4_reg;
                icmp_ln58_1_reg_225_pp0_iter6_reg <= icmp_ln58_1_reg_225_pp0_iter5_reg;
                icmp_ln58_1_reg_225_pp0_iter7_reg <= icmp_ln58_1_reg_225_pp0_iter6_reg;
                icmp_ln58_1_reg_225_pp0_iter8_reg <= icmp_ln58_1_reg_225_pp0_iter7_reg;
                icmp_ln58_1_reg_225_pp0_iter9_reg <= icmp_ln58_1_reg_225_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                hasUpper_read_reg_215 <= hasUpper;
                icmp_ln58_1_reg_225 <= icmp_ln58_1_fu_155_p2;
                icmp_ln58_1_reg_225_pp0_iter1_reg <= icmp_ln58_1_reg_225;
                    zext_ln58_reg_220(30 downto 0) <= zext_ln58_fu_129_p1(30 downto 0);
            end if;
        end if;
    end process;
    zext_ln58_reg_220(63 downto 31) <= "000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln58_fu_161_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter12, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state13_pp0_stage0_iter12, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage0_iter12)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter12, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_io, ap_block_state13_pp0_stage0_iter12, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage0_iter12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter12, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_io, ap_block_state13_pp0_stage0_iter12, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage0_iter12)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_state13_pp0_stage0_iter12_assign_proc : process(m_axi_gmem10_RVALID, icmp_ln58_1_reg_225_pp0_iter11_reg, hasUpper_fifo_i_full_n)
    begin
                ap_block_state13_pp0_stage0_iter12 <= (((hasUpper_fifo_i_full_n = ap_const_logic_0) and (icmp_ln58_1_reg_225_pp0_iter11_reg = ap_const_lv1_1)) or ((icmp_ln58_1_reg_225_pp0_iter11_reg = ap_const_lv1_1) and (m_axi_gmem10_RVALID = ap_const_logic_0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_io_assign_proc : process(m_axi_gmem10_ARREADY, first_iter_0_reg_95)
    begin
                ap_block_state2_io <= ((m_axi_gmem10_ARREADY = ap_const_logic_0) and (first_iter_0_reg_95 = ap_const_lv1_1));
    end process;


    ap_condition_256_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_256 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_363_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln58_1_reg_225, ap_block_pp0_stage0_11001)
    begin
                ap_condition_363 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln58_1_reg_225 = ap_const_lv1_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln58_1_fu_155_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln58_1_fu_155_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter11_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_60, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_60;
        end if; 
    end process;

    empty_fu_121_p3 <= 
        trunc_ln58_fu_117_p1 when (icmp_ln58_fu_111_p2(0) = '1') else 
        ap_const_lv31_0;

    gmem10_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_gmem10_ARREADY, first_iter_0_reg_95, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (first_iter_0_reg_95 = ap_const_lv1_1))) then 
            gmem10_blk_n_AR <= m_axi_gmem10_ARREADY;
        else 
            gmem10_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem10_blk_n_R_assign_proc : process(ap_enable_reg_pp0_iter12, m_axi_gmem10_RVALID, icmp_ln58_1_reg_225_pp0_iter11_reg, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln58_1_reg_225_pp0_iter11_reg = ap_const_lv1_1))) then 
            gmem10_blk_n_R <= m_axi_gmem10_RVALID;
        else 
            gmem10_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    hasUpper_fifo_i_blk_n_assign_proc : process(ap_enable_reg_pp0_iter12, icmp_ln58_1_reg_225_pp0_iter11_reg, hasUpper_fifo_i_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln58_1_reg_225_pp0_iter11_reg = ap_const_lv1_1))) then 
            hasUpper_fifo_i_blk_n <= hasUpper_fifo_i_full_n;
        else 
            hasUpper_fifo_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    hasUpper_fifo_i_din <= m_axi_gmem10_RDATA;
    hasUpper_fifo_i_write <= hasUpper_fifo_i_write_local;

    hasUpper_fifo_i_write_local_assign_proc : process(ap_enable_reg_pp0_iter12, icmp_ln58_1_reg_225_pp0_iter11_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln58_1_reg_225_pp0_iter11_reg = ap_const_lv1_1))) then 
            hasUpper_fifo_i_write_local <= ap_const_logic_1;
        else 
            hasUpper_fifo_i_write_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln58_1_fu_155_p2 <= "1" when (signed(zext_ln54_fu_151_p1) < signed(p_read)) else "0";
    icmp_ln58_fu_111_p2 <= "1" when (signed(p_read) > signed(ap_const_lv32_0)) else "0";
    m_axi_gmem10_ARADDR <= sext_ln58_fu_188_p1;
    m_axi_gmem10_ARBURST <= ap_const_lv2_0;
    m_axi_gmem10_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem10_ARID <= ap_const_lv1_0;
    m_axi_gmem10_ARLEN <= zext_ln58_reg_220(32 - 1 downto 0);
    m_axi_gmem10_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem10_ARPROT <= ap_const_lv3_0;
    m_axi_gmem10_ARQOS <= ap_const_lv4_0;
    m_axi_gmem10_ARREGION <= ap_const_lv4_0;
    m_axi_gmem10_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem10_ARUSER <= ap_const_lv1_0;

    m_axi_gmem10_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, first_iter_0_reg_95, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (first_iter_0_reg_95 = ap_const_lv1_1))) then 
            m_axi_gmem10_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem10_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem10_AWADDR <= ap_const_lv64_0;
    m_axi_gmem10_AWBURST <= ap_const_lv2_0;
    m_axi_gmem10_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem10_AWID <= ap_const_lv1_0;
    m_axi_gmem10_AWLEN <= ap_const_lv32_0;
    m_axi_gmem10_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem10_AWPROT <= ap_const_lv3_0;
    m_axi_gmem10_AWQOS <= ap_const_lv4_0;
    m_axi_gmem10_AWREGION <= ap_const_lv4_0;
    m_axi_gmem10_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem10_AWUSER <= ap_const_lv1_0;
    m_axi_gmem10_AWVALID <= ap_const_logic_0;
    m_axi_gmem10_BREADY <= ap_const_logic_0;

    m_axi_gmem10_RREADY_assign_proc : process(ap_enable_reg_pp0_iter12, icmp_ln58_1_reg_225_pp0_iter11_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln58_1_reg_225_pp0_iter11_reg = ap_const_lv1_1))) then 
            m_axi_gmem10_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem10_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem10_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem10_WID <= ap_const_lv1_0;
    m_axi_gmem10_WLAST <= ap_const_logic_0;
    m_axi_gmem10_WSTRB <= ap_const_lv64_0;
    m_axi_gmem10_WUSER <= ap_const_lv1_0;
    m_axi_gmem10_WVALID <= ap_const_logic_0;
        sext_ln58_fu_188_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln58_3_fu_179_p4),64));

    trunc_ln58_3_fu_179_p4 <= hasUpper_read_reg_215(63 downto 6);
    trunc_ln58_fu_117_p1 <= p_read(31 - 1 downto 0);
    zext_ln54_fu_151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_load),32));
    zext_ln58_fu_129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_121_p3),64));
end behav;
