
Selected circuits
===================
 - **Circuit**: 8-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mse parameters
 - **References**: 
   - V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: [10.23919/DATE.2017.7926993](https://dx.doi.org/10.23919/DATE.2017.7926993)


Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_mse_00_0000 | 0.00 | 0 | 0.00 | 0.00 | 0 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_391_mse_00_0000_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_391_mse_00_0000_pdk45.v)]  [[C](mul8u_pwr_0_391_mse_00_0000.c)] |
| mul8u_pwr_0_386_mse_01_8750 | 0.0015 | 0.0046 | 64.06 | 0.052 | 1.9 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_386_mse_01_8750_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_386_mse_01_8750_pdk45.v)]  [[C](mul8u_pwr_0_386_mse_01_8750.c)] |
| mul8u_pwr_0_370_mse_16_6875 | 0.0046 | 0.017 | 75.00 | 0.18 | 17 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_370_mse_16_6875_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_370_mse_16_6875_pdk45.v)]  [[C](mul8u_pwr_0_370_mse_16_6875.c)] |
| mul8u_pwr_0_344_mse_241_0000 | 0.017 | 0.082 | 74.80 | 0.51 | 241 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_344_mse_241_0000_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_344_mse_241_0000_pdk45.v)]  [[C](mul8u_pwr_0_344_mse_241_0000.c)] |
| mul8u_pwr_0_276_mse_2763_5625 | 0.065 | 0.25 | 96.37 | 1.90 | 2764 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_276_mse_2763_5625_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_276_mse_2763_5625_pdk45.v)]  [[C](mul8u_pwr_0_276_mse_2763_5625.c)] |
| mul8u_pwr_0_195_mse_27986_7930 | 0.20 | 0.89 | 98.16 | 4.73 | 27987 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_195_mse_27986_7930_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_195_mse_27986_7930_pdk45.v)]  [[C](mul8u_pwr_0_195_mse_27986_7930.c)] |
| mul8u_pwr_0_095_mse_305440_2500 | 0.67 | 2.9 | 99.05 | 12.14 | 305440 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_095_mse_305440_2500_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_095_mse_305440_2500_pdk45.v)]  [[C](mul8u_pwr_0_095_mse_305440_2500.c)] |
| mul8u_pwr_0_031_mse_3395904_2500 | 2.28 | 9.1 | 99.16 | 28.42 | 3395904 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_031_mse_3395904_2500_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_031_mse_3395904_2500_pdk45.v)]  [[C](mul8u_pwr_0_031_mse_3395904_2500.c)] |
| mul8u_pwr_0_002_mse_37660750_2500 | 7.41 | 26 | 99.21 | 57.81 | 37660750 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_002_mse_37660750_2500_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_002_mse_37660750_2500_pdk45.v)]  [[C](mul8u_pwr_0_002_mse_37660750_2500.c)] |
| mul8u_pwr_0_000_mse_471649806_2500 | 24.81 | 99 | 99.22 | 100.00 | 471649806 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_000_mse_471649806_2500_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_000_mse_471649806_2500_pdk45.v)]  [[C](mul8u_pwr_0_000_mse_471649806_2500.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             