// VERILOG_OUTPUT: a.v
// VERILOG_TB: ext_stub_tb.v

@ExtStub()
def f(a1, a2 #32) (#32) {
  return 0
}

def main() {
  assert(f(2, 3) == 5)
}

compile()
writeHdl("a.v")
