{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 2394, "design__instance__area": 70953.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 3, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.12901800870895386, "power__switching__total": 0.08887729793787003, "power__leakage__total": 7.685440550631029e-07, "power__total": 0.21789607405662537, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5523280877884457, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5522668034757531, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6075040642490523, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.4963640750026728, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.607504, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.496364, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 3, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7913172563412888, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7912559720285962, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.3546243399307598, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.88394127852621, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -307.38781634556983, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.88394127852621, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.347373, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 145, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.883941, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 145, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4455626826941428, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.44550145389260304, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2804950795469269, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.6146323624025625, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.280495, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.656441, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 2, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.4424610525425274, "clock__skew__worst_setup": 0.4424017111201829, "timing__hold__ws": 0.2775908470546726, "timing__setup__ws": -4.2577187425302805, "timing__hold__tns": 0, "timing__setup__tns": -339.51310279699607, "timing__hold__wns": 0, "timing__setup__wns": -4.2577187425302805, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.277591, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 436, "timing__setup_r2r__ws": -4.257719, "timing__setup_r2r_vio__count": 436, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3230, "design__instance__area__stdcell": 74623.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.715995, "design__instance__utilization__stdcell": 0.715995, "design__rows": 82, "design__rows:GF018hv5v_mcu_sc7": 82, "design__sites": 47478, "design__sites:GF018hv5v_mcu_sc7": 47478, "design__instance__count__class:buffer": 201, "design__instance__area__class:buffer": 4403.57, "design__instance__count__class:inverter": 139, "design__instance__area__class:inverter": 1470.78, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 18228.9, "design__instance__count__class:multi_input_combinational_cell": 1414, "design__instance__area__class:multi_input_combinational_cell": 34993.7, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "design__instance__count__class:timing_repair_buffer": 238, "design__instance__area__class:timing_repair_buffer": 6166.32, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 94803.5, "design__violations": 0, "design__instance__count__class:clock_buffer": 86, "design__instance__area__class:clock_buffer": 4816.27, "design__instance__count__class:clock_inverter": 36, "design__instance__area__class:clock_inverter": 873.69, "design__instance__count__setup_buffer": 99, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2401, "route__net__special": 2, "route__drc_errors__iter:0": 815, "route__wirelength__iter:0": 104247, "route__drc_errors__iter:1": 242, "route__wirelength__iter:1": 102975, "route__drc_errors__iter:2": 193, "route__wirelength__iter:2": 102615, "route__drc_errors__iter:3": 6, "route__wirelength__iter:3": 102447, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 102432, "route__drc_errors": 0, "route__wirelength": 102432, "route__vias": 15776, "route__vias__singlecut": 15776, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 626.43, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 3, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5477389807863687, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5477093378307729, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6030428549430294, "timing__setup__ws__corner:min_tt_025C_5v00": 2.667298457600415, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.603043, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.667299, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 3, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7834055847994477, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7835863291129684, "timing__hold__ws__corner:min_ss_125C_4v50": 0.3914999546473882, "timing__setup__ws__corner:min_ss_125C_4v50": -3.5926800329380977, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -281.9709061607277, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.5926800329380977, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.339524, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 145, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.59268, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 145, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 3, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4424610525425274, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4424017111201829, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2775908470546726, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.704192724064384, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.277591, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.765495, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 3, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5578460073991925, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5577827246849992, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6129068537288895, "timing__setup__ws__corner:max_tt_025C_5v00": 2.290758758632956, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.612907, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.290759, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 3, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8008326450875571, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8007691403287526, "timing__hold__ws__corner:max_ss_125C_4v50": 0.3119677937614124, "timing__setup__ws__corner:max_ss_125C_4v50": -4.2577187425302805, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -339.51310279699607, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.2577187425302805, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.356882, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.257719, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 3, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.44925045510818623, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.44918711688284, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2840128212999402, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.507865763818475, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.284013, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.523642, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 54, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99599, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99856, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00400789, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00809396, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00232889, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00809396, "design_powergrid__voltage__worst": 0.00809396, "design_powergrid__voltage__worst__net:VDD": 4.99599, "design_powergrid__drop__worst": 0.00809396, "design_powergrid__drop__worst__net:VDD": 0.00400789, "design_powergrid__voltage__worst__net:VSS": 0.00809396, "design_powergrid__drop__worst__net:VSS": 0.00809396, "ir__voltage__worst": 5, "ir__drop__avg": 0.00144, "ir__drop__worst": 0.00401, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}