var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/LOPD_4bit.sv","src":"module LOPD_4bit(\n    input logic [3:0]       i_data  ,\n    output logic [1:0]      o_pos_one,\n    output logic            o_zero_flag\n);\n\n/////////////////// LDO ///////////////////\n// D[3] | D[2] | D[1] | D[0] |PO[3] | PO[2] | PO[1] | PO[0] | ZERO_FLAG |\n//   0  |   0  |   0  |   0  |  0   |   0   |   0   |   0   |     1     |\n//   0  |   0  |   0  |   1  |  0   |   0   |   0   |   1   |     0     |\n//   0  |   0  |   1  |   X  |  0   |   0   |   1   |   0   |     0     |\n//   0  |   1  |   X  |   X  |  0   |   1   |   0   |   0   |     0     |\n//   1  |   X  |   X  |   X  |  1   |   0   |   0   |   0   |     0     |\n/////////////////// LDOD ///////////////////\n// D[3] | D[2] | D[1] | D[0] | PO[1] | PO[0] | ZERO_FLAG |\n//   0  |   0  |   0  |   0  |   0   |   0   |     1     |\n//   0  |   0  |   0  |   1  |   0   |   0   |     0     |\n//   0  |   0  |   1  |   X  |   0   |   1   |     0     |\n//   0  |   1  |   X  |   X  |   1   |   0   |     0     |\n//   1  |   X  |   X  |   X  |   1   |   1   |     0     |\n\nassign o_zero_flag = ~((o_pos_one[1])|(i_data[1]|i_data[0])) ;\nassign o_pos_one[1] = i_data[3] | i_data[2];\nassign o_pos_one[0] = ((~(i_data[3] | i_data[2])) & (i_data[1])) |  (i_data[3]);\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);