## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.2
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Wed Aug 29 09:59:08 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/project.runs/synth_1/runme.log
[Wed Aug 29 09:59:08 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log operator_int_mul3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source operator_int_mul3.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_int_mul3.tcl -notrace
Command: synth_design -top operator_int_mul3 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21258 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.355 ; gain = 80.895 ; free physical = 1866 ; free virtual = 11446
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'operator_int_mul3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.vhd:127]
INFO: [Synth 8-3491] module 'lut_mul3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:12' bound to instance 'grp_lut_mul3_chunk_fu_80' of component 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.vhd:147]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:65]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q0.vhd:78' bound to instance 'q0_U' of component 'lut_mul3_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:185]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q0.vhd:91]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q0.vhd:12' bound to instance 'lut_mul3_chunk_q0_rom_U' of component 'lut_mul3_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q0_rom' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q0' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q0.vhd:91]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q1.vhd:73' bound to instance 'q1_U' of component 'lut_mul3_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:197]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q1.vhd:86]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q1.vhd:12' bound to instance 'lut_mul3_chunk_q1_rom_U' of component 'lut_mul3_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q1.vhd:98]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q1_rom' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q1' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q1.vhd:86]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q2.vhd:75' bound to instance 'q2_U' of component 'lut_mul3_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:209]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q2.vhd:88]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q2.vhd:12' bound to instance 'lut_mul3_chunk_q2_rom_U' of component 'lut_mul3_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q2.vhd:100]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q2_rom' (5#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q2' (6#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q2.vhd:88]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q3' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q3.vhd:72' bound to instance 'q3_U' of component 'lut_mul3_chunk_q3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:221]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q3.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q3_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q3.vhd:12' bound to instance 'lut_mul3_chunk_q3_rom_U' of component 'lut_mul3_chunk_q3_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q3.vhd:97]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q3_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q3.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q3_rom' (7#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q3.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q3' (8#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q3.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q4' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q4.vhd:70' bound to instance 'q4_U' of component 'lut_mul3_chunk_q4' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:233]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q4' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q4.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q4_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q4.vhd:12' bound to instance 'lut_mul3_chunk_q4_rom_U' of component 'lut_mul3_chunk_q4_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q4.vhd:95]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q4_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q4.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q4_rom' (9#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q4.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q4' (10#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q4.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q5' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q5.vhd:69' bound to instance 'q5_U' of component 'lut_mul3_chunk_q5' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:245]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q5' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q5.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q5_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q5.vhd:12' bound to instance 'lut_mul3_chunk_q5_rom_U' of component 'lut_mul3_chunk_q5_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q5.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q5_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q5.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q5.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q5_rom' (11#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q5.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q5' (12#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q5.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q6.vhd:69' bound to instance 'q6_U' of component 'lut_mul3_chunk_q6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:257]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q6.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q6_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q6.vhd:12' bound to instance 'lut_mul3_chunk_q6_rom_U' of component 'lut_mul3_chunk_q6_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q6.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q6_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q6.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q6.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q6_rom' (13#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q6.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q6' (14#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q6.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q7' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q7.vhd:69' bound to instance 'q7_U' of component 'lut_mul3_chunk_q7' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:269]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q7' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q7.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_mul3_chunk_q7_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q7.vhd:12' bound to instance 'lut_mul3_chunk_q7_rom_U' of component 'lut_mul3_chunk_q7_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q7.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_mul3_chunk_q7_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q7.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q7.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q7_rom' (15#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q7.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk_q7' (16#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q7.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element ap_return_preg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'lut_mul3_chunk' (17#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:25]
INFO: [Synth 8-3491] module 'lut_mul3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:12' bound to instance 'grp_lut_mul3_chunk_fu_101' of component 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.vhd:158]
INFO: [Synth 8-3491] module 'lut_mul3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:12' bound to instance 'grp_lut_mul3_chunk_fu_122' of component 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.vhd:169]
INFO: [Synth 8-3491] module 'lut_mul3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:12' bound to instance 'grp_lut_mul3_chunk_fu_143' of component 'lut_mul3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'operator_int_mul3' (18#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.vhd:25]
WARNING: [Synth 8-3331] design lut_mul3_chunk_q7 has unconnected port reset
WARNING: [Synth 8-3331] design lut_mul3_chunk_q6 has unconnected port reset
WARNING: [Synth 8-3331] design lut_mul3_chunk_q5 has unconnected port reset
WARNING: [Synth 8-3331] design lut_mul3_chunk_q4 has unconnected port reset
WARNING: [Synth 8-3331] design lut_mul3_chunk_q3 has unconnected port reset
WARNING: [Synth 8-3331] design lut_mul3_chunk_q2 has unconnected port reset
WARNING: [Synth 8-3331] design lut_mul3_chunk_q1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_mul3_chunk_q0 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1878 ; free virtual = 11459
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1878 ; free virtual = 11459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1878 ; free virtual = 11459
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1659.465 ; gain = 0.000 ; free physical = 1602 ; free virtual = 11204
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1680 ; free virtual = 11282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1680 ; free virtual = 11282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1682 ; free virtual = 11284
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1673 ; free virtual = 11275
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module operator_int_mul3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module lut_mul3_chunk_q0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_mul3_chunk_q1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_mul3_chunk_q2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_mul3_chunk_q3_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_mul3_chunk_q4_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_mul3_chunk_q5_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_mul3_chunk_q6_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_mul3_chunk_q7_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_mul3_chunk 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_lut_mul3_chunk_fu_143/ap_return_reg' and it is trimmed from '8' to '2' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element grp_lut_mul3_chunk_fu_143/q2_U/lut_mul3_chunk_q2_rom_U/q0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q2.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element grp_lut_mul3_chunk_fu_143/q3_U/lut_mul3_chunk_q3_rom_U/q0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q3.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element grp_lut_mul3_chunk_fu_143/q4_U/lut_mul3_chunk_q4_rom_U/q0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q4.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element grp_lut_mul3_chunk_fu_143/q5_U/lut_mul3_chunk_q5_rom_U/q0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q5.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element grp_lut_mul3_chunk_fu_143/q6_U/lut_mul3_chunk_q6_rom_U/q0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q6.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element grp_lut_mul3_chunk_fu_143/q7_U/lut_mul3_chunk_q7_rom_U/q0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/lut_mul3_chunk_q7.vhd:58]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[8]' (FDE) to 'tmp2_reg_368_reg[9]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[9]' (FDE) to 'tmp2_reg_368_reg[10]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[10]' (FDE) to 'tmp2_reg_368_reg[11]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[11]' (FDE) to 'tmp2_reg_368_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[12]' (FDE) to 'tmp2_reg_368_reg[13]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[13]' (FDE) to 'tmp2_reg_368_reg[14]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[14]' (FDE) to 'tmp2_reg_368_reg[15]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[15]' (FDE) to 'tmp2_reg_368_reg[16]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[16]' (FDE) to 'tmp2_reg_368_reg[17]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[17]' (FDE) to 'tmp2_reg_368_reg[18]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[18]' (FDE) to 'tmp2_reg_368_reg[19]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[19]' (FDE) to 'tmp2_reg_368_reg[20]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[20]' (FDE) to 'tmp2_reg_368_reg[21]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[21]' (FDE) to 'tmp2_reg_368_reg[22]'
INFO: [Synth 8-3886] merging instance 'tmp2_reg_368_reg[22]' (FDE) to 'tmp2_reg_368_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp2_reg_368_reg[23] )
WARNING: [Synth 8-3332] Sequential element (tmp2_reg_368_reg[23]) is unused and will be removed from module operator_int_mul3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1659 ; free virtual = 11269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------+------------+---------------+----------------+
|Module Name           | RTL Object | Depth x Width | Implemented As | 
+----------------------+------------+---------------+----------------+
|lut_mul3_chunk_q0_rom | p_0_out    | 64x1          | LUT            | 
|lut_mul3_chunk_q1_rom | p_0_out    | 64x1          | LUT            | 
|lut_mul3_chunk_q2_rom | p_0_out    | 64x1          | LUT            | 
|lut_mul3_chunk_q3_rom | p_0_out    | 64x1          | LUT            | 
|lut_mul3_chunk_q4_rom | p_0_out    | 64x1          | LUT            | 
|lut_mul3_chunk_q5_rom | p_0_out    | 64x1          | LUT            | 
|lut_mul3_chunk_q6_rom | p_0_out    | 64x1          | LUT            | 
|lut_mul3_chunk_q7_rom | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
|operator_int_mul3     | p_0_out    | 64x1          | LUT            | 
+----------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1530 ; free virtual = 11145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1529 ; free virtual = 11144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1530 ; free virtual = 11145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1530 ; free virtual = 11145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1530 ; free virtual = 11145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1530 ; free virtual = 11145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1530 ; free virtual = 11145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1530 ; free virtual = 11145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1530 ; free virtual = 11145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    15|
|2     |LUT2   |    21|
|3     |LUT3   |    24|
|4     |LUT4   |     4|
|5     |LUT5   |    10|
|6     |LUT6   |    16|
|7     |FDRE   |   176|
|8     |FDSE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------+------+
|      |Instance                      |Module                   |Cells |
+------+------------------------------+-------------------------+------+
|1     |top                           |                         |   271|
|2     |  grp_lut_mul3_chunk_fu_101   |lut_mul3_chunk           |    40|
|3     |    q0_U                      |lut_mul3_chunk_q0_23     |     1|
|4     |      lut_mul3_chunk_q0_rom_U |lut_mul3_chunk_q0_rom_38 |     1|
|5     |    q1_U                      |lut_mul3_chunk_q1_24     |     2|
|6     |      lut_mul3_chunk_q1_rom_U |lut_mul3_chunk_q1_rom_37 |     2|
|7     |    q2_U                      |lut_mul3_chunk_q2_25     |     3|
|8     |      lut_mul3_chunk_q2_rom_U |lut_mul3_chunk_q2_rom_36 |     3|
|9     |    q3_U                      |lut_mul3_chunk_q3_26     |     4|
|10    |      lut_mul3_chunk_q3_rom_U |lut_mul3_chunk_q3_rom_35 |     4|
|11    |    q4_U                      |lut_mul3_chunk_q4_27     |     2|
|12    |      lut_mul3_chunk_q4_rom_U |lut_mul3_chunk_q4_rom_34 |     2|
|13    |    q5_U                      |lut_mul3_chunk_q5_28     |     2|
|14    |      lut_mul3_chunk_q5_rom_U |lut_mul3_chunk_q5_rom_33 |     2|
|15    |    q6_U                      |lut_mul3_chunk_q6_29     |     2|
|16    |      lut_mul3_chunk_q6_rom_U |lut_mul3_chunk_q6_rom_32 |     2|
|17    |    q7_U                      |lut_mul3_chunk_q7_30     |     6|
|18    |      lut_mul3_chunk_q7_rom_U |lut_mul3_chunk_q7_rom_31 |     6|
|19    |  grp_lut_mul3_chunk_fu_122   |lut_mul3_chunk_0         |    32|
|20    |    q0_U                      |lut_mul3_chunk_q0_7      |     1|
|21    |      lut_mul3_chunk_q0_rom_U |lut_mul3_chunk_q0_rom_22 |     1|
|22    |    q1_U                      |lut_mul3_chunk_q1_8      |     2|
|23    |      lut_mul3_chunk_q1_rom_U |lut_mul3_chunk_q1_rom_21 |     2|
|24    |    q2_U                      |lut_mul3_chunk_q2_9      |     2|
|25    |      lut_mul3_chunk_q2_rom_U |lut_mul3_chunk_q2_rom_20 |     2|
|26    |    q3_U                      |lut_mul3_chunk_q3_10     |     2|
|27    |      lut_mul3_chunk_q3_rom_U |lut_mul3_chunk_q3_rom_19 |     2|
|28    |    q4_U                      |lut_mul3_chunk_q4_11     |     2|
|29    |      lut_mul3_chunk_q4_rom_U |lut_mul3_chunk_q4_rom_18 |     2|
|30    |    q5_U                      |lut_mul3_chunk_q5_12     |     2|
|31    |      lut_mul3_chunk_q5_rom_U |lut_mul3_chunk_q5_rom_17 |     2|
|32    |    q6_U                      |lut_mul3_chunk_q6_13     |     2|
|33    |      lut_mul3_chunk_q6_rom_U |lut_mul3_chunk_q6_rom_16 |     2|
|34    |    q7_U                      |lut_mul3_chunk_q7_14     |     3|
|35    |      lut_mul3_chunk_q7_rom_U |lut_mul3_chunk_q7_rom_15 |     3|
|36    |  grp_lut_mul3_chunk_fu_143   |lut_mul3_chunk_1         |    15|
|37    |    q0_U                      |lut_mul3_chunk_q0_3      |     2|
|38    |      lut_mul3_chunk_q0_rom_U |lut_mul3_chunk_q0_rom_6  |     2|
|39    |    q1_U                      |lut_mul3_chunk_q1_4      |     2|
|40    |      lut_mul3_chunk_q1_rom_U |lut_mul3_chunk_q1_rom_5  |     2|
|41    |  grp_lut_mul3_chunk_fu_80    |lut_mul3_chunk_2         |    34|
|42    |    q0_U                      |lut_mul3_chunk_q0        |     1|
|43    |      lut_mul3_chunk_q0_rom_U |lut_mul3_chunk_q0_rom    |     1|
|44    |    q1_U                      |lut_mul3_chunk_q1        |     2|
|45    |      lut_mul3_chunk_q1_rom_U |lut_mul3_chunk_q1_rom    |     2|
|46    |    q2_U                      |lut_mul3_chunk_q2        |     3|
|47    |      lut_mul3_chunk_q2_rom_U |lut_mul3_chunk_q2_rom    |     3|
|48    |    q3_U                      |lut_mul3_chunk_q3        |     4|
|49    |      lut_mul3_chunk_q3_rom_U |lut_mul3_chunk_q3_rom    |     4|
|50    |    q4_U                      |lut_mul3_chunk_q4        |     2|
|51    |      lut_mul3_chunk_q4_rom_U |lut_mul3_chunk_q4_rom    |     2|
|52    |    q5_U                      |lut_mul3_chunk_q5        |     2|
|53    |      lut_mul3_chunk_q5_rom_U |lut_mul3_chunk_q5_rom    |     2|
|54    |    q6_U                      |lut_mul3_chunk_q6        |     2|
|55    |      lut_mul3_chunk_q6_rom_U |lut_mul3_chunk_q6_rom    |     2|
|56    |    q7_U                      |lut_mul3_chunk_q7        |     6|
|57    |      lut_mul3_chunk_q7_rom_U |lut_mul3_chunk_q7_rom    |     6|
+------+------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1659.465 ; gain = 474.004 ; free physical = 1530 ; free virtual = 11145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1659.465 ; gain = 127.520 ; free physical = 1584 ; free virtual = 11199
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1659.473 ; gain = 474.004 ; free physical = 1584 ; free virtual = 11199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1659.473 ; gain = 474.117 ; free physical = 1574 ; free virtual = 11193
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/project.runs/synth_1/operator_int_mul3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file operator_int_mul3_utilization_synth.rpt -pb operator_int_mul3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1659.473 ; gain = 0.000 ; free physical = 1575 ; free virtual = 11194
INFO: [Common 17-206] Exiting Vivado at Wed Aug 29 09:59:54 2018...
[Wed Aug 29 09:59:54 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1185.461 ; gain = 0.000 ; free physical = 2131 ; free virtual = 11747
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/operator_int_mul3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1462.793 ; gain = 277.332 ; free physical = 1847 ; free virtual = 11463
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1462.793 ; gain = 0.000 ; free physical = 1845 ; free virtual = 11461
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1984.363 ; gain = 521.570 ; free physical = 1157 ; free virtual = 10897
INFO: [Timing 38-480] Writing timing data to binary archive.
[Wed Aug 29 10:00:39 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/project.runs/impl_1/runme.log
[Wed Aug 29 10:00:39 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log operator_int_mul3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source operator_int_mul3.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_int_mul3.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/project.runs/impl_1/operator_int_mul3.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1183.336 ; gain = 0.000 ; free physical = 977 ; free virtual = 10747
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 1982.945 ; gain = 799.609 ; free physical = 266 ; free virtual = 10069
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2027.961 ; gain = 45.016 ; free physical = 298 ; free virtual = 10102

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: cdb965f0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 299 ; free virtual = 10103

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cdb965f0

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 362 ; free virtual = 10167
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11ecc453e

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 362 ; free virtual = 10167
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12696b804

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 362 ; free virtual = 10167
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12696b804

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 362 ; free virtual = 10167
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19f878d91

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 362 ; free virtual = 10167
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19f878d91

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 362 ; free virtual = 10167
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 362 ; free virtual = 10167
Ending Logic Optimization Task | Checksum: 19f878d91

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 362 ; free virtual = 10167

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19f878d91

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 362 ; free virtual = 10167

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19f878d91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 362 ; free virtual = 10167
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/project.runs/impl_1/operator_int_mul3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_int_mul3_drc_opted.rpt -pb operator_int_mul3_drc_opted.pb -rpx operator_int_mul3_drc_opted.rpx
Command: report_drc -file operator_int_mul3_drc_opted.rpt -pb operator_int_mul3_drc_opted.pb -rpx operator_int_mul3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/project.runs/impl_1/operator_int_mul3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 354 ; free virtual = 10135
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c6461684

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 354 ; free virtual = 10135
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 354 ; free virtual = 10135

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3aa78562

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2027.961 ; gain = 0.000 ; free physical = 349 ; free virtual = 10130

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 84927d0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2051.973 ; gain = 24.012 ; free physical = 347 ; free virtual = 10129

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 84927d0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2051.973 ; gain = 24.012 ; free physical = 347 ; free virtual = 10129
Phase 1 Placer Initialization | Checksum: 84927d0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2051.973 ; gain = 24.012 ; free physical = 347 ; free virtual = 10129

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 69649da4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2083.988 ; gain = 56.027 ; free physical = 343 ; free virtual = 10126

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2099.996 ; gain = 0.000 ; free physical = 331 ; free virtual = 10115

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: f0b83cab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 331 ; free virtual = 10115
Phase 2 Global Placement | Checksum: fdeeddd9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 330 ; free virtual = 10114

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fdeeddd9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 330 ; free virtual = 10114

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 7f58eb6b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 329 ; free virtual = 10114

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14e2803a3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 329 ; free virtual = 10113

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a70b80fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 329 ; free virtual = 10113

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19873e158

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 324 ; free virtual = 10109

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11bd73efd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 324 ; free virtual = 10109

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11bd73efd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 324 ; free virtual = 10109
Phase 3 Detail Placement | Checksum: 11bd73efd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 324 ; free virtual = 10109

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10fabbede

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 10fabbede

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 324 ; free virtual = 10109
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.401. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a8bd0302

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 326 ; free virtual = 10110
Phase 4.1 Post Commit Optimization | Checksum: 1a8bd0302

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 326 ; free virtual = 10110

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a8bd0302

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 328 ; free virtual = 10112

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a8bd0302

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 328 ; free virtual = 10112

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2345b9424

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 328 ; free virtual = 10112
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2345b9424

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 328 ; free virtual = 10112
Ending Placer Task | Checksum: 1bda644d9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 345 ; free virtual = 10129
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2099.996 ; gain = 72.035 ; free physical = 345 ; free virtual = 10129
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2099.996 ; gain = 0.000 ; free physical = 344 ; free virtual = 10129
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/project.runs/impl_1/operator_int_mul3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file operator_int_mul3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2099.996 ; gain = 0.000 ; free physical = 333 ; free virtual = 10117
INFO: [runtcl-4] Executing : report_utilization -file operator_int_mul3_utilization_placed.rpt -pb operator_int_mul3_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2099.996 ; gain = 0.000 ; free physical = 343 ; free virtual = 10127
INFO: [runtcl-4] Executing : report_control_sets -verbose -file operator_int_mul3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2099.996 ; gain = 0.000 ; free physical = 343 ; free virtual = 10126
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2099.996 ; gain = 0.000 ; free physical = 340 ; free virtual = 10125
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/project.runs/impl_1/operator_int_mul3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f7602e55 ConstDB: 0 ShapeSum: c6461684 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in_r[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1800e60ad

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2247.820 ; gain = 147.824 ; free physical = 148 ; free virtual = 9549
Post Restoration Checksum: NetGraph: e5f89b76 NumContArr: 9a15c537 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1800e60ad

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2247.820 ; gain = 147.824 ; free physical = 148 ; free virtual = 9549

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1800e60ad

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2262.820 ; gain = 162.824 ; free physical = 130 ; free virtual = 9531

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1800e60ad

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2262.820 ; gain = 162.824 ; free physical = 130 ; free virtual = 9531
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2313f675c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2273.641 ; gain = 173.645 ; free physical = 143 ; free virtual = 9529
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.514  | TNS=0.000  | WHS=0.114  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 22744567a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2273.641 ; gain = 173.645 ; free physical = 141 ; free virtual = 9528

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ea799305

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2273.641 ; gain = 173.645 ; free physical = 135 ; free virtual = 9522

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.411  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 212fd6a69

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2273.641 ; gain = 173.645 ; free physical = 134 ; free virtual = 9521
Phase 4 Rip-up And Reroute | Checksum: 212fd6a69

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2273.641 ; gain = 173.645 ; free physical = 134 ; free virtual = 9521

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 212fd6a69

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2273.641 ; gain = 173.645 ; free physical = 134 ; free virtual = 9521

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 212fd6a69

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2273.641 ; gain = 173.645 ; free physical = 134 ; free virtual = 9521
Phase 5 Delay and Skew Optimization | Checksum: 212fd6a69

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2273.641 ; gain = 173.645 ; free physical = 134 ; free virtual = 9521

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dec1ce64

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2273.641 ; gain = 173.645 ; free physical = 134 ; free virtual = 9521
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.411  | TNS=0.000  | WHS=0.118  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dec1ce64

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2273.641 ; gain = 173.645 ; free physical = 134 ; free virtual = 9521
Phase 6 Post Hold Fix | Checksum: 1dec1ce64

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2273.641 ; gain = 173.645 ; free physical = 134 ; free virtual = 9521

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00869565 %
  Global Horizontal Routing Utilization  = 0.0128303 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21848958d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2273.641 ; gain = 173.645 ; free physical = 134 ; free virtual = 9521

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21848958d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2276.641 ; gain = 176.645 ; free physical = 134 ; free virtual = 9520

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 168692174

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2276.641 ; gain = 176.645 ; free physical = 133 ; free virtual = 9520

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.411  | TNS=0.000  | WHS=0.118  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 168692174

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2276.641 ; gain = 176.645 ; free physical = 134 ; free virtual = 9521
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2276.641 ; gain = 176.645 ; free physical = 156 ; free virtual = 9543

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2276.641 ; gain = 176.645 ; free physical = 156 ; free virtual = 9543
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2276.641 ; gain = 0.000 ; free physical = 153 ; free virtual = 9541
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/project.runs/impl_1/operator_int_mul3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_int_mul3_drc_routed.rpt -pb operator_int_mul3_drc_routed.pb -rpx operator_int_mul3_drc_routed.rpx
Command: report_drc -file operator_int_mul3_drc_routed.rpt -pb operator_int_mul3_drc_routed.pb -rpx operator_int_mul3_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/project.runs/impl_1/operator_int_mul3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file operator_int_mul3_methodology_drc_routed.rpt -pb operator_int_mul3_methodology_drc_routed.pb -rpx operator_int_mul3_methodology_drc_routed.rpx
Command: report_methodology -file operator_int_mul3_methodology_drc_routed.rpt -pb operator_int_mul3_methodology_drc_routed.pb -rpx operator_int_mul3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/int_mul/mul3/impl/vhdl/project.runs/impl_1/operator_int_mul3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file operator_int_mul3_power_routed.rpt -pb operator_int_mul3_power_summary_routed.pb -rpx operator_int_mul3_power_routed.rpx
Command: report_power -file operator_int_mul3_power_routed.rpt -pb operator_int_mul3_power_summary_routed.pb -rpx operator_int_mul3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file operator_int_mul3_route_status.rpt -pb operator_int_mul3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file operator_int_mul3_timing_summary_routed.rpt -pb operator_int_mul3_timing_summary_routed.pb -rpx operator_int_mul3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file operator_int_mul3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file operator_int_mul3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file operator_int_mul3_bus_skew_routed.rpt -pb operator_int_mul3_bus_skew_routed.pb -rpx operator_int_mul3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Aug 29 10:02:13 2018...
[Wed Aug 29 10:02:13 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 2031.527 ; gain = 4.000 ; free physical = 1283 ; free virtual = 10648
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2158.855 ; gain = 0.000 ; free physical = 1183 ; free virtual = 10549
Restored from archive | CPU: 0.030000 secs | Memory: 0.272804 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2158.855 ; gain = 0.000 ; free physical = 1183 ; free virtual = 10549
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2214.883 ; gain = 56.027 ; free physical = 1181 ; free virtual = 10547


Implementation tool: Xilinx Vivado v.2018.2
Project:             int_mul
Solution:            mul3
Device target:       xc7k160tfbg484-1
Report date:         Wed Aug 29 10:02:14 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           50
LUT:             75
FF:             181
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.253
CP achieved post-implementation:    2.087
Timing met
INFO: [Common 17-206] Exiting Vivado at Wed Aug 29 10:02:14 2018...
