#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Dec  2 18:07:10 2023
# Process ID: 20648
# Current directory: E:/Vivado2017/Lab/16_bits_multi_cycle_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21332 E:\Vivado2017\Lab\16_bits_multi_cycle_CPU\16_bits_multi_cycle_CPU.xpr
# Log file: E:/Vivado2017/Lab/16_bits_multi_cycle_CPU/vivado.log
# Journal file: E:/Vivado2017/Lab/16_bits_multi_cycle_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado2017/Lab/16_bits_multi_cycle_CPU/16_bits_multi_cycle_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2017/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Vivado2017/Lab/16_bits_multi_cycle_CPU/16_bits_multi_cycle_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
[Sat Dec  2 18:07:31 2023] Launched blk_mem_gen_1_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_1_synth_1: E:/Vivado2017/Lab/16_bits_multi_cycle_CPU/16_bits_multi_cycle_CPU.runs/blk_mem_gen_1_synth_1/runme.log
synth_1: E:/Vivado2017/Lab/16_bits_multi_cycle_CPU/16_bits_multi_cycle_CPU.runs/synth_1/runme.log
[Sat Dec  2 18:07:31 2023] Launched impl_1...
Run output will be captured here: E:/Vivado2017/Lab/16_bits_multi_cycle_CPU/16_bits_multi_cycle_CPU.runs/impl_1/runme.log
reset_run synth_1
reset_run blk_mem_gen_1_synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  2 18:07:49 2023...
