ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Jul 15, 2023 at 21:16:00 CST
ncverilog
	testfixture.v
	LBP_syn.v
	tsmc13_neg.v
	+define+SDF
file: testfixture.v
 #`End_CYCLE ;
           |
ncvlog: *W,INTOVF (testfixture.v,106|11): bit overflow during conversion from text [2.5(IEEE)] (32 bits).
(`define macro: End_CYCLE [testfixture.v line 4], file: testfixture.v line 106)
	module worklib.testfixture:v
		errors: 0, warnings: 1
	module worklib.lbp_mem:v
		errors: 0, warnings: 0
file: LBP_syn.v
	module worklib.LBP:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  DFFRX1 \data_reg[8][7]  ( .D(n372), .CK(clk), .RN(n848), .QN(n136) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,170|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[8][6]  ( .D(n373), .CK(clk), .RN(n848), .QN(n137) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,171|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[8][3]  ( .D(n376), .CK(clk), .RN(n848), .QN(n140) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,176|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[8][2]  ( .D(n377), .CK(clk), .RN(n848), .QN(n141) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,177|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[8][1]  ( .D(n378), .CK(clk), .RN(n848), .QN(n142) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,178|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[8][0]  ( .D(n379), .CK(clk), .RN(n848), .QN(n143) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,179|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[7][7]  ( .D(n364), .CK(clk), .RN(n848), .QN(n128) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,180|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[3][7]  ( .D(n332), .CK(clk), .RN(n848), .QN(n819) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,181|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[1][7]  ( .D(n316), .CK(clk), .RN(n848), .QN(n96) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,182|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[0][7]  ( .D(n308), .CK(clk), .RN(n848), .QN(n88) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,183|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[6][7]  ( .D(n356), .CK(clk), .RN(n848), .QN(n827) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,184|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[5][7]  ( .D(n348), .CK(clk), .RN(n848), .QN(n120) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,185|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[2][7]  ( .D(n324), .CK(clk), .RN(n848), .QN(n104) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,186|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[7][6]  ( .D(n365), .CK(clk), .RN(n848), .QN(n129) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,187|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[7][3]  ( .D(n368), .CK(clk), .RN(n848), .QN(n132) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,192|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[7][2]  ( .D(n369), .CK(clk), .RN(n848), .QN(n133) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,193|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[7][1]  ( .D(n370), .CK(clk), .RN(n848), .QN(n134) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,194|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[7][0]  ( .D(n371), .CK(clk), .RN(n848), .QN(n135) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,195|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[4][5]  ( .D(n342), .CK(clk), .RN(n848), .QN(n114) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,196|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[4][4]  ( .D(n343), .CK(clk), .RN(n848), .QN(n115) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,197|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[4][2]  ( .D(n345), .CK(clk), .RN(n848), .QN(n117) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,198|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[4][0]  ( .D(n347), .CK(clk), .RN(n848), .QN(n119) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,199|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[3][6]  ( .D(n333), .CK(clk), .RN(n848), .QN(n825) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,200|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[3][3]  ( .D(n336), .CK(clk), .RN(n848), .QN(n821) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,205|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[3][2]  ( .D(n337), .CK(clk), .RN(n848), .QN(n824) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,206|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[3][1]  ( .D(n338), .CK(clk), .RN(n848), .QN(n822) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,207|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[3][0]  ( .D(n339), .CK(clk), .RN(n848), .QN(n823) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,208|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[1][6]  ( .D(n317), .CK(clk), .RN(n848), .QN(n97) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,209|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[1][3]  ( .D(n320), .CK(clk), .RN(n848), .QN(n100) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,214|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[1][2]  ( .D(n321), .CK(clk), .RN(n848), .QN(n101) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,215|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[1][0]  ( .D(n323), .CK(clk), .RN(n848), .QN(n103) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,218|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[6][6]  ( .D(n357), .CK(clk), .RN(n848), .QN(n833) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,219|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[6][3]  ( .D(n360), .CK(clk), .RN(n848), .QN(n829) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,224|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[6][2]  ( .D(n361), .CK(clk), .RN(n848), .QN(n832) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,225|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[6][1]  ( .D(n362), .CK(clk), .RN(n848), .QN(n830) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,226|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[6][0]  ( .D(n363), .CK(clk), .RN(n848), .QN(n831) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,227|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[5][6]  ( .D(n349), .CK(clk), .RN(n848), .QN(n121) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,228|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[5][3]  ( .D(n352), .CK(clk), .RN(n848), .QN(n124) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,233|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[5][2]  ( .D(n353), .CK(clk), .RN(n848), .QN(n125) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,234|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[5][1]  ( .D(n354), .CK(clk), .RN(n848), .QN(n126) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,235|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[5][0]  ( .D(n355), .CK(clk), .RN(n848), .QN(n127) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,236|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[2][6]  ( .D(n325), .CK(clk), .RN(n848), .QN(n105) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,237|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[2][3]  ( .D(n328), .CK(clk), .RN(n848), .QN(n108) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,242|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[2][2]  ( .D(n329), .CK(clk), .RN(n848), .QN(n109) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,243|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[2][0]  ( .D(n331), .CK(clk), .RN(n848), .QN(n111) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,246|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[0][6]  ( .D(n309), .CK(clk), .RN(n848), .QN(n89) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,247|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[0][3]  ( .D(n312), .CK(clk), .RN(n848), .QN(n92) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,252|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[0][2]  ( .D(n313), .CK(clk), .RN(n848), .QN(n93) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,253|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[0][1]  ( .D(n314), .CK(clk), .RN(n848), .QN(n94) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,254|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_reg[0][0]  ( .D(n315), .CK(clk), .RN(n848), .QN(n95) );
                        |
ncelab: *W,CUVWSP (./LBP_syn.v,255|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gray_addr_reg[13]  ( .D(N411), .CK(clk), .RN(n848), .QN(n406) );
                           |
ncelab: *W,CUVWSP (./LBP_syn.v,256|27): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gray_addr_reg[12]  ( .D(N410), .CK(clk), .RN(n848), .QN(n405) );
                           |
ncelab: *W,CUVWSP (./LBP_syn.v,257|27): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gray_addr_reg[11]  ( .D(N409), .CK(clk), .RN(n848), .QN(n404) );
                           |
ncelab: *W,CUVWSP (./LBP_syn.v,258|27): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gray_addr_reg[10]  ( .D(N408), .CK(clk), .RN(n848), .QN(n403) );
                           |
ncelab: *W,CUVWSP (./LBP_syn.v,259|27): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gray_addr_reg[9]  ( .D(N407), .CK(clk), .RN(n848), .QN(n402) );
                          |
ncelab: *W,CUVWSP (./LBP_syn.v,260|26): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gray_addr_reg[8]  ( .D(N406), .CK(clk), .RN(n848), .QN(n401) );
                          |
ncelab: *W,CUVWSP (./LBP_syn.v,261|26): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gray_addr_reg[7]  ( .D(N405), .CK(clk), .RN(n848), .QN(n400) );
                          |
ncelab: *W,CUVWSP (./LBP_syn.v,262|26): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gray_addr_reg[6]  ( .D(N404), .CK(clk), .RN(n848), .QN(n399) );
                          |
ncelab: *W,CUVWSP (./LBP_syn.v,263|26): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gray_addr_reg[5]  ( .D(N403), .CK(clk), .RN(n848), .QN(n398) );
                          |
ncelab: *W,CUVWSP (./LBP_syn.v,264|26): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gray_addr_reg[4]  ( .D(N402), .CK(clk), .RN(n848), .QN(n397) );
                          |
ncelab: *W,CUVWSP (./LBP_syn.v,265|26): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gray_addr_reg[3]  ( .D(N401), .CK(clk), .RN(n848), .QN(n396) );
                          |
ncelab: *W,CUVWSP (./LBP_syn.v,266|26): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gray_addr_reg[2]  ( .D(N400), .CK(clk), .RN(n848), .QN(n395) );
                          |
ncelab: *W,CUVWSP (./LBP_syn.v,267|26): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gray_addr_reg[0]  ( .D(N398), .CK(clk), .RN(n848), .QN(n393) );
                          |
ncelab: *W,CUVWSP (./LBP_syn.v,268|26): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \gray_addr_reg[1]  ( .D(N399), .CK(clk), .RN(n848), .QN(n394) );
                          |
ncelab: *W,CUVWSP (./LBP_syn.v,269|26): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

	Reading SDF file from location "LBP_syn.sdf"
	Compiled SDF file "LBP_syn.sdf.X" older than source SDF file "LBP_syn.sdf".
	Recompiling.
	Writing compiled SDF file to "LBP_syn.sdf.X".
	Annotating SDF timing data:
		Compiled SDF file:     LBP_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture.LBP
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 5432  Annotated = 49.94% -- No. of Tchecks = 1908  Annotated = 37.74% 
				        Total 	   Annotated	  Percentage
		 Path Delays	        5432	        2713	       49.94
		       $hold	          64	           0	        0.00
		      $width	         721	         360	       49.93
		  $setuphold	        1123	         360	       32.06
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.LBP:v <0x4775db8d>
			streams:   0, words:     0
		worklib.lbp_mem:v <0x429d134e>
			streams:   3, words:  1179
		worklib.testfixture:v <0x4e06a8d3>
			streams:  16, words: 17548
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                 1283     531
		UDPs:                     379      12
		Primitives:              3576      10
		Timing outputs:           880      18
		Registers:                290     180
		Scalar wires:            1158       -
		Expanded wires:             8       1
		Always blocks:              2       2
		Initial blocks:            17      17
		Pseudo assignments:         1       1
		Timing checks:           3031     131
		Interconnect:            2325       -
		Delayed tcheck signals:   935     357
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'LBP.fsdb'
*Verdi* : Begin traversing the scope (testfixture), layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP_dbg(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.exp_dbg(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.clk(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.reset(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.result_compare(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.times(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.over(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.exp_num(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.gray_data(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.gray_ready(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.lbp_data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.gray_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.lbp_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.finish(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.lbp_valid(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.gray_req(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.gray_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.gray_data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.lbp_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.lbp_data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.clk(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.reset(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.gray_ready(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.gray_req(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.lbp_valid(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.finish(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n851(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n852(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n853(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n854(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n855(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n856(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n857(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n858(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n859(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n860(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n861(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n862(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n863(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n864(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n865(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n866(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n867(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n868(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n869(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n870(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n871(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n872(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n873(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.n874(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.N87(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.N88(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.N89(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.N90(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.\nx_state[0] (36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.N112(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.N113(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.N114(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.N115(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.N116(36)
*Verdi* WARNING: The above messages are printed 50 times. No more similar message will be printed out.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.LBP.N117(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_lbp_mem.LBP_M(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture.u_lbp_mem.i(25)
*Verdi* : End of traversing.
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

Output pixel: 0 ~           0 are correct!

Output pixel: 0 ~        1000 are correct!

Output pixel: 0 ~        2000 are correct!

Output pixel: 0 ~        3000 are correct!

Output pixel: 0 ~        4000 are correct!

Output pixel: 0 ~        5000 are correct!

Output pixel: 0 ~        6000 are correct!

Output pixel: 0 ~        7000 are correct!

Output pixel: 0 ~        8000 are correct!

Output pixel: 0 ~        9000 are correct!

Output pixel: 0 ~       10000 are correct!

Output pixel: 0 ~       11000 are correct!

Output pixel: 0 ~       12000 are correct!

Output pixel: 0 ~       13000 are correct!

Output pixel: 0 ~       14000 are correct!

Output pixel: 0 ~       15000 are correct!

Output pixel: 0 ~       16000 are correct!

Output pixel: 0 ~       16383 are correct!

-----------------------------------------------------

Congratulations! All data have been generated successfully!

-------------------------PASS------------------------

Simulation complete via $finish(1) at time 960170 NS + 0
./testfixture.v:128       #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Jul 15, 2023 at 21:16:35 CST  (total: 00:00:35)
