// Seed: 1372560
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    output tri id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    input tri id_10
);
  logic [7:0] id_12, id_13, id_14, id_15;
  wire id_16;
  nand primCall (
      id_4, id_15, id_14, id_9, id_17, id_7, id_1, id_2, id_12, id_13, id_10, id_16, id_8, id_3
  );
  assign id_12[1] = 1'b0;
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17
  );
endmodule
