
library ieee;
use ieee.std_logic_1164.all;

entity FullSub8 is port ( 
	A,B : in std_logic_vector(7 downto 0);
	Diff : out std_logic_vector(7 downto 0);
	Borr: out std_logic 
); 
end FullSub8;

architecture behavioral of FullSub8 is
	signal Borr_int: std_logic_vector(7 downto 0);
	Signal 	Bin : std_logic; 
	begin
	Bin <= 1;
	B <= not(B);
	Diff(0) <= Bin xor (A(0) xor B(0));
	Borr_int(0) <= (A(0) and B(0)) or (Bin and (A(0) xor B(0)));
	
	Diff(1) <= Borr_int(0) xor (A(1) xor B(1));
	Borr_int(1) <= (A(1) and B(1)) or (Borr_int(0) and (A(1) xor B(1)));
	
	Diff(2) <= Borr_int(1) xor (A(2) xor B(2));
	Borr_int(2) <= (A(2) and B(2)) or (Borr_int(1) and (A(2) xor B(2)));
	
	Diff(3) <= Borr_int(2) xor (A(3) xor B(3));
	Borr_int(3) <= (A(3) and B(3)) or (Borr_int(2) and (A(3) xor B(3)));
	
	Diff(4) <= Borr_int(3) xor (A(4) xor B(4));
	Borr_int(4) <= (A(4) and B(4)) or (Borr_int(3) and (A(4) xor B(4)));
	
	Diff(5) <= Borr_int(4) xor (A(5) xor B(5));
	Borr_int(5) <= (A(5) and B(5)) or (Borr_int(4) and (A(5) xor B(5)));
	
	Diff(6) <= Borr_int(5) xor (A(6) xor B(6));
	Borr_int(6) <= (A(6) and B(6)) or (Borr_int(5) and (A(6) xor B(6)));
	
	Diff(7) <= Borr_int(6) xor (A(7) xor B(7));
	Borr_int(7) <= (A(7) and B(7)) or (Borr_int(6) and (A(7) xor B(7)));
	
	Borr <= Borr_int(7);
end behavioral;