--- 

+++ 

@@ -29,7 +29,7 @@

   reg [C_M_AXIS_TDATA_WIDTH-1:0] stream_data_out;
   wire tx_en;
   reg tx_done;
-  assign M_AXIS_TVALID = axis_tvalid_delay;
+  assign M_AXIS_TVALID = ~axis_tvalid_delay;
   assign M_AXIS_TDATA = stream_data_out;
   assign M_AXIS_TLAST = axis_tlast_delay;
   assign M_AXIS_TSTRB = { C_M_AXIS_TDATA_WIDTH / 8{ 1'b1 } };