{"vcs1":{"timestamp_begin":1747913936.310793776, "rt":10.96, "ut":10.98, "st":0.67}}
{"vcselab":{"timestamp_begin":1747913947.359929198, "rt":0.45, "ut":0.33, "st":0.12}}
{"link":{"timestamp_begin":1747913947.872941650, "rt":0.48, "ut":0.22, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747913935.666803700}
{"VCS_COMP_START_TIME": 1747913935.666803700}
{"VCS_COMP_END_TIME": 1747913948.504590040}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 525244}}
{"vcselab": {"peak_mem": 183884}}
