Missing Lean translation: convSubRegsToRegs
Missing Lean translation: convToRegKeysHelper
Missing Lean translation: convSubRegsToRegs
Missing Lean translation: convToRegKeysHelper
Missing Lean translation: convSubRegsToRegs
Missing Lean translation: convToRegKeysHelper
Missing Lean translation: convSubRegsToRegs
Missing Lean translation: convToRegKeysHelper
def cmpl1 : instruction :=
  definst "cmpl" $ do
    pattern fun (v_2330 : imm int) eax => do
      v_3706 <- eval (handleImmediateWithSignExtend v_2330 32 32);
      v_3707 <- eval (bitwidthMInt v_3706);
      v_3708 <- eval (mi v_3707 -1);
      v_3709 <- eval (bv_xor v_3706 v_3708);
      v_3710 <- eval (concat (expression.bv_nat 1 0) v_3709);
      v_3711 <- eval (add v_3710 (expression.bv_nat 33 1));
      v_3712 <- getRegister rax;
      v_3713 <- eval (extract v_3712 32 64);
      v_3714 <- eval (concat (expression.bv_nat 1 0) v_3713);
      v_3715 <- eval (add v_3711 v_3714);
      v_3716 <- eval (extract v_3715 0 1);
      v_3717 <- eval (eq v_3716 (expression.bv_nat 1 1));
      v_3718 <- eval (notBool_ v_3717);
      v_3719 <- eval (mux v_3718 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3720 <- eval (extract v_3715 1 2);
      v_3721 <- eval (extract v_3715 1 33);
      v_3722 <- eval (eq v_3721 (expression.bv_nat 32 0));
      v_3723 <- eval (mux v_3722 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3724 <- eval (extract v_3706 27 28);
      v_3725 <- eval (extract v_3712 59 60);
      v_3726 <- eval (bv_xor v_3724 v_3725);
      v_3727 <- eval (extract v_3715 28 29);
      v_3728 <- eval (bv_xor v_3726 v_3727);
      v_3729 <- eval (extract v_3715 32 33);
      v_3730 <- eval (eq v_3729 (expression.bv_nat 1 1));
      v_3731 <- eval (extract v_3715 31 32);
      v_3732 <- eval (eq v_3731 (expression.bv_nat 1 1));
      v_3733 <- eval (eq v_3730 v_3732);
      v_3734 <- eval (notBool_ v_3733);
      v_3735 <- eval (extract v_3715 30 31);
      v_3736 <- eval (eq v_3735 (expression.bv_nat 1 1));
      v_3737 <- eval (eq v_3734 v_3736);
      v_3738 <- eval (notBool_ v_3737);
      v_3739 <- eval (extract v_3715 29 30);
      v_3740 <- eval (eq v_3739 (expression.bv_nat 1 1));
      v_3741 <- eval (eq v_3738 v_3740);
      v_3742 <- eval (notBool_ v_3741);
      v_3743 <- eval (eq v_3727 (expression.bv_nat 1 1));
      v_3744 <- eval (eq v_3742 v_3743);
      v_3745 <- eval (notBool_ v_3744);
      v_3746 <- eval (extract v_3715 27 28);
      v_3747 <- eval (eq v_3746 (expression.bv_nat 1 1));
      v_3748 <- eval (eq v_3745 v_3747);
      v_3749 <- eval (notBool_ v_3748);
      v_3750 <- eval (extract v_3715 26 27);
      v_3751 <- eval (eq v_3750 (expression.bv_nat 1 1));
      v_3752 <- eval (eq v_3749 v_3751);
      v_3753 <- eval (notBool_ v_3752);
      v_3754 <- eval (extract v_3715 25 26);
      v_3755 <- eval (eq v_3754 (expression.bv_nat 1 1));
      v_3756 <- eval (eq v_3753 v_3755);
      v_3757 <- eval (notBool_ v_3756);
      v_3758 <- eval (notBool_ v_3757);
      v_3759 <- eval (mux v_3758 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3760 <- eval (extract v_3706 0 1);
      v_3761 <- eval (bitwidthMInt v_3760);
      v_3762 <- eval (mi v_3761 -1);
      v_3763 <- eval (bv_xor v_3760 v_3762);
      v_3764 <- eval (eq v_3763 (expression.bv_nat 1 1));
      v_3765 <- eval (extract v_3712 32 33);
      v_3766 <- eval (eq v_3765 (expression.bv_nat 1 1));
      v_3767 <- eval (eq v_3764 v_3766);
      v_3768 <- eval (eq v_3720 (expression.bv_nat 1 1));
      v_3769 <- eval (eq v_3764 v_3768);
      v_3770 <- eval (notBool_ v_3769);
      v_3771 <- eval (bit_and v_3767 v_3770);
      v_3772 <- eval (mux v_3771 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_3772;
      setRegister pf v_3759;
      setRegister af v_3728;
      setRegister zf v_3723;
      setRegister sf v_3720;
      setRegister cf v_3719;
      pure ()
    pat_end;
    pattern fun (v_2346 : imm int) (v_2349 : reg (bv 32)) => do
      v_3791 <- eval (handleImmediateWithSignExtend v_2346 32 32);
      v_3792 <- eval (bitwidthMInt v_3791);
      v_3793 <- eval (mi v_3792 -1);
      v_3794 <- eval (bv_xor v_3791 v_3793);
      v_3795 <- eval (concat (expression.bv_nat 1 0) v_3794);
      v_3796 <- eval (add v_3795 (expression.bv_nat 33 1));
      v_3797 <- getRegister v_2349;
      v_3798 <- eval (concat (expression.bv_nat 1 0) v_3797);
      v_3799 <- eval (add v_3796 v_3798);
      v_3800 <- eval (extract v_3799 0 1);
      v_3801 <- eval (eq v_3800 (expression.bv_nat 1 1));
      v_3802 <- eval (notBool_ v_3801);
      v_3803 <- eval (mux v_3802 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3804 <- eval (extract v_3799 1 2);
      v_3805 <- eval (extract v_3799 1 33);
      v_3806 <- eval (eq v_3805 (expression.bv_nat 32 0));
      v_3807 <- eval (mux v_3806 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3808 <- eval (extract v_3791 27 28);
      v_3809 <- eval (extract v_3797 27 28);
      v_3810 <- eval (bv_xor v_3808 v_3809);
      v_3811 <- eval (extract v_3799 28 29);
      v_3812 <- eval (bv_xor v_3810 v_3811);
      v_3813 <- eval (extract v_3799 32 33);
      v_3814 <- eval (eq v_3813 (expression.bv_nat 1 1));
      v_3815 <- eval (extract v_3799 31 32);
      v_3816 <- eval (eq v_3815 (expression.bv_nat 1 1));
      v_3817 <- eval (eq v_3814 v_3816);
      v_3818 <- eval (notBool_ v_3817);
      v_3819 <- eval (extract v_3799 30 31);
      v_3820 <- eval (eq v_3819 (expression.bv_nat 1 1));
      v_3821 <- eval (eq v_3818 v_3820);
      v_3822 <- eval (notBool_ v_3821);
      v_3823 <- eval (extract v_3799 29 30);
      v_3824 <- eval (eq v_3823 (expression.bv_nat 1 1));
      v_3825 <- eval (eq v_3822 v_3824);
      v_3826 <- eval (notBool_ v_3825);
      v_3827 <- eval (eq v_3811 (expression.bv_nat 1 1));
      v_3828 <- eval (eq v_3826 v_3827);
      v_3829 <- eval (notBool_ v_3828);
      v_3830 <- eval (extract v_3799 27 28);
      v_3831 <- eval (eq v_3830 (expression.bv_nat 1 1));
      v_3832 <- eval (eq v_3829 v_3831);
      v_3833 <- eval (notBool_ v_3832);
      v_3834 <- eval (extract v_3799 26 27);
      v_3835 <- eval (eq v_3834 (expression.bv_nat 1 1));
      v_3836 <- eval (eq v_3833 v_3835);
      v_3837 <- eval (notBool_ v_3836);
      v_3838 <- eval (extract v_3799 25 26);
      v_3839 <- eval (eq v_3838 (expression.bv_nat 1 1));
      v_3840 <- eval (eq v_3837 v_3839);
      v_3841 <- eval (notBool_ v_3840);
      v_3842 <- eval (notBool_ v_3841);
      v_3843 <- eval (mux v_3842 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3844 <- eval (extract v_3791 0 1);
      v_3845 <- eval (bitwidthMInt v_3844);
      v_3846 <- eval (mi v_3845 -1);
      v_3847 <- eval (bv_xor v_3844 v_3846);
      v_3848 <- eval (eq v_3847 (expression.bv_nat 1 1));
      v_3849 <- eval (extract v_3797 0 1);
      v_3850 <- eval (eq v_3849 (expression.bv_nat 1 1));
      v_3851 <- eval (eq v_3848 v_3850);
      v_3852 <- eval (eq v_3804 (expression.bv_nat 1 1));
      v_3853 <- eval (eq v_3848 v_3852);
      v_3854 <- eval (notBool_ v_3853);
      v_3855 <- eval (bit_and v_3851 v_3854);
      v_3856 <- eval (mux v_3855 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_3856;
      setRegister pf v_3843;
      setRegister af v_3812;
      setRegister zf v_3807;
      setRegister sf v_3804;
      setRegister cf v_3803;
      pure ()
    pat_end;
    pattern fun (v_2351 : imm int) (v_2354 : reg (bv 32)) => do
      v_3863 <- eval (handleImmediateWithSignExtend v_2351 8 8);
      v_3864 <- eval (svalueMInt v_3863);
      v_3865 <- eval (mi 32 v_3864);
      v_3866 <- eval (bitwidthMInt v_3865);
      v_3867 <- eval (mi v_3866 -1);
      v_3868 <- eval (bv_xor v_3865 v_3867);
      v_3869 <- eval (concat (expression.bv_nat 1 0) v_3868);
      v_3870 <- eval (add v_3869 (expression.bv_nat 33 1));
      v_3871 <- getRegister v_2354;
      v_3872 <- eval (concat (expression.bv_nat 1 0) v_3871);
      v_3873 <- eval (add v_3870 v_3872);
      v_3874 <- eval (extract v_3873 0 1);
      v_3875 <- eval (eq v_3874 (expression.bv_nat 1 1));
      v_3876 <- eval (notBool_ v_3875);
      v_3877 <- eval (mux v_3876 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3878 <- eval (extract v_3873 1 2);
      v_3879 <- eval (extract v_3873 1 33);
      v_3880 <- eval (eq v_3879 (expression.bv_nat 32 0));
      v_3881 <- eval (mux v_3880 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3882 <- eval (extract v_3863 3 4);
      v_3883 <- eval (extract v_3871 27 28);
      v_3884 <- eval (bv_xor v_3882 v_3883);
      v_3885 <- eval (extract v_3873 28 29);
      v_3886 <- eval (bv_xor v_3884 v_3885);
      v_3887 <- eval (extract v_3873 32 33);
      v_3888 <- eval (eq v_3887 (expression.bv_nat 1 1));
      v_3889 <- eval (extract v_3873 31 32);
      v_3890 <- eval (eq v_3889 (expression.bv_nat 1 1));
      v_3891 <- eval (eq v_3888 v_3890);
      v_3892 <- eval (notBool_ v_3891);
      v_3893 <- eval (extract v_3873 30 31);
      v_3894 <- eval (eq v_3893 (expression.bv_nat 1 1));
      v_3895 <- eval (eq v_3892 v_3894);
      v_3896 <- eval (notBool_ v_3895);
      v_3897 <- eval (extract v_3873 29 30);
      v_3898 <- eval (eq v_3897 (expression.bv_nat 1 1));
      v_3899 <- eval (eq v_3896 v_3898);
      v_3900 <- eval (notBool_ v_3899);
      v_3901 <- eval (eq v_3885 (expression.bv_nat 1 1));
      v_3902 <- eval (eq v_3900 v_3901);
      v_3903 <- eval (notBool_ v_3902);
      v_3904 <- eval (extract v_3873 27 28);
      v_3905 <- eval (eq v_3904 (expression.bv_nat 1 1));
      v_3906 <- eval (eq v_3903 v_3905);
      v_3907 <- eval (notBool_ v_3906);
      v_3908 <- eval (extract v_3873 26 27);
      v_3909 <- eval (eq v_3908 (expression.bv_nat 1 1));
      v_3910 <- eval (eq v_3907 v_3909);
      v_3911 <- eval (notBool_ v_3910);
      v_3912 <- eval (extract v_3873 25 26);
      v_3913 <- eval (eq v_3912 (expression.bv_nat 1 1));
      v_3914 <- eval (eq v_3911 v_3913);
      v_3915 <- eval (notBool_ v_3914);
      v_3916 <- eval (notBool_ v_3915);
      v_3917 <- eval (mux v_3916 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3918 <- eval (extract v_3865 0 1);
      v_3919 <- eval (bitwidthMInt v_3918);
      v_3920 <- eval (mi v_3919 -1);
      v_3921 <- eval (bv_xor v_3918 v_3920);
      v_3922 <- eval (eq v_3921 (expression.bv_nat 1 1));
      v_3923 <- eval (extract v_3871 0 1);
      v_3924 <- eval (eq v_3923 (expression.bv_nat 1 1));
      v_3925 <- eval (eq v_3922 v_3924);
      v_3926 <- eval (eq v_3878 (expression.bv_nat 1 1));
      v_3927 <- eval (eq v_3922 v_3926);
      v_3928 <- eval (notBool_ v_3927);
      v_3929 <- eval (bit_and v_3925 v_3928);
      v_3930 <- eval (mux v_3929 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_3930;
      setRegister pf v_3917;
      setRegister af v_3886;
      setRegister zf v_3881;
      setRegister sf v_3878;
      setRegister cf v_3877;
      pure ()
    pat_end;
    pattern fun (v_2362 : reg (bv 32)) (v_2363 : reg (bv 32)) => do
      v_3941 <- getRegister v_2362;
      v_3942 <- eval (bitwidthMInt v_3941);
      v_3943 <- eval (mi v_3942 -1);
      v_3944 <- eval (bv_xor v_3941 v_3943);
      v_3945 <- eval (concat (expression.bv_nat 1 0) v_3944);
      v_3946 <- eval (add v_3945 (expression.bv_nat 33 1));
      v_3947 <- getRegister v_2363;
      v_3948 <- eval (concat (expression.bv_nat 1 0) v_3947);
      v_3949 <- eval (add v_3946 v_3948);
      v_3950 <- eval (extract v_3949 0 1);
      v_3951 <- eval (eq v_3950 (expression.bv_nat 1 1));
      v_3952 <- eval (notBool_ v_3951);
      v_3953 <- eval (mux v_3952 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3954 <- eval (extract v_3949 1 2);
      v_3955 <- eval (extract v_3949 1 33);
      v_3956 <- eval (eq v_3955 (expression.bv_nat 32 0));
      v_3957 <- eval (mux v_3956 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3958 <- eval (extract v_3941 27 28);
      v_3959 <- eval (extract v_3947 27 28);
      v_3960 <- eval (bv_xor v_3958 v_3959);
      v_3961 <- eval (extract v_3949 28 29);
      v_3962 <- eval (bv_xor v_3960 v_3961);
      v_3963 <- eval (extract v_3949 32 33);
      v_3964 <- eval (eq v_3963 (expression.bv_nat 1 1));
      v_3965 <- eval (extract v_3949 31 32);
      v_3966 <- eval (eq v_3965 (expression.bv_nat 1 1));
      v_3967 <- eval (eq v_3964 v_3966);
      v_3968 <- eval (notBool_ v_3967);
      v_3969 <- eval (extract v_3949 30 31);
      v_3970 <- eval (eq v_3969 (expression.bv_nat 1 1));
      v_3971 <- eval (eq v_3968 v_3970);
      v_3972 <- eval (notBool_ v_3971);
      v_3973 <- eval (extract v_3949 29 30);
      v_3974 <- eval (eq v_3973 (expression.bv_nat 1 1));
      v_3975 <- eval (eq v_3972 v_3974);
      v_3976 <- eval (notBool_ v_3975);
      v_3977 <- eval (eq v_3961 (expression.bv_nat 1 1));
      v_3978 <- eval (eq v_3976 v_3977);
      v_3979 <- eval (notBool_ v_3978);
      v_3980 <- eval (extract v_3949 27 28);
      v_3981 <- eval (eq v_3980 (expression.bv_nat 1 1));
      v_3982 <- eval (eq v_3979 v_3981);
      v_3983 <- eval (notBool_ v_3982);
      v_3984 <- eval (extract v_3949 26 27);
      v_3985 <- eval (eq v_3984 (expression.bv_nat 1 1));
      v_3986 <- eval (eq v_3983 v_3985);
      v_3987 <- eval (notBool_ v_3986);
      v_3988 <- eval (extract v_3949 25 26);
      v_3989 <- eval (eq v_3988 (expression.bv_nat 1 1));
      v_3990 <- eval (eq v_3987 v_3989);
      v_3991 <- eval (notBool_ v_3990);
      v_3992 <- eval (notBool_ v_3991);
      v_3993 <- eval (mux v_3992 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3994 <- eval (extract v_3941 0 1);
      v_3995 <- eval (bitwidthMInt v_3994);
      v_3996 <- eval (mi v_3995 -1);
      v_3997 <- eval (bv_xor v_3994 v_3996);
      v_3998 <- eval (eq v_3997 (expression.bv_nat 1 1));
      v_3999 <- eval (extract v_3947 0 1);
      v_4000 <- eval (eq v_3999 (expression.bv_nat 1 1));
      v_4001 <- eval (eq v_3998 v_4000);
      v_4002 <- eval (eq v_3954 (expression.bv_nat 1 1));
      v_4003 <- eval (eq v_3998 v_4002);
      v_4004 <- eval (notBool_ v_4003);
      v_4005 <- eval (bit_and v_4001 v_4004);
      v_4006 <- eval (mux v_4005 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4006;
      setRegister pf v_3993;
      setRegister af v_3962;
      setRegister zf v_3957;
      setRegister sf v_3954;
      setRegister cf v_3953;
      pure ()
    pat_end;
    pattern fun (v_2335 : imm int) (v_2334 : Mem) => do
      v_10142 <- eval (handleImmediateWithSignExtend v_2335 32 32);
      v_10143 <- eval (bitwidthMInt v_10142);
      v_10144 <- eval (mi v_10143 -1);
      v_10145 <- eval (bv_xor v_10142 v_10144);
      v_10146 <- eval (concat (expression.bv_nat 1 0) v_10145);
      v_10147 <- eval (add v_10146 (expression.bv_nat 33 1));
      v_10148 <- evaluateAddress v_2334;
      v_10149 <- load v_10148 4;
      v_10150 <- eval (concat (expression.bv_nat 1 0) v_10149);
      v_10151 <- eval (add v_10147 v_10150);
      v_10152 <- eval (extract v_10151 0 1);
      v_10153 <- eval (eq v_10152 (expression.bv_nat 1 1));
      v_10154 <- eval (notBool_ v_10153);
      v_10155 <- eval (mux v_10154 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10156 <- eval (extract v_10151 1 2);
      v_10157 <- eval (extract v_10151 1 33);
      v_10158 <- eval (eq v_10157 (expression.bv_nat 32 0));
      v_10159 <- eval (mux v_10158 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10160 <- eval (extract v_10142 27 28);
      v_10161 <- eval (extract v_10149 27 28);
      v_10162 <- eval (bv_xor v_10160 v_10161);
      v_10163 <- eval (extract v_10151 28 29);
      v_10164 <- eval (bv_xor v_10162 v_10163);
      v_10165 <- eval (extract v_10151 32 33);
      v_10166 <- eval (eq v_10165 (expression.bv_nat 1 1));
      v_10167 <- eval (extract v_10151 31 32);
      v_10168 <- eval (eq v_10167 (expression.bv_nat 1 1));
      v_10169 <- eval (eq v_10166 v_10168);
      v_10170 <- eval (notBool_ v_10169);
      v_10171 <- eval (extract v_10151 30 31);
      v_10172 <- eval (eq v_10171 (expression.bv_nat 1 1));
      v_10173 <- eval (eq v_10170 v_10172);
      v_10174 <- eval (notBool_ v_10173);
      v_10175 <- eval (extract v_10151 29 30);
      v_10176 <- eval (eq v_10175 (expression.bv_nat 1 1));
      v_10177 <- eval (eq v_10174 v_10176);
      v_10178 <- eval (notBool_ v_10177);
      v_10179 <- eval (eq v_10163 (expression.bv_nat 1 1));
      v_10180 <- eval (eq v_10178 v_10179);
      v_10181 <- eval (notBool_ v_10180);
      v_10182 <- eval (extract v_10151 27 28);
      v_10183 <- eval (eq v_10182 (expression.bv_nat 1 1));
      v_10184 <- eval (eq v_10181 v_10183);
      v_10185 <- eval (notBool_ v_10184);
      v_10186 <- eval (extract v_10151 26 27);
      v_10187 <- eval (eq v_10186 (expression.bv_nat 1 1));
      v_10188 <- eval (eq v_10185 v_10187);
      v_10189 <- eval (notBool_ v_10188);
      v_10190 <- eval (extract v_10151 25 26);
      v_10191 <- eval (eq v_10190 (expression.bv_nat 1 1));
      v_10192 <- eval (eq v_10189 v_10191);
      v_10193 <- eval (notBool_ v_10192);
      v_10194 <- eval (notBool_ v_10193);
      v_10195 <- eval (mux v_10194 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10196 <- eval (extract v_10142 0 1);
      v_10197 <- eval (bitwidthMInt v_10196);
      v_10198 <- eval (mi v_10197 -1);
      v_10199 <- eval (bv_xor v_10196 v_10198);
      v_10200 <- eval (eq v_10199 (expression.bv_nat 1 1));
      v_10201 <- eval (extract v_10149 0 1);
      v_10202 <- eval (eq v_10201 (expression.bv_nat 1 1));
      v_10203 <- eval (eq v_10200 v_10202);
      v_10204 <- eval (eq v_10156 (expression.bv_nat 1 1));
      v_10205 <- eval (eq v_10200 v_10204);
      v_10206 <- eval (notBool_ v_10205);
      v_10207 <- eval (bit_and v_10203 v_10206);
      v_10208 <- eval (mux v_10207 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10208;
      setRegister pf v_10195;
      setRegister af v_10164;
      setRegister zf v_10159;
      setRegister sf v_10156;
      setRegister cf v_10155;
      pure ()
    pat_end;
    pattern fun (v_2335 : imm int) (v_2334 : Mem) => do
      v_10215 <- eval (handleImmediateWithSignExtend v_2335 8 8);
      v_10216 <- eval (svalueMInt v_10215);
      v_10217 <- eval (mi 32 v_10216);
      v_10218 <- eval (bitwidthMInt v_10217);
      v_10219 <- eval (mi v_10218 -1);
      v_10220 <- eval (bv_xor v_10217 v_10219);
      v_10221 <- eval (concat (expression.bv_nat 1 0) v_10220);
      v_10222 <- eval (add v_10221 (expression.bv_nat 33 1));
      v_10223 <- evaluateAddress v_2334;
      v_10224 <- load v_10223 4;
      v_10225 <- eval (concat (expression.bv_nat 1 0) v_10224);
      v_10226 <- eval (add v_10222 v_10225);
      v_10227 <- eval (extract v_10226 0 1);
      v_10228 <- eval (eq v_10227 (expression.bv_nat 1 1));
      v_10229 <- eval (notBool_ v_10228);
      v_10230 <- eval (mux v_10229 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10231 <- eval (extract v_10226 1 2);
      v_10232 <- eval (extract v_10226 1 33);
      v_10233 <- eval (eq v_10232 (expression.bv_nat 32 0));
      v_10234 <- eval (mux v_10233 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10235 <- eval (extract v_10215 3 4);
      v_10236 <- eval (extract v_10224 27 28);
      v_10237 <- eval (bv_xor v_10235 v_10236);
      v_10238 <- eval (extract v_10226 28 29);
      v_10239 <- eval (bv_xor v_10237 v_10238);
      v_10240 <- eval (extract v_10226 32 33);
      v_10241 <- eval (eq v_10240 (expression.bv_nat 1 1));
      v_10242 <- eval (extract v_10226 31 32);
      v_10243 <- eval (eq v_10242 (expression.bv_nat 1 1));
      v_10244 <- eval (eq v_10241 v_10243);
      v_10245 <- eval (notBool_ v_10244);
      v_10246 <- eval (extract v_10226 30 31);
      v_10247 <- eval (eq v_10246 (expression.bv_nat 1 1));
      v_10248 <- eval (eq v_10245 v_10247);
      v_10249 <- eval (notBool_ v_10248);
      v_10250 <- eval (extract v_10226 29 30);
      v_10251 <- eval (eq v_10250 (expression.bv_nat 1 1));
      v_10252 <- eval (eq v_10249 v_10251);
      v_10253 <- eval (notBool_ v_10252);
      v_10254 <- eval (eq v_10238 (expression.bv_nat 1 1));
      v_10255 <- eval (eq v_10253 v_10254);
      v_10256 <- eval (notBool_ v_10255);
      v_10257 <- eval (extract v_10226 27 28);
      v_10258 <- eval (eq v_10257 (expression.bv_nat 1 1));
      v_10259 <- eval (eq v_10256 v_10258);
      v_10260 <- eval (notBool_ v_10259);
      v_10261 <- eval (extract v_10226 26 27);
      v_10262 <- eval (eq v_10261 (expression.bv_nat 1 1));
      v_10263 <- eval (eq v_10260 v_10262);
      v_10264 <- eval (notBool_ v_10263);
      v_10265 <- eval (extract v_10226 25 26);
      v_10266 <- eval (eq v_10265 (expression.bv_nat 1 1));
      v_10267 <- eval (eq v_10264 v_10266);
      v_10268 <- eval (notBool_ v_10267);
      v_10269 <- eval (notBool_ v_10268);
      v_10270 <- eval (mux v_10269 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10271 <- eval (extract v_10217 0 1);
      v_10272 <- eval (bitwidthMInt v_10271);
      v_10273 <- eval (mi v_10272 -1);
      v_10274 <- eval (bv_xor v_10271 v_10273);
      v_10275 <- eval (eq v_10274 (expression.bv_nat 1 1));
      v_10276 <- eval (extract v_10224 0 1);
      v_10277 <- eval (eq v_10276 (expression.bv_nat 1 1));
      v_10278 <- eval (eq v_10275 v_10277);
      v_10279 <- eval (eq v_10231 (expression.bv_nat 1 1));
      v_10280 <- eval (eq v_10275 v_10279);
      v_10281 <- eval (notBool_ v_10280);
      v_10282 <- eval (bit_and v_10278 v_10281);
      v_10283 <- eval (mux v_10282 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10283;
      setRegister pf v_10270;
      setRegister af v_10239;
      setRegister zf v_10234;
      setRegister sf v_10231;
      setRegister cf v_10230;
      pure ()
    pat_end;
    pattern fun (v_2338 : imm int) (v_2339 : Mem) => do
      v_10290 <- eval (handleImmediateWithSignExtend v_2338 32 32);
      v_10291 <- eval (bitwidthMInt v_10290);
      v_10292 <- eval (mi v_10291 -1);
      v_10293 <- eval (bv_xor v_10290 v_10292);
      v_10294 <- eval (concat (expression.bv_nat 1 0) v_10293);
      v_10295 <- eval (add v_10294 (expression.bv_nat 33 1));
      v_10296 <- evaluateAddress v_2339;
      v_10297 <- load v_10296 4;
      v_10298 <- eval (concat (expression.bv_nat 1 0) v_10297);
      v_10299 <- eval (add v_10295 v_10298);
      v_10300 <- eval (extract v_10299 0 1);
      v_10301 <- eval (eq v_10300 (expression.bv_nat 1 1));
      v_10302 <- eval (notBool_ v_10301);
      v_10303 <- eval (mux v_10302 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10304 <- eval (extract v_10299 1 2);
      v_10305 <- eval (extract v_10299 1 33);
      v_10306 <- eval (eq v_10305 (expression.bv_nat 32 0));
      v_10307 <- eval (mux v_10306 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10308 <- eval (extract v_10290 27 28);
      v_10309 <- eval (extract v_10297 27 28);
      v_10310 <- eval (bv_xor v_10308 v_10309);
      v_10311 <- eval (extract v_10299 28 29);
      v_10312 <- eval (bv_xor v_10310 v_10311);
      v_10313 <- eval (extract v_10299 32 33);
      v_10314 <- eval (eq v_10313 (expression.bv_nat 1 1));
      v_10315 <- eval (extract v_10299 31 32);
      v_10316 <- eval (eq v_10315 (expression.bv_nat 1 1));
      v_10317 <- eval (eq v_10314 v_10316);
      v_10318 <- eval (notBool_ v_10317);
      v_10319 <- eval (extract v_10299 30 31);
      v_10320 <- eval (eq v_10319 (expression.bv_nat 1 1));
      v_10321 <- eval (eq v_10318 v_10320);
      v_10322 <- eval (notBool_ v_10321);
      v_10323 <- eval (extract v_10299 29 30);
      v_10324 <- eval (eq v_10323 (expression.bv_nat 1 1));
      v_10325 <- eval (eq v_10322 v_10324);
      v_10326 <- eval (notBool_ v_10325);
      v_10327 <- eval (eq v_10311 (expression.bv_nat 1 1));
      v_10328 <- eval (eq v_10326 v_10327);
      v_10329 <- eval (notBool_ v_10328);
      v_10330 <- eval (extract v_10299 27 28);
      v_10331 <- eval (eq v_10330 (expression.bv_nat 1 1));
      v_10332 <- eval (eq v_10329 v_10331);
      v_10333 <- eval (notBool_ v_10332);
      v_10334 <- eval (extract v_10299 26 27);
      v_10335 <- eval (eq v_10334 (expression.bv_nat 1 1));
      v_10336 <- eval (eq v_10333 v_10335);
      v_10337 <- eval (notBool_ v_10336);
      v_10338 <- eval (extract v_10299 25 26);
      v_10339 <- eval (eq v_10338 (expression.bv_nat 1 1));
      v_10340 <- eval (eq v_10337 v_10339);
      v_10341 <- eval (notBool_ v_10340);
      v_10342 <- eval (notBool_ v_10341);
      v_10343 <- eval (mux v_10342 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10344 <- eval (extract v_10290 0 1);
      v_10345 <- eval (bitwidthMInt v_10344);
      v_10346 <- eval (mi v_10345 -1);
      v_10347 <- eval (bv_xor v_10344 v_10346);
      v_10348 <- eval (eq v_10347 (expression.bv_nat 1 1));
      v_10349 <- eval (extract v_10297 0 1);
      v_10350 <- eval (eq v_10349 (expression.bv_nat 1 1));
      v_10351 <- eval (eq v_10348 v_10350);
      v_10352 <- eval (eq v_10304 (expression.bv_nat 1 1));
      v_10353 <- eval (eq v_10348 v_10352);
      v_10354 <- eval (notBool_ v_10353);
      v_10355 <- eval (bit_and v_10351 v_10354);
      v_10356 <- eval (mux v_10355 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10356;
      setRegister pf v_10343;
      setRegister af v_10312;
      setRegister zf v_10307;
      setRegister sf v_10304;
      setRegister cf v_10303;
      pure ()
    pat_end;
    pattern fun (v_2338 : imm int) (v_2339 : Mem) => do
      v_10363 <- eval (handleImmediateWithSignExtend v_2338 8 8);
      v_10364 <- eval (svalueMInt v_10363);
      v_10365 <- eval (mi 32 v_10364);
      v_10366 <- eval (bitwidthMInt v_10365);
      v_10367 <- eval (mi v_10366 -1);
      v_10368 <- eval (bv_xor v_10365 v_10367);
      v_10369 <- eval (concat (expression.bv_nat 1 0) v_10368);
      v_10370 <- eval (add v_10369 (expression.bv_nat 33 1));
      v_10371 <- evaluateAddress v_2339;
      v_10372 <- load v_10371 4;
      v_10373 <- eval (concat (expression.bv_nat 1 0) v_10372);
      v_10374 <- eval (add v_10370 v_10373);
      v_10375 <- eval (extract v_10374 0 1);
      v_10376 <- eval (eq v_10375 (expression.bv_nat 1 1));
      v_10377 <- eval (notBool_ v_10376);
      v_10378 <- eval (mux v_10377 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10379 <- eval (extract v_10374 1 2);
      v_10380 <- eval (extract v_10374 1 33);
      v_10381 <- eval (eq v_10380 (expression.bv_nat 32 0));
      v_10382 <- eval (mux v_10381 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10383 <- eval (extract v_10363 3 4);
      v_10384 <- eval (extract v_10372 27 28);
      v_10385 <- eval (bv_xor v_10383 v_10384);
      v_10386 <- eval (extract v_10374 28 29);
      v_10387 <- eval (bv_xor v_10385 v_10386);
      v_10388 <- eval (extract v_10374 32 33);
      v_10389 <- eval (eq v_10388 (expression.bv_nat 1 1));
      v_10390 <- eval (extract v_10374 31 32);
      v_10391 <- eval (eq v_10390 (expression.bv_nat 1 1));
      v_10392 <- eval (eq v_10389 v_10391);
      v_10393 <- eval (notBool_ v_10392);
      v_10394 <- eval (extract v_10374 30 31);
      v_10395 <- eval (eq v_10394 (expression.bv_nat 1 1));
      v_10396 <- eval (eq v_10393 v_10395);
      v_10397 <- eval (notBool_ v_10396);
      v_10398 <- eval (extract v_10374 29 30);
      v_10399 <- eval (eq v_10398 (expression.bv_nat 1 1));
      v_10400 <- eval (eq v_10397 v_10399);
      v_10401 <- eval (notBool_ v_10400);
      v_10402 <- eval (eq v_10386 (expression.bv_nat 1 1));
      v_10403 <- eval (eq v_10401 v_10402);
      v_10404 <- eval (notBool_ v_10403);
      v_10405 <- eval (extract v_10374 27 28);
      v_10406 <- eval (eq v_10405 (expression.bv_nat 1 1));
      v_10407 <- eval (eq v_10404 v_10406);
      v_10408 <- eval (notBool_ v_10407);
      v_10409 <- eval (extract v_10374 26 27);
      v_10410 <- eval (eq v_10409 (expression.bv_nat 1 1));
      v_10411 <- eval (eq v_10408 v_10410);
      v_10412 <- eval (notBool_ v_10411);
      v_10413 <- eval (extract v_10374 25 26);
      v_10414 <- eval (eq v_10413 (expression.bv_nat 1 1));
      v_10415 <- eval (eq v_10412 v_10414);
      v_10416 <- eval (notBool_ v_10415);
      v_10417 <- eval (notBool_ v_10416);
      v_10418 <- eval (mux v_10417 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10419 <- eval (extract v_10365 0 1);
      v_10420 <- eval (bitwidthMInt v_10419);
      v_10421 <- eval (mi v_10420 -1);
      v_10422 <- eval (bv_xor v_10419 v_10421);
      v_10423 <- eval (eq v_10422 (expression.bv_nat 1 1));
      v_10424 <- eval (extract v_10372 0 1);
      v_10425 <- eval (eq v_10424 (expression.bv_nat 1 1));
      v_10426 <- eval (eq v_10423 v_10425);
      v_10427 <- eval (eq v_10379 (expression.bv_nat 1 1));
      v_10428 <- eval (eq v_10423 v_10427);
      v_10429 <- eval (notBool_ v_10428);
      v_10430 <- eval (bit_and v_10426 v_10429);
      v_10431 <- eval (mux v_10430 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10431;
      setRegister pf v_10418;
      setRegister af v_10387;
      setRegister zf v_10382;
      setRegister sf v_10379;
      setRegister cf v_10378;
      pure ()
    pat_end;
    pattern fun (v_2344 : reg (bv 32)) (v_2342 : Mem) => do
      v_10438 <- getRegister v_2344;
      v_10439 <- eval (bitwidthMInt v_10438);
      v_10440 <- eval (mi v_10439 -1);
      v_10441 <- eval (bv_xor v_10438 v_10440);
      v_10442 <- eval (concat (expression.bv_nat 1 0) v_10441);
      v_10443 <- eval (add v_10442 (expression.bv_nat 33 1));
      v_10444 <- evaluateAddress v_2342;
      v_10445 <- load v_10444 4;
      v_10446 <- eval (concat (expression.bv_nat 1 0) v_10445);
      v_10447 <- eval (add v_10443 v_10446);
      v_10448 <- eval (extract v_10447 0 1);
      v_10449 <- eval (eq v_10448 (expression.bv_nat 1 1));
      v_10450 <- eval (notBool_ v_10449);
      v_10451 <- eval (mux v_10450 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10452 <- eval (extract v_10447 1 2);
      v_10453 <- eval (extract v_10447 1 33);
      v_10454 <- eval (eq v_10453 (expression.bv_nat 32 0));
      v_10455 <- eval (mux v_10454 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10456 <- eval (extract v_10438 27 28);
      v_10457 <- eval (extract v_10445 27 28);
      v_10458 <- eval (bv_xor v_10456 v_10457);
      v_10459 <- eval (extract v_10447 28 29);
      v_10460 <- eval (bv_xor v_10458 v_10459);
      v_10461 <- eval (extract v_10447 32 33);
      v_10462 <- eval (eq v_10461 (expression.bv_nat 1 1));
      v_10463 <- eval (extract v_10447 31 32);
      v_10464 <- eval (eq v_10463 (expression.bv_nat 1 1));
      v_10465 <- eval (eq v_10462 v_10464);
      v_10466 <- eval (notBool_ v_10465);
      v_10467 <- eval (extract v_10447 30 31);
      v_10468 <- eval (eq v_10467 (expression.bv_nat 1 1));
      v_10469 <- eval (eq v_10466 v_10468);
      v_10470 <- eval (notBool_ v_10469);
      v_10471 <- eval (extract v_10447 29 30);
      v_10472 <- eval (eq v_10471 (expression.bv_nat 1 1));
      v_10473 <- eval (eq v_10470 v_10472);
      v_10474 <- eval (notBool_ v_10473);
      v_10475 <- eval (eq v_10459 (expression.bv_nat 1 1));
      v_10476 <- eval (eq v_10474 v_10475);
      v_10477 <- eval (notBool_ v_10476);
      v_10478 <- eval (extract v_10447 27 28);
      v_10479 <- eval (eq v_10478 (expression.bv_nat 1 1));
      v_10480 <- eval (eq v_10477 v_10479);
      v_10481 <- eval (notBool_ v_10480);
      v_10482 <- eval (extract v_10447 26 27);
      v_10483 <- eval (eq v_10482 (expression.bv_nat 1 1));
      v_10484 <- eval (eq v_10481 v_10483);
      v_10485 <- eval (notBool_ v_10484);
      v_10486 <- eval (extract v_10447 25 26);
      v_10487 <- eval (eq v_10486 (expression.bv_nat 1 1));
      v_10488 <- eval (eq v_10485 v_10487);
      v_10489 <- eval (notBool_ v_10488);
      v_10490 <- eval (notBool_ v_10489);
      v_10491 <- eval (mux v_10490 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10492 <- eval (extract v_10438 0 1);
      v_10493 <- eval (bitwidthMInt v_10492);
      v_10494 <- eval (mi v_10493 -1);
      v_10495 <- eval (bv_xor v_10492 v_10494);
      v_10496 <- eval (eq v_10495 (expression.bv_nat 1 1));
      v_10497 <- eval (extract v_10445 0 1);
      v_10498 <- eval (eq v_10497 (expression.bv_nat 1 1));
      v_10499 <- eval (eq v_10496 v_10498);
      v_10500 <- eval (eq v_10452 (expression.bv_nat 1 1));
      v_10501 <- eval (eq v_10496 v_10500);
      v_10502 <- eval (notBool_ v_10501);
      v_10503 <- eval (bit_and v_10499 v_10502);
      v_10504 <- eval (mux v_10503 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10504;
      setRegister pf v_10491;
      setRegister af v_10460;
      setRegister zf v_10455;
      setRegister sf v_10452;
      setRegister cf v_10451;
      pure ()
    pat_end;
    pattern fun (v_2356 : Mem) (v_2358 : reg (bv 32)) => do
      v_10511 <- evaluateAddress v_2356;
      v_10512 <- load v_10511 4;
      v_10513 <- eval (bitwidthMInt v_10512);
      v_10514 <- eval (mi v_10513 -1);
      v_10515 <- eval (bv_xor v_10512 v_10514);
      v_10516 <- eval (concat (expression.bv_nat 1 0) v_10515);
      v_10517 <- eval (add v_10516 (expression.bv_nat 33 1));
      v_10518 <- getRegister v_2358;
      v_10519 <- eval (concat (expression.bv_nat 1 0) v_10518);
      v_10520 <- eval (add v_10517 v_10519);
      v_10521 <- eval (extract v_10520 0 1);
      v_10522 <- eval (eq v_10521 (expression.bv_nat 1 1));
      v_10523 <- eval (notBool_ v_10522);
      v_10524 <- eval (mux v_10523 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10525 <- eval (extract v_10520 1 2);
      v_10526 <- eval (extract v_10520 1 33);
      v_10527 <- eval (eq v_10526 (expression.bv_nat 32 0));
      v_10528 <- eval (mux v_10527 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10529 <- eval (extract v_10512 27 28);
      v_10530 <- eval (extract v_10518 27 28);
      v_10531 <- eval (bv_xor v_10529 v_10530);
      v_10532 <- eval (extract v_10520 28 29);
      v_10533 <- eval (bv_xor v_10531 v_10532);
      v_10534 <- eval (extract v_10520 32 33);
      v_10535 <- eval (eq v_10534 (expression.bv_nat 1 1));
      v_10536 <- eval (extract v_10520 31 32);
      v_10537 <- eval (eq v_10536 (expression.bv_nat 1 1));
      v_10538 <- eval (eq v_10535 v_10537);
      v_10539 <- eval (notBool_ v_10538);
      v_10540 <- eval (extract v_10520 30 31);
      v_10541 <- eval (eq v_10540 (expression.bv_nat 1 1));
      v_10542 <- eval (eq v_10539 v_10541);
      v_10543 <- eval (notBool_ v_10542);
      v_10544 <- eval (extract v_10520 29 30);
      v_10545 <- eval (eq v_10544 (expression.bv_nat 1 1));
      v_10546 <- eval (eq v_10543 v_10545);
      v_10547 <- eval (notBool_ v_10546);
      v_10548 <- eval (eq v_10532 (expression.bv_nat 1 1));
      v_10549 <- eval (eq v_10547 v_10548);
      v_10550 <- eval (notBool_ v_10549);
      v_10551 <- eval (extract v_10520 27 28);
      v_10552 <- eval (eq v_10551 (expression.bv_nat 1 1));
      v_10553 <- eval (eq v_10550 v_10552);
      v_10554 <- eval (notBool_ v_10553);
      v_10555 <- eval (extract v_10520 26 27);
      v_10556 <- eval (eq v_10555 (expression.bv_nat 1 1));
      v_10557 <- eval (eq v_10554 v_10556);
      v_10558 <- eval (notBool_ v_10557);
      v_10559 <- eval (extract v_10520 25 26);
      v_10560 <- eval (eq v_10559 (expression.bv_nat 1 1));
      v_10561 <- eval (eq v_10558 v_10560);
      v_10562 <- eval (notBool_ v_10561);
      v_10563 <- eval (notBool_ v_10562);
      v_10564 <- eval (mux v_10563 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10565 <- eval (extract v_10512 0 1);
      v_10566 <- eval (bitwidthMInt v_10565);
      v_10567 <- eval (mi v_10566 -1);
      v_10568 <- eval (bv_xor v_10565 v_10567);
      v_10569 <- eval (eq v_10568 (expression.bv_nat 1 1));
      v_10570 <- eval (extract v_10518 0 1);
      v_10571 <- eval (eq v_10570 (expression.bv_nat 1 1));
      v_10572 <- eval (eq v_10569 v_10571);
      v_10573 <- eval (eq v_10525 (expression.bv_nat 1 1));
      v_10574 <- eval (eq v_10569 v_10573);
      v_10575 <- eval (notBool_ v_10574);
      v_10576 <- eval (bit_and v_10572 v_10575);
      v_10577 <- eval (mux v_10576 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10577;
      setRegister pf v_10564;
      setRegister af v_10533;
      setRegister zf v_10528;
      setRegister sf v_10525;
      setRegister cf v_10524;
      pure ()
    pat_end
def cmppd1 : instruction :=
  definst "cmppd" $ do
    pattern fun (v_2370 : imm int) (v_2372 : reg (bv 128)) (v_2373 : reg (bv 128)) => do
      v_4018 <- getRegister v_2373;
      v_4019 <- eval (extract v_4018 0 64);
      v_4020 <- getRegister v_2372;
      v_4021 <- eval (extract v_4020 0 64);
      v_4022 <- eval (handleImmediateWithSignExtend v_2370 8 8);
      v_4023 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_double_pred v_4019 v_4021 v_4022);
      v_4024 <- eval (eq v_4023 (expression.bv_nat 1 1));
      v_4025 <- eval (mux v_4024 (expression.bv_nat 64 18446744073709551615) (expression.bv_nat 64 0));
      v_4026 <- eval (extract v_4018 64 128);
      v_4027 <- eval (extract v_4020 64 128);
      v_4028 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_double_pred v_4026 v_4027 v_4022);
      v_4029 <- eval (eq v_4028 (expression.bv_nat 1 1));
      v_4030 <- eval (mux v_4029 (expression.bv_nat 64 18446744073709551615) (expression.bv_nat 64 0));
      v_4031 <- eval (concat v_4025 v_4030);
      setRegister (lhs.of_reg v_2373) v_4031;
      pure ()
    pat_end;
    pattern fun (v_2365 : imm int) (v_2366 : Mem) (v_2367 : reg (bv 128)) => do
      v_10584 <- getRegister v_2367;
      v_10585 <- eval (extract v_10584 0 64);
      v_10586 <- evaluateAddress v_2366;
      v_10587 <- load v_10586 16;
      v_10588 <- eval (extract v_10587 0 64);
      v_10589 <- eval (handleImmediateWithSignExtend v_2365 8 8);
      v_10590 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_double_pred v_10585 v_10588 v_10589);
      v_10591 <- eval (eq v_10590 (expression.bv_nat 1 1));
      v_10592 <- eval (mux v_10591 (expression.bv_nat 64 18446744073709551615) (expression.bv_nat 64 0));
      v_10593 <- eval (extract v_10584 64 128);
      v_10594 <- eval (extract v_10587 64 128);
      v_10595 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_double_pred v_10593 v_10594 v_10589);
      v_10596 <- eval (eq v_10595 (expression.bv_nat 1 1));
      v_10597 <- eval (mux v_10596 (expression.bv_nat 64 18446744073709551615) (expression.bv_nat 64 0));
      v_10598 <- eval (concat v_10592 v_10597);
      setRegister (lhs.of_reg v_2367) v_10598;
      pure ()
    pat_end
def cmpps1 : instruction :=
  definst "cmpps" $ do
    pattern fun (v_2381 : imm int) (v_2383 : reg (bv 128)) (v_2384 : reg (bv 128)) => do
      v_4038 <- getRegister v_2384;
      v_4039 <- eval (extract v_4038 0 32);
      v_4040 <- getRegister v_2383;
      v_4041 <- eval (extract v_4040 0 32);
      v_4042 <- eval (handleImmediateWithSignExtend v_2381 8 8);
      v_4043 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_4039 v_4041 v_4042);
      v_4044 <- eval (eq v_4043 (expression.bv_nat 1 1));
      v_4045 <- eval (mux v_4044 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_4046 <- eval (extract v_4038 32 64);
      v_4047 <- eval (extract v_4040 32 64);
      v_4048 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_4046 v_4047 v_4042);
      v_4049 <- eval (eq v_4048 (expression.bv_nat 1 1));
      v_4050 <- eval (mux v_4049 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_4051 <- eval (extract v_4038 64 96);
      v_4052 <- eval (extract v_4040 64 96);
      v_4053 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_4051 v_4052 v_4042);
      v_4054 <- eval (eq v_4053 (expression.bv_nat 1 1));
      v_4055 <- eval (mux v_4054 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_4056 <- eval (extract v_4038 96 128);
      v_4057 <- eval (extract v_4040 96 128);
      v_4058 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_4056 v_4057 v_4042);
      v_4059 <- eval (eq v_4058 (expression.bv_nat 1 1));
      v_4060 <- eval (mux v_4059 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_4061 <- eval (concat v_4055 v_4060);
      v_4062 <- eval (concat v_4050 v_4061);
      v_4063 <- eval (concat v_4045 v_4062);
      setRegister (lhs.of_reg v_2384) v_4063;
      pure ()
    pat_end;
    pattern fun (v_2376 : imm int) (v_2377 : Mem) (v_2378 : reg (bv 128)) => do
      v_10600 <- getRegister v_2378;
      v_10601 <- eval (extract v_10600 0 32);
      v_10602 <- evaluateAddress v_2377;
      v_10603 <- load v_10602 16;
      v_10604 <- eval (extract v_10603 0 32);
      v_10605 <- eval (handleImmediateWithSignExtend v_2376 8 8);
      v_10606 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_10601 v_10604 v_10605);
      v_10607 <- eval (eq v_10606 (expression.bv_nat 1 1));
      v_10608 <- eval (mux v_10607 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_10609 <- eval (extract v_10600 32 64);
      v_10610 <- eval (extract v_10603 32 64);
      v_10611 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_10609 v_10610 v_10605);
      v_10612 <- eval (eq v_10611 (expression.bv_nat 1 1));
      v_10613 <- eval (mux v_10612 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_10614 <- eval (extract v_10600 64 96);
      v_10615 <- eval (extract v_10603 64 96);
      v_10616 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_10614 v_10615 v_10605);
      v_10617 <- eval (eq v_10616 (expression.bv_nat 1 1));
      v_10618 <- eval (mux v_10617 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_10619 <- eval (extract v_10600 96 128);
      v_10620 <- eval (extract v_10603 96 128);
      v_10621 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_10619 v_10620 v_10605);
      v_10622 <- eval (eq v_10621 (expression.bv_nat 1 1));
      v_10623 <- eval (mux v_10622 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_10624 <- eval (concat v_10618 v_10623);
      v_10625 <- eval (concat v_10613 v_10624);
      v_10626 <- eval (concat v_10608 v_10625);
      setRegister (lhs.of_reg v_2378) v_10626;
      pure ()
    pat_end
def cmpq1 : instruction :=
  definst "cmpq" $ do
    pattern fun (v_2399 : imm int) (v_2401 : reg (bv 64)) => do
      v_4077 <- eval (handleImmediateWithSignExtend v_2399 32 32);
      v_4078 <- eval (svalueMInt v_4077);
      v_4079 <- eval (mi 64 v_4078);
      v_4080 <- eval (bitwidthMInt v_4079);
      v_4081 <- eval (mi v_4080 -1);
      v_4082 <- eval (bv_xor v_4079 v_4081);
      v_4083 <- eval (concat (expression.bv_nat 1 0) v_4082);
      v_4084 <- eval (add v_4083 (expression.bv_nat 65 1));
      v_4085 <- getRegister v_2401;
      v_4086 <- eval (concat (expression.bv_nat 1 0) v_4085);
      v_4087 <- eval (add v_4084 v_4086);
      v_4088 <- eval (extract v_4087 0 1);
      v_4089 <- eval (eq v_4088 (expression.bv_nat 1 1));
      v_4090 <- eval (notBool_ v_4089);
      v_4091 <- eval (mux v_4090 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4092 <- eval (extract v_4087 1 2);
      v_4093 <- eval (extract v_4087 1 65);
      v_4094 <- eval (eq v_4093 (expression.bv_nat 64 0));
      v_4095 <- eval (mux v_4094 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4096 <- eval (extract v_4077 27 28);
      v_4097 <- eval (extract v_4085 59 60);
      v_4098 <- eval (bv_xor v_4096 v_4097);
      v_4099 <- eval (extract v_4087 60 61);
      v_4100 <- eval (bv_xor v_4098 v_4099);
      v_4101 <- eval (extract v_4087 64 65);
      v_4102 <- eval (eq v_4101 (expression.bv_nat 1 1));
      v_4103 <- eval (extract v_4087 63 64);
      v_4104 <- eval (eq v_4103 (expression.bv_nat 1 1));
      v_4105 <- eval (eq v_4102 v_4104);
      v_4106 <- eval (notBool_ v_4105);
      v_4107 <- eval (extract v_4087 62 63);
      v_4108 <- eval (eq v_4107 (expression.bv_nat 1 1));
      v_4109 <- eval (eq v_4106 v_4108);
      v_4110 <- eval (notBool_ v_4109);
      v_4111 <- eval (extract v_4087 61 62);
      v_4112 <- eval (eq v_4111 (expression.bv_nat 1 1));
      v_4113 <- eval (eq v_4110 v_4112);
      v_4114 <- eval (notBool_ v_4113);
      v_4115 <- eval (eq v_4099 (expression.bv_nat 1 1));
      v_4116 <- eval (eq v_4114 v_4115);
      v_4117 <- eval (notBool_ v_4116);
      v_4118 <- eval (extract v_4087 59 60);
      v_4119 <- eval (eq v_4118 (expression.bv_nat 1 1));
      v_4120 <- eval (eq v_4117 v_4119);
      v_4121 <- eval (notBool_ v_4120);
      v_4122 <- eval (extract v_4087 58 59);
      v_4123 <- eval (eq v_4122 (expression.bv_nat 1 1));
      v_4124 <- eval (eq v_4121 v_4123);
      v_4125 <- eval (notBool_ v_4124);
      v_4126 <- eval (extract v_4087 57 58);
      v_4127 <- eval (eq v_4126 (expression.bv_nat 1 1));
      v_4128 <- eval (eq v_4125 v_4127);
      v_4129 <- eval (notBool_ v_4128);
      v_4130 <- eval (notBool_ v_4129);
      v_4131 <- eval (mux v_4130 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4132 <- eval (extract v_4079 0 1);
      v_4133 <- eval (bitwidthMInt v_4132);
      v_4134 <- eval (mi v_4133 -1);
      v_4135 <- eval (bv_xor v_4132 v_4134);
      v_4136 <- eval (eq v_4135 (expression.bv_nat 1 1));
      v_4137 <- eval (extract v_4085 0 1);
      v_4138 <- eval (eq v_4137 (expression.bv_nat 1 1));
      v_4139 <- eval (eq v_4136 v_4138);
      v_4140 <- eval (eq v_4092 (expression.bv_nat 1 1));
      v_4141 <- eval (eq v_4136 v_4140);
      v_4142 <- eval (notBool_ v_4141);
      v_4143 <- eval (bit_and v_4139 v_4142);
      v_4144 <- eval (mux v_4143 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4144;
      setRegister pf v_4131;
      setRegister af v_4100;
      setRegister zf v_4095;
      setRegister sf v_4092;
      setRegister cf v_4091;
      pure ()
    pat_end;
    pattern fun (v_2404 : imm int) (v_2406 : reg (bv 64)) => do
      v_4151 <- eval (handleImmediateWithSignExtend v_2404 8 8);
      v_4152 <- eval (svalueMInt v_4151);
      v_4153 <- eval (mi 64 v_4152);
      v_4154 <- eval (bitwidthMInt v_4153);
      v_4155 <- eval (mi v_4154 -1);
      v_4156 <- eval (bv_xor v_4153 v_4155);
      v_4157 <- eval (concat (expression.bv_nat 1 0) v_4156);
      v_4158 <- eval (add v_4157 (expression.bv_nat 65 1));
      v_4159 <- getRegister v_2406;
      v_4160 <- eval (concat (expression.bv_nat 1 0) v_4159);
      v_4161 <- eval (add v_4158 v_4160);
      v_4162 <- eval (extract v_4161 0 1);
      v_4163 <- eval (eq v_4162 (expression.bv_nat 1 1));
      v_4164 <- eval (notBool_ v_4163);
      v_4165 <- eval (mux v_4164 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4166 <- eval (extract v_4161 1 2);
      v_4167 <- eval (extract v_4161 1 65);
      v_4168 <- eval (eq v_4167 (expression.bv_nat 64 0));
      v_4169 <- eval (mux v_4168 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4170 <- eval (extract v_4151 3 4);
      v_4171 <- eval (extract v_4159 59 60);
      v_4172 <- eval (bv_xor v_4170 v_4171);
      v_4173 <- eval (extract v_4161 60 61);
      v_4174 <- eval (bv_xor v_4172 v_4173);
      v_4175 <- eval (extract v_4161 64 65);
      v_4176 <- eval (eq v_4175 (expression.bv_nat 1 1));
      v_4177 <- eval (extract v_4161 63 64);
      v_4178 <- eval (eq v_4177 (expression.bv_nat 1 1));
      v_4179 <- eval (eq v_4176 v_4178);
      v_4180 <- eval (notBool_ v_4179);
      v_4181 <- eval (extract v_4161 62 63);
      v_4182 <- eval (eq v_4181 (expression.bv_nat 1 1));
      v_4183 <- eval (eq v_4180 v_4182);
      v_4184 <- eval (notBool_ v_4183);
      v_4185 <- eval (extract v_4161 61 62);
      v_4186 <- eval (eq v_4185 (expression.bv_nat 1 1));
      v_4187 <- eval (eq v_4184 v_4186);
      v_4188 <- eval (notBool_ v_4187);
      v_4189 <- eval (eq v_4173 (expression.bv_nat 1 1));
      v_4190 <- eval (eq v_4188 v_4189);
      v_4191 <- eval (notBool_ v_4190);
      v_4192 <- eval (extract v_4161 59 60);
      v_4193 <- eval (eq v_4192 (expression.bv_nat 1 1));
      v_4194 <- eval (eq v_4191 v_4193);
      v_4195 <- eval (notBool_ v_4194);
      v_4196 <- eval (extract v_4161 58 59);
      v_4197 <- eval (eq v_4196 (expression.bv_nat 1 1));
      v_4198 <- eval (eq v_4195 v_4197);
      v_4199 <- eval (notBool_ v_4198);
      v_4200 <- eval (extract v_4161 57 58);
      v_4201 <- eval (eq v_4200 (expression.bv_nat 1 1));
      v_4202 <- eval (eq v_4199 v_4201);
      v_4203 <- eval (notBool_ v_4202);
      v_4204 <- eval (notBool_ v_4203);
      v_4205 <- eval (mux v_4204 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4206 <- eval (extract v_4153 0 1);
      v_4207 <- eval (bitwidthMInt v_4206);
      v_4208 <- eval (mi v_4207 -1);
      v_4209 <- eval (bv_xor v_4206 v_4208);
      v_4210 <- eval (eq v_4209 (expression.bv_nat 1 1));
      v_4211 <- eval (extract v_4159 0 1);
      v_4212 <- eval (eq v_4211 (expression.bv_nat 1 1));
      v_4213 <- eval (eq v_4210 v_4212);
      v_4214 <- eval (eq v_4166 (expression.bv_nat 1 1));
      v_4215 <- eval (eq v_4210 v_4214);
      v_4216 <- eval (notBool_ v_4215);
      v_4217 <- eval (bit_and v_4213 v_4216);
      v_4218 <- eval (mux v_4217 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4218;
      setRegister pf v_4205;
      setRegister af v_4174;
      setRegister zf v_4169;
      setRegister sf v_4166;
      setRegister cf v_4165;
      pure ()
    pat_end;
    pattern fun (v_2414 : reg (bv 64)) (v_2415 : reg (bv 64)) => do
      v_4229 <- getRegister v_2414;
      v_4230 <- eval (bitwidthMInt v_4229);
      v_4231 <- eval (mi v_4230 -1);
      v_4232 <- eval (bv_xor v_4229 v_4231);
      v_4233 <- eval (concat (expression.bv_nat 1 0) v_4232);
      v_4234 <- eval (add v_4233 (expression.bv_nat 65 1));
      v_4235 <- getRegister v_2415;
      v_4236 <- eval (concat (expression.bv_nat 1 0) v_4235);
      v_4237 <- eval (add v_4234 v_4236);
      v_4238 <- eval (extract v_4237 0 1);
      v_4239 <- eval (eq v_4238 (expression.bv_nat 1 1));
      v_4240 <- eval (notBool_ v_4239);
      v_4241 <- eval (mux v_4240 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4242 <- eval (extract v_4237 1 2);
      v_4243 <- eval (extract v_4237 1 65);
      v_4244 <- eval (eq v_4243 (expression.bv_nat 64 0));
      v_4245 <- eval (mux v_4244 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4246 <- eval (extract v_4229 59 60);
      v_4247 <- eval (extract v_4235 59 60);
      v_4248 <- eval (bv_xor v_4246 v_4247);
      v_4249 <- eval (extract v_4237 60 61);
      v_4250 <- eval (bv_xor v_4248 v_4249);
      v_4251 <- eval (extract v_4237 64 65);
      v_4252 <- eval (eq v_4251 (expression.bv_nat 1 1));
      v_4253 <- eval (extract v_4237 63 64);
      v_4254 <- eval (eq v_4253 (expression.bv_nat 1 1));
      v_4255 <- eval (eq v_4252 v_4254);
      v_4256 <- eval (notBool_ v_4255);
      v_4257 <- eval (extract v_4237 62 63);
      v_4258 <- eval (eq v_4257 (expression.bv_nat 1 1));
      v_4259 <- eval (eq v_4256 v_4258);
      v_4260 <- eval (notBool_ v_4259);
      v_4261 <- eval (extract v_4237 61 62);
      v_4262 <- eval (eq v_4261 (expression.bv_nat 1 1));
      v_4263 <- eval (eq v_4260 v_4262);
      v_4264 <- eval (notBool_ v_4263);
      v_4265 <- eval (eq v_4249 (expression.bv_nat 1 1));
      v_4266 <- eval (eq v_4264 v_4265);
      v_4267 <- eval (notBool_ v_4266);
      v_4268 <- eval (extract v_4237 59 60);
      v_4269 <- eval (eq v_4268 (expression.bv_nat 1 1));
      v_4270 <- eval (eq v_4267 v_4269);
      v_4271 <- eval (notBool_ v_4270);
      v_4272 <- eval (extract v_4237 58 59);
      v_4273 <- eval (eq v_4272 (expression.bv_nat 1 1));
      v_4274 <- eval (eq v_4271 v_4273);
      v_4275 <- eval (notBool_ v_4274);
      v_4276 <- eval (extract v_4237 57 58);
      v_4277 <- eval (eq v_4276 (expression.bv_nat 1 1));
      v_4278 <- eval (eq v_4275 v_4277);
      v_4279 <- eval (notBool_ v_4278);
      v_4280 <- eval (notBool_ v_4279);
      v_4281 <- eval (mux v_4280 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4282 <- eval (extract v_4229 0 1);
      v_4283 <- eval (bitwidthMInt v_4282);
      v_4284 <- eval (mi v_4283 -1);
      v_4285 <- eval (bv_xor v_4282 v_4284);
      v_4286 <- eval (eq v_4285 (expression.bv_nat 1 1));
      v_4287 <- eval (extract v_4235 0 1);
      v_4288 <- eval (eq v_4287 (expression.bv_nat 1 1));
      v_4289 <- eval (eq v_4286 v_4288);
      v_4290 <- eval (eq v_4242 (expression.bv_nat 1 1));
      v_4291 <- eval (eq v_4286 v_4290);
      v_4292 <- eval (notBool_ v_4291);
      v_4293 <- eval (bit_and v_4289 v_4292);
      v_4294 <- eval (mux v_4293 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4294;
      setRegister pf v_4281;
      setRegister af v_4250;
      setRegister zf v_4245;
      setRegister sf v_4242;
      setRegister cf v_4241;
      pure ()
    pat_end;
    pattern fun (v_2418 : imm int) rax => do
      v_4301 <- eval (handleImmediateWithSignExtend v_2418 32 32);
      v_4302 <- eval (svalueMInt v_4301);
      v_4303 <- eval (mi 64 v_4302);
      v_4304 <- eval (bitwidthMInt v_4303);
      v_4305 <- eval (mi v_4304 -1);
      v_4306 <- eval (bv_xor v_4303 v_4305);
      v_4307 <- eval (concat (expression.bv_nat 1 0) v_4306);
      v_4308 <- eval (add v_4307 (expression.bv_nat 65 1));
      v_4309 <- getRegister rax;
      v_4310 <- eval (concat (expression.bv_nat 1 0) v_4309);
      v_4311 <- eval (add v_4308 v_4310);
      v_4312 <- eval (extract v_4311 0 1);
      v_4313 <- eval (eq v_4312 (expression.bv_nat 1 1));
      v_4314 <- eval (notBool_ v_4313);
      v_4315 <- eval (mux v_4314 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4316 <- eval (extract v_4311 1 2);
      v_4317 <- eval (extract v_4311 1 65);
      v_4318 <- eval (eq v_4317 (expression.bv_nat 64 0));
      v_4319 <- eval (mux v_4318 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4320 <- eval (extract v_4301 27 28);
      v_4321 <- eval (extract v_4309 59 60);
      v_4322 <- eval (bv_xor v_4320 v_4321);
      v_4323 <- eval (extract v_4311 60 61);
      v_4324 <- eval (bv_xor v_4322 v_4323);
      v_4325 <- eval (extract v_4311 64 65);
      v_4326 <- eval (eq v_4325 (expression.bv_nat 1 1));
      v_4327 <- eval (extract v_4311 63 64);
      v_4328 <- eval (eq v_4327 (expression.bv_nat 1 1));
      v_4329 <- eval (eq v_4326 v_4328);
      v_4330 <- eval (notBool_ v_4329);
      v_4331 <- eval (extract v_4311 62 63);
      v_4332 <- eval (eq v_4331 (expression.bv_nat 1 1));
      v_4333 <- eval (eq v_4330 v_4332);
      v_4334 <- eval (notBool_ v_4333);
      v_4335 <- eval (extract v_4311 61 62);
      v_4336 <- eval (eq v_4335 (expression.bv_nat 1 1));
      v_4337 <- eval (eq v_4334 v_4336);
      v_4338 <- eval (notBool_ v_4337);
      v_4339 <- eval (eq v_4323 (expression.bv_nat 1 1));
      v_4340 <- eval (eq v_4338 v_4339);
      v_4341 <- eval (notBool_ v_4340);
      v_4342 <- eval (extract v_4311 59 60);
      v_4343 <- eval (eq v_4342 (expression.bv_nat 1 1));
      v_4344 <- eval (eq v_4341 v_4343);
      v_4345 <- eval (notBool_ v_4344);
      v_4346 <- eval (extract v_4311 58 59);
      v_4347 <- eval (eq v_4346 (expression.bv_nat 1 1));
      v_4348 <- eval (eq v_4345 v_4347);
      v_4349 <- eval (notBool_ v_4348);
      v_4350 <- eval (extract v_4311 57 58);
      v_4351 <- eval (eq v_4350 (expression.bv_nat 1 1));
      v_4352 <- eval (eq v_4349 v_4351);
      v_4353 <- eval (notBool_ v_4352);
      v_4354 <- eval (notBool_ v_4353);
      v_4355 <- eval (mux v_4354 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4356 <- eval (extract v_4303 0 1);
      v_4357 <- eval (bitwidthMInt v_4356);
      v_4358 <- eval (mi v_4357 -1);
      v_4359 <- eval (bv_xor v_4356 v_4358);
      v_4360 <- eval (eq v_4359 (expression.bv_nat 1 1));
      v_4361 <- eval (extract v_4309 0 1);
      v_4362 <- eval (eq v_4361 (expression.bv_nat 1 1));
      v_4363 <- eval (eq v_4360 v_4362);
      v_4364 <- eval (eq v_4316 (expression.bv_nat 1 1));
      v_4365 <- eval (eq v_4360 v_4364);
      v_4366 <- eval (notBool_ v_4365);
      v_4367 <- eval (bit_and v_4363 v_4366);
      v_4368 <- eval (mux v_4367 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4368;
      setRegister pf v_4355;
      setRegister af v_4324;
      setRegister zf v_4319;
      setRegister sf v_4316;
      setRegister cf v_4315;
      pure ()
    pat_end;
    pattern fun (v_2388 : imm int) (v_2387 : Mem) => do
      v_10628 <- eval (handleImmediateWithSignExtend v_2388 32 32);
      v_10629 <- eval (svalueMInt v_10628);
      v_10630 <- eval (mi 64 v_10629);
      v_10631 <- eval (bitwidthMInt v_10630);
      v_10632 <- eval (mi v_10631 -1);
      v_10633 <- eval (bv_xor v_10630 v_10632);
      v_10634 <- eval (concat (expression.bv_nat 1 0) v_10633);
      v_10635 <- eval (add v_10634 (expression.bv_nat 65 1));
      v_10636 <- evaluateAddress v_2387;
      v_10637 <- load v_10636 8;
      v_10638 <- eval (concat (expression.bv_nat 1 0) v_10637);
      v_10639 <- eval (add v_10635 v_10638);
      v_10640 <- eval (extract v_10639 0 1);
      v_10641 <- eval (eq v_10640 (expression.bv_nat 1 1));
      v_10642 <- eval (notBool_ v_10641);
      v_10643 <- eval (mux v_10642 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10644 <- eval (extract v_10639 1 2);
      v_10645 <- eval (extract v_10639 1 65);
      v_10646 <- eval (eq v_10645 (expression.bv_nat 64 0));
      v_10647 <- eval (mux v_10646 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10648 <- eval (extract v_10628 27 28);
      v_10649 <- eval (extract v_10637 59 60);
      v_10650 <- eval (bv_xor v_10648 v_10649);
      v_10651 <- eval (extract v_10639 60 61);
      v_10652 <- eval (bv_xor v_10650 v_10651);
      v_10653 <- eval (extract v_10639 64 65);
      v_10654 <- eval (eq v_10653 (expression.bv_nat 1 1));
      v_10655 <- eval (extract v_10639 63 64);
      v_10656 <- eval (eq v_10655 (expression.bv_nat 1 1));
      v_10657 <- eval (eq v_10654 v_10656);
      v_10658 <- eval (notBool_ v_10657);
      v_10659 <- eval (extract v_10639 62 63);
      v_10660 <- eval (eq v_10659 (expression.bv_nat 1 1));
      v_10661 <- eval (eq v_10658 v_10660);
      v_10662 <- eval (notBool_ v_10661);
      v_10663 <- eval (extract v_10639 61 62);
      v_10664 <- eval (eq v_10663 (expression.bv_nat 1 1));
      v_10665 <- eval (eq v_10662 v_10664);
      v_10666 <- eval (notBool_ v_10665);
      v_10667 <- eval (eq v_10651 (expression.bv_nat 1 1));
      v_10668 <- eval (eq v_10666 v_10667);
      v_10669 <- eval (notBool_ v_10668);
      v_10670 <- eval (extract v_10639 59 60);
      v_10671 <- eval (eq v_10670 (expression.bv_nat 1 1));
      v_10672 <- eval (eq v_10669 v_10671);
      v_10673 <- eval (notBool_ v_10672);
      v_10674 <- eval (extract v_10639 58 59);
      v_10675 <- eval (eq v_10674 (expression.bv_nat 1 1));
      v_10676 <- eval (eq v_10673 v_10675);
      v_10677 <- eval (notBool_ v_10676);
      v_10678 <- eval (extract v_10639 57 58);
      v_10679 <- eval (eq v_10678 (expression.bv_nat 1 1));
      v_10680 <- eval (eq v_10677 v_10679);
      v_10681 <- eval (notBool_ v_10680);
      v_10682 <- eval (notBool_ v_10681);
      v_10683 <- eval (mux v_10682 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10684 <- eval (extract v_10630 0 1);
      v_10685 <- eval (bitwidthMInt v_10684);
      v_10686 <- eval (mi v_10685 -1);
      v_10687 <- eval (bv_xor v_10684 v_10686);
      v_10688 <- eval (eq v_10687 (expression.bv_nat 1 1));
      v_10689 <- eval (extract v_10637 0 1);
      v_10690 <- eval (eq v_10689 (expression.bv_nat 1 1));
      v_10691 <- eval (eq v_10688 v_10690);
      v_10692 <- eval (eq v_10644 (expression.bv_nat 1 1));
      v_10693 <- eval (eq v_10688 v_10692);
      v_10694 <- eval (notBool_ v_10693);
      v_10695 <- eval (bit_and v_10691 v_10694);
      v_10696 <- eval (mux v_10695 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10696;
      setRegister pf v_10683;
      setRegister af v_10652;
      setRegister zf v_10647;
      setRegister sf v_10644;
      setRegister cf v_10643;
      pure ()
    pat_end;
    pattern fun (v_2388 : imm int) (v_2387 : Mem) => do
      v_10703 <- eval (handleImmediateWithSignExtend v_2388 8 8);
      v_10704 <- eval (svalueMInt v_10703);
      v_10705 <- eval (mi 64 v_10704);
      v_10706 <- eval (bitwidthMInt v_10705);
      v_10707 <- eval (mi v_10706 -1);
      v_10708 <- eval (bv_xor v_10705 v_10707);
      v_10709 <- eval (concat (expression.bv_nat 1 0) v_10708);
      v_10710 <- eval (add v_10709 (expression.bv_nat 65 1));
      v_10711 <- evaluateAddress v_2387;
      v_10712 <- load v_10711 8;
      v_10713 <- eval (concat (expression.bv_nat 1 0) v_10712);
      v_10714 <- eval (add v_10710 v_10713);
      v_10715 <- eval (extract v_10714 0 1);
      v_10716 <- eval (eq v_10715 (expression.bv_nat 1 1));
      v_10717 <- eval (notBool_ v_10716);
      v_10718 <- eval (mux v_10717 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10719 <- eval (extract v_10714 1 2);
      v_10720 <- eval (extract v_10714 1 65);
      v_10721 <- eval (eq v_10720 (expression.bv_nat 64 0));
      v_10722 <- eval (mux v_10721 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10723 <- eval (extract v_10703 3 4);
      v_10724 <- eval (extract v_10712 59 60);
      v_10725 <- eval (bv_xor v_10723 v_10724);
      v_10726 <- eval (extract v_10714 60 61);
      v_10727 <- eval (bv_xor v_10725 v_10726);
      v_10728 <- eval (extract v_10714 64 65);
      v_10729 <- eval (eq v_10728 (expression.bv_nat 1 1));
      v_10730 <- eval (extract v_10714 63 64);
      v_10731 <- eval (eq v_10730 (expression.bv_nat 1 1));
      v_10732 <- eval (eq v_10729 v_10731);
      v_10733 <- eval (notBool_ v_10732);
      v_10734 <- eval (extract v_10714 62 63);
      v_10735 <- eval (eq v_10734 (expression.bv_nat 1 1));
      v_10736 <- eval (eq v_10733 v_10735);
      v_10737 <- eval (notBool_ v_10736);
      v_10738 <- eval (extract v_10714 61 62);
      v_10739 <- eval (eq v_10738 (expression.bv_nat 1 1));
      v_10740 <- eval (eq v_10737 v_10739);
      v_10741 <- eval (notBool_ v_10740);
      v_10742 <- eval (eq v_10726 (expression.bv_nat 1 1));
      v_10743 <- eval (eq v_10741 v_10742);
      v_10744 <- eval (notBool_ v_10743);
      v_10745 <- eval (extract v_10714 59 60);
      v_10746 <- eval (eq v_10745 (expression.bv_nat 1 1));
      v_10747 <- eval (eq v_10744 v_10746);
      v_10748 <- eval (notBool_ v_10747);
      v_10749 <- eval (extract v_10714 58 59);
      v_10750 <- eval (eq v_10749 (expression.bv_nat 1 1));
      v_10751 <- eval (eq v_10748 v_10750);
      v_10752 <- eval (notBool_ v_10751);
      v_10753 <- eval (extract v_10714 57 58);
      v_10754 <- eval (eq v_10753 (expression.bv_nat 1 1));
      v_10755 <- eval (eq v_10752 v_10754);
      v_10756 <- eval (notBool_ v_10755);
      v_10757 <- eval (notBool_ v_10756);
      v_10758 <- eval (mux v_10757 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10759 <- eval (extract v_10705 0 1);
      v_10760 <- eval (bitwidthMInt v_10759);
      v_10761 <- eval (mi v_10760 -1);
      v_10762 <- eval (bv_xor v_10759 v_10761);
      v_10763 <- eval (eq v_10762 (expression.bv_nat 1 1));
      v_10764 <- eval (extract v_10712 0 1);
      v_10765 <- eval (eq v_10764 (expression.bv_nat 1 1));
      v_10766 <- eval (eq v_10763 v_10765);
      v_10767 <- eval (eq v_10719 (expression.bv_nat 1 1));
      v_10768 <- eval (eq v_10763 v_10767);
      v_10769 <- eval (notBool_ v_10768);
      v_10770 <- eval (bit_and v_10766 v_10769);
      v_10771 <- eval (mux v_10770 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10771;
      setRegister pf v_10758;
      setRegister af v_10727;
      setRegister zf v_10722;
      setRegister sf v_10719;
      setRegister cf v_10718;
      pure ()
    pat_end;
    pattern fun (v_2391 : imm int) (v_2392 : Mem) => do
      v_10778 <- eval (handleImmediateWithSignExtend v_2391 32 32);
      v_10779 <- eval (svalueMInt v_10778);
      v_10780 <- eval (mi 64 v_10779);
      v_10781 <- eval (bitwidthMInt v_10780);
      v_10782 <- eval (mi v_10781 -1);
      v_10783 <- eval (bv_xor v_10780 v_10782);
      v_10784 <- eval (concat (expression.bv_nat 1 0) v_10783);
      v_10785 <- eval (add v_10784 (expression.bv_nat 65 1));
      v_10786 <- evaluateAddress v_2392;
      v_10787 <- load v_10786 8;
      v_10788 <- eval (concat (expression.bv_nat 1 0) v_10787);
      v_10789 <- eval (add v_10785 v_10788);
      v_10790 <- eval (extract v_10789 0 1);
      v_10791 <- eval (eq v_10790 (expression.bv_nat 1 1));
      v_10792 <- eval (notBool_ v_10791);
      v_10793 <- eval (mux v_10792 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10794 <- eval (extract v_10789 1 2);
      v_10795 <- eval (extract v_10789 1 65);
      v_10796 <- eval (eq v_10795 (expression.bv_nat 64 0));
      v_10797 <- eval (mux v_10796 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10798 <- eval (extract v_10778 27 28);
      v_10799 <- eval (extract v_10787 59 60);
      v_10800 <- eval (bv_xor v_10798 v_10799);
      v_10801 <- eval (extract v_10789 60 61);
      v_10802 <- eval (bv_xor v_10800 v_10801);
      v_10803 <- eval (extract v_10789 64 65);
      v_10804 <- eval (eq v_10803 (expression.bv_nat 1 1));
      v_10805 <- eval (extract v_10789 63 64);
      v_10806 <- eval (eq v_10805 (expression.bv_nat 1 1));
      v_10807 <- eval (eq v_10804 v_10806);
      v_10808 <- eval (notBool_ v_10807);
      v_10809 <- eval (extract v_10789 62 63);
      v_10810 <- eval (eq v_10809 (expression.bv_nat 1 1));
      v_10811 <- eval (eq v_10808 v_10810);
      v_10812 <- eval (notBool_ v_10811);
      v_10813 <- eval (extract v_10789 61 62);
      v_10814 <- eval (eq v_10813 (expression.bv_nat 1 1));
      v_10815 <- eval (eq v_10812 v_10814);
      v_10816 <- eval (notBool_ v_10815);
      v_10817 <- eval (eq v_10801 (expression.bv_nat 1 1));
      v_10818 <- eval (eq v_10816 v_10817);
      v_10819 <- eval (notBool_ v_10818);
      v_10820 <- eval (extract v_10789 59 60);
      v_10821 <- eval (eq v_10820 (expression.bv_nat 1 1));
      v_10822 <- eval (eq v_10819 v_10821);
      v_10823 <- eval (notBool_ v_10822);
      v_10824 <- eval (extract v_10789 58 59);
      v_10825 <- eval (eq v_10824 (expression.bv_nat 1 1));
      v_10826 <- eval (eq v_10823 v_10825);
      v_10827 <- eval (notBool_ v_10826);
      v_10828 <- eval (extract v_10789 57 58);
      v_10829 <- eval (eq v_10828 (expression.bv_nat 1 1));
      v_10830 <- eval (eq v_10827 v_10829);
      v_10831 <- eval (notBool_ v_10830);
      v_10832 <- eval (notBool_ v_10831);
      v_10833 <- eval (mux v_10832 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10834 <- eval (extract v_10780 0 1);
      v_10835 <- eval (bitwidthMInt v_10834);
      v_10836 <- eval (mi v_10835 -1);
      v_10837 <- eval (bv_xor v_10834 v_10836);
      v_10838 <- eval (eq v_10837 (expression.bv_nat 1 1));
      v_10839 <- eval (extract v_10787 0 1);
      v_10840 <- eval (eq v_10839 (expression.bv_nat 1 1));
      v_10841 <- eval (eq v_10838 v_10840);
      v_10842 <- eval (eq v_10794 (expression.bv_nat 1 1));
      v_10843 <- eval (eq v_10838 v_10842);
      v_10844 <- eval (notBool_ v_10843);
      v_10845 <- eval (bit_and v_10841 v_10844);
      v_10846 <- eval (mux v_10845 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10846;
      setRegister pf v_10833;
      setRegister af v_10802;
      setRegister zf v_10797;
      setRegister sf v_10794;
      setRegister cf v_10793;
      pure ()
    pat_end;
    pattern fun (v_2391 : imm int) (v_2392 : Mem) => do
      v_10853 <- eval (handleImmediateWithSignExtend v_2391 8 8);
      v_10854 <- eval (svalueMInt v_10853);
      v_10855 <- eval (mi 64 v_10854);
      v_10856 <- eval (bitwidthMInt v_10855);
      v_10857 <- eval (mi v_10856 -1);
      v_10858 <- eval (bv_xor v_10855 v_10857);
      v_10859 <- eval (concat (expression.bv_nat 1 0) v_10858);
      v_10860 <- eval (add v_10859 (expression.bv_nat 65 1));
      v_10861 <- evaluateAddress v_2392;
      v_10862 <- load v_10861 8;
      v_10863 <- eval (concat (expression.bv_nat 1 0) v_10862);
      v_10864 <- eval (add v_10860 v_10863);
      v_10865 <- eval (extract v_10864 0 1);
      v_10866 <- eval (eq v_10865 (expression.bv_nat 1 1));
      v_10867 <- eval (notBool_ v_10866);
      v_10868 <- eval (mux v_10867 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10869 <- eval (extract v_10864 1 2);
      v_10870 <- eval (extract v_10864 1 65);
      v_10871 <- eval (eq v_10870 (expression.bv_nat 64 0));
      v_10872 <- eval (mux v_10871 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10873 <- eval (extract v_10853 3 4);
      v_10874 <- eval (extract v_10862 59 60);
      v_10875 <- eval (bv_xor v_10873 v_10874);
      v_10876 <- eval (extract v_10864 60 61);
      v_10877 <- eval (bv_xor v_10875 v_10876);
      v_10878 <- eval (extract v_10864 64 65);
      v_10879 <- eval (eq v_10878 (expression.bv_nat 1 1));
      v_10880 <- eval (extract v_10864 63 64);
      v_10881 <- eval (eq v_10880 (expression.bv_nat 1 1));
      v_10882 <- eval (eq v_10879 v_10881);
      v_10883 <- eval (notBool_ v_10882);
      v_10884 <- eval (extract v_10864 62 63);
      v_10885 <- eval (eq v_10884 (expression.bv_nat 1 1));
      v_10886 <- eval (eq v_10883 v_10885);
      v_10887 <- eval (notBool_ v_10886);
      v_10888 <- eval (extract v_10864 61 62);
      v_10889 <- eval (eq v_10888 (expression.bv_nat 1 1));
      v_10890 <- eval (eq v_10887 v_10889);
      v_10891 <- eval (notBool_ v_10890);
      v_10892 <- eval (eq v_10876 (expression.bv_nat 1 1));
      v_10893 <- eval (eq v_10891 v_10892);
      v_10894 <- eval (notBool_ v_10893);
      v_10895 <- eval (extract v_10864 59 60);
      v_10896 <- eval (eq v_10895 (expression.bv_nat 1 1));
      v_10897 <- eval (eq v_10894 v_10896);
      v_10898 <- eval (notBool_ v_10897);
      v_10899 <- eval (extract v_10864 58 59);
      v_10900 <- eval (eq v_10899 (expression.bv_nat 1 1));
      v_10901 <- eval (eq v_10898 v_10900);
      v_10902 <- eval (notBool_ v_10901);
      v_10903 <- eval (extract v_10864 57 58);
      v_10904 <- eval (eq v_10903 (expression.bv_nat 1 1));
      v_10905 <- eval (eq v_10902 v_10904);
      v_10906 <- eval (notBool_ v_10905);
      v_10907 <- eval (notBool_ v_10906);
      v_10908 <- eval (mux v_10907 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10909 <- eval (extract v_10855 0 1);
      v_10910 <- eval (bitwidthMInt v_10909);
      v_10911 <- eval (mi v_10910 -1);
      v_10912 <- eval (bv_xor v_10909 v_10911);
      v_10913 <- eval (eq v_10912 (expression.bv_nat 1 1));
      v_10914 <- eval (extract v_10862 0 1);
      v_10915 <- eval (eq v_10914 (expression.bv_nat 1 1));
      v_10916 <- eval (eq v_10913 v_10915);
      v_10917 <- eval (eq v_10869 (expression.bv_nat 1 1));
      v_10918 <- eval (eq v_10913 v_10917);
      v_10919 <- eval (notBool_ v_10918);
      v_10920 <- eval (bit_and v_10916 v_10919);
      v_10921 <- eval (mux v_10920 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10921;
      setRegister pf v_10908;
      setRegister af v_10877;
      setRegister zf v_10872;
      setRegister sf v_10869;
      setRegister cf v_10868;
      pure ()
    pat_end;
    pattern fun (v_2396 : reg (bv 64)) (v_2395 : Mem) => do
      v_10928 <- getRegister v_2396;
      v_10929 <- eval (bitwidthMInt v_10928);
      v_10930 <- eval (mi v_10929 -1);
      v_10931 <- eval (bv_xor v_10928 v_10930);
      v_10932 <- eval (concat (expression.bv_nat 1 0) v_10931);
      v_10933 <- eval (add v_10932 (expression.bv_nat 65 1));
      v_10934 <- evaluateAddress v_2395;
      v_10935 <- load v_10934 8;
      v_10936 <- eval (concat (expression.bv_nat 1 0) v_10935);
      v_10937 <- eval (add v_10933 v_10936);
      v_10938 <- eval (extract v_10937 0 1);
      v_10939 <- eval (eq v_10938 (expression.bv_nat 1 1));
      v_10940 <- eval (notBool_ v_10939);
      v_10941 <- eval (mux v_10940 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10942 <- eval (extract v_10937 1 2);
      v_10943 <- eval (extract v_10937 1 65);
      v_10944 <- eval (eq v_10943 (expression.bv_nat 64 0));
      v_10945 <- eval (mux v_10944 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10946 <- eval (extract v_10928 59 60);
      v_10947 <- eval (extract v_10935 59 60);
      v_10948 <- eval (bv_xor v_10946 v_10947);
      v_10949 <- eval (extract v_10937 60 61);
      v_10950 <- eval (bv_xor v_10948 v_10949);
      v_10951 <- eval (extract v_10937 64 65);
      v_10952 <- eval (eq v_10951 (expression.bv_nat 1 1));
      v_10953 <- eval (extract v_10937 63 64);
      v_10954 <- eval (eq v_10953 (expression.bv_nat 1 1));
      v_10955 <- eval (eq v_10952 v_10954);
      v_10956 <- eval (notBool_ v_10955);
      v_10957 <- eval (extract v_10937 62 63);
      v_10958 <- eval (eq v_10957 (expression.bv_nat 1 1));
      v_10959 <- eval (eq v_10956 v_10958);
      v_10960 <- eval (notBool_ v_10959);
      v_10961 <- eval (extract v_10937 61 62);
      v_10962 <- eval (eq v_10961 (expression.bv_nat 1 1));
      v_10963 <- eval (eq v_10960 v_10962);
      v_10964 <- eval (notBool_ v_10963);
      v_10965 <- eval (eq v_10949 (expression.bv_nat 1 1));
      v_10966 <- eval (eq v_10964 v_10965);
      v_10967 <- eval (notBool_ v_10966);
      v_10968 <- eval (extract v_10937 59 60);
      v_10969 <- eval (eq v_10968 (expression.bv_nat 1 1));
      v_10970 <- eval (eq v_10967 v_10969);
      v_10971 <- eval (notBool_ v_10970);
      v_10972 <- eval (extract v_10937 58 59);
      v_10973 <- eval (eq v_10972 (expression.bv_nat 1 1));
      v_10974 <- eval (eq v_10971 v_10973);
      v_10975 <- eval (notBool_ v_10974);
      v_10976 <- eval (extract v_10937 57 58);
      v_10977 <- eval (eq v_10976 (expression.bv_nat 1 1));
      v_10978 <- eval (eq v_10975 v_10977);
      v_10979 <- eval (notBool_ v_10978);
      v_10980 <- eval (notBool_ v_10979);
      v_10981 <- eval (mux v_10980 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_10982 <- eval (extract v_10928 0 1);
      v_10983 <- eval (bitwidthMInt v_10982);
      v_10984 <- eval (mi v_10983 -1);
      v_10985 <- eval (bv_xor v_10982 v_10984);
      v_10986 <- eval (eq v_10985 (expression.bv_nat 1 1));
      v_10987 <- eval (extract v_10935 0 1);
      v_10988 <- eval (eq v_10987 (expression.bv_nat 1 1));
      v_10989 <- eval (eq v_10986 v_10988);
      v_10990 <- eval (eq v_10942 (expression.bv_nat 1 1));
      v_10991 <- eval (eq v_10986 v_10990);
      v_10992 <- eval (notBool_ v_10991);
      v_10993 <- eval (bit_and v_10989 v_10992);
      v_10994 <- eval (mux v_10993 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_10994;
      setRegister pf v_10981;
      setRegister af v_10950;
      setRegister zf v_10945;
      setRegister sf v_10942;
      setRegister cf v_10941;
      pure ()
    pat_end;
    pattern fun (v_2409 : Mem) (v_2410 : reg (bv 64)) => do
      v_11001 <- evaluateAddress v_2409;
      v_11002 <- load v_11001 8;
      v_11003 <- eval (bitwidthMInt v_11002);
      v_11004 <- eval (mi v_11003 -1);
      v_11005 <- eval (bv_xor v_11002 v_11004);
      v_11006 <- eval (concat (expression.bv_nat 1 0) v_11005);
      v_11007 <- eval (add v_11006 (expression.bv_nat 65 1));
      v_11008 <- getRegister v_2410;
      v_11009 <- eval (concat (expression.bv_nat 1 0) v_11008);
      v_11010 <- eval (add v_11007 v_11009);
      v_11011 <- eval (extract v_11010 0 1);
      v_11012 <- eval (eq v_11011 (expression.bv_nat 1 1));
      v_11013 <- eval (notBool_ v_11012);
      v_11014 <- eval (mux v_11013 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11015 <- eval (extract v_11010 1 2);
      v_11016 <- eval (extract v_11010 1 65);
      v_11017 <- eval (eq v_11016 (expression.bv_nat 64 0));
      v_11018 <- eval (mux v_11017 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11019 <- eval (extract v_11002 59 60);
      v_11020 <- eval (extract v_11008 59 60);
      v_11021 <- eval (bv_xor v_11019 v_11020);
      v_11022 <- eval (extract v_11010 60 61);
      v_11023 <- eval (bv_xor v_11021 v_11022);
      v_11024 <- eval (extract v_11010 64 65);
      v_11025 <- eval (eq v_11024 (expression.bv_nat 1 1));
      v_11026 <- eval (extract v_11010 63 64);
      v_11027 <- eval (eq v_11026 (expression.bv_nat 1 1));
      v_11028 <- eval (eq v_11025 v_11027);
      v_11029 <- eval (notBool_ v_11028);
      v_11030 <- eval (extract v_11010 62 63);
      v_11031 <- eval (eq v_11030 (expression.bv_nat 1 1));
      v_11032 <- eval (eq v_11029 v_11031);
      v_11033 <- eval (notBool_ v_11032);
      v_11034 <- eval (extract v_11010 61 62);
      v_11035 <- eval (eq v_11034 (expression.bv_nat 1 1));
      v_11036 <- eval (eq v_11033 v_11035);
      v_11037 <- eval (notBool_ v_11036);
      v_11038 <- eval (eq v_11022 (expression.bv_nat 1 1));
      v_11039 <- eval (eq v_11037 v_11038);
      v_11040 <- eval (notBool_ v_11039);
      v_11041 <- eval (extract v_11010 59 60);
      v_11042 <- eval (eq v_11041 (expression.bv_nat 1 1));
      v_11043 <- eval (eq v_11040 v_11042);
      v_11044 <- eval (notBool_ v_11043);
      v_11045 <- eval (extract v_11010 58 59);
      v_11046 <- eval (eq v_11045 (expression.bv_nat 1 1));
      v_11047 <- eval (eq v_11044 v_11046);
      v_11048 <- eval (notBool_ v_11047);
      v_11049 <- eval (extract v_11010 57 58);
      v_11050 <- eval (eq v_11049 (expression.bv_nat 1 1));
      v_11051 <- eval (eq v_11048 v_11050);
      v_11052 <- eval (notBool_ v_11051);
      v_11053 <- eval (notBool_ v_11052);
      v_11054 <- eval (mux v_11053 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11055 <- eval (extract v_11002 0 1);
      v_11056 <- eval (bitwidthMInt v_11055);
      v_11057 <- eval (mi v_11056 -1);
      v_11058 <- eval (bv_xor v_11055 v_11057);
      v_11059 <- eval (eq v_11058 (expression.bv_nat 1 1));
      v_11060 <- eval (extract v_11008 0 1);
      v_11061 <- eval (eq v_11060 (expression.bv_nat 1 1));
      v_11062 <- eval (eq v_11059 v_11061);
      v_11063 <- eval (eq v_11015 (expression.bv_nat 1 1));
      v_11064 <- eval (eq v_11059 v_11063);
      v_11065 <- eval (notBool_ v_11064);
      v_11066 <- eval (bit_and v_11062 v_11065);
      v_11067 <- eval (mux v_11066 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_11067;
      setRegister pf v_11054;
      setRegister af v_11023;
      setRegister zf v_11018;
      setRegister sf v_11015;
      setRegister cf v_11014;
      pure ()
    pat_end
def cmpsb1 : instruction :=
  definst "cmpsb" $ do
error: condition: cmpsb
error: condition: cmpsb
error: condition: cmpsb
error: condition: cmpsb
    pattern fun => do
      v_8703 <- getRegister df;
      v_8704 <- eval (eq v_8703 (expression.bv_nat 1 0));
      v_8705 <- eval (eq v_8704 bit_one);
      v_8706 <- getRegister rsi;
      v_8707 <- load v_8706 1;
      v_8708 <- eval (bitwidthMInt v_8707);
      v_8709 <- eval (mi v_8708 -1);
      v_8710 <- eval (bv_xor v_8707 v_8709);
      v_8711 <- eval (concat (expression.bv_nat 1 0) v_8710);
      v_8712 <- eval (add v_8711 (expression.bv_nat 9 1));
      v_8713 <- getRegister rdi;
      v_8714 <- load v_8713 1;
      v_8715 <- eval (concat (expression.bv_nat 1 0) v_8714);
      v_8716 <- eval (add v_8712 v_8715);
      v_8717 <- eval (extract v_8716 0 1);
      v_8718 <- eval (eq v_8717 (expression.bv_nat 1 1));
      v_8719 <- eval (notBool_ v_8718);
      v_8720 <- eval (mux v_8719 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8721 <- eval (extract v_8716 1 2);
      v_8722 <- eval (extract v_8707 3 4);
      v_8723 <- eval (extract v_8714 3 4);
      v_8724 <- eval (bv_xor v_8722 v_8723);
      v_8725 <- eval (extract v_8716 4 5);
      v_8726 <- eval (bv_xor v_8724 v_8725);
      v_8727 <- eval (extract v_8716 1 9);
      v_8728 <- eval (eq v_8727 (expression.bv_nat 8 0));
      v_8729 <- eval (mux v_8728 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8730 <- eval (extract v_8716 8 9);
      v_8731 <- eval (eq v_8730 (expression.bv_nat 1 1));
      v_8732 <- eval (extract v_8716 7 8);
      v_8733 <- eval (eq v_8732 (expression.bv_nat 1 1));
      v_8734 <- eval (eq v_8731 v_8733);
      v_8735 <- eval (notBool_ v_8734);
      v_8736 <- eval (extract v_8716 6 7);
      v_8737 <- eval (eq v_8736 (expression.bv_nat 1 1));
      v_8738 <- eval (eq v_8735 v_8737);
      v_8739 <- eval (notBool_ v_8738);
      v_8740 <- eval (extract v_8716 5 6);
      v_8741 <- eval (eq v_8740 (expression.bv_nat 1 1));
      v_8742 <- eval (eq v_8739 v_8741);
      v_8743 <- eval (notBool_ v_8742);
      v_8744 <- eval (eq v_8725 (expression.bv_nat 1 1));
      v_8745 <- eval (eq v_8743 v_8744);
      v_8746 <- eval (notBool_ v_8745);
      v_8747 <- eval (extract v_8716 3 4);
      v_8748 <- eval (eq v_8747 (expression.bv_nat 1 1));
      v_8749 <- eval (eq v_8746 v_8748);
      v_8750 <- eval (notBool_ v_8749);
      v_8751 <- eval (extract v_8716 2 3);
      v_8752 <- eval (eq v_8751 (expression.bv_nat 1 1));
      v_8753 <- eval (eq v_8750 v_8752);
      v_8754 <- eval (notBool_ v_8753);
      v_8755 <- eval (eq v_8721 (expression.bv_nat 1 1));
      v_8756 <- eval (eq v_8754 v_8755);
      v_8757 <- eval (notBool_ v_8756);
      v_8758 <- eval (notBool_ v_8757);
      v_8759 <- eval (mux v_8758 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8760 <- eval (extract v_8707 0 1);
      v_8761 <- eval (bitwidthMInt v_8760);
      v_8762 <- eval (mi v_8761 -1);
      v_8763 <- eval (bv_xor v_8760 v_8762);
      v_8764 <- eval (eq v_8763 (expression.bv_nat 1 1));
      v_8765 <- eval (extract v_8714 0 1);
      v_8766 <- eval (eq v_8765 (expression.bv_nat 1 1));
      v_8767 <- eval (eq v_8764 v_8766);
      v_8768 <- eval (eq v_8764 v_8755);
      v_8769 <- eval (notBool_ v_8768);
      v_8770 <- eval (bit_and v_8767 v_8769);
      v_8771 <- eval (mux v_8770 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8772 <- eval (add v_8713 (expression.bv_nat 64 1));
      v_8773 <- eval (add v_8706 (expression.bv_nat 64 1));
      setRegister rsi v_8773;
      setRegister rdi v_8772;
      setRegister of v_8771;
      setRegister pf v_8759;
      setRegister zf v_8729;
      setRegister af v_8726;
      setRegister sf v_8721;
      setRegister cf v_8720;
      pure ()
    pat_end;
    pattern fun => do
      v_8782 <- getRegister df;
      v_8783 <- eval (eq v_8782 (expression.bv_nat 1 1));
      v_8784 <- eval (eq v_8783 bit_one);
      v_8785 <- getRegister rsi;
      v_8786 <- load v_8785 1;
      v_8787 <- eval (bitwidthMInt v_8786);
      v_8788 <- eval (mi v_8787 -1);
      v_8789 <- eval (bv_xor v_8786 v_8788);
      v_8790 <- eval (concat (expression.bv_nat 1 0) v_8789);
      v_8791 <- eval (add v_8790 (expression.bv_nat 9 1));
      v_8792 <- getRegister rdi;
      v_8793 <- load v_8792 1;
      v_8794 <- eval (concat (expression.bv_nat 1 0) v_8793);
      v_8795 <- eval (add v_8791 v_8794);
      v_8796 <- eval (extract v_8795 0 1);
      v_8797 <- eval (eq v_8796 (expression.bv_nat 1 1));
      v_8798 <- eval (notBool_ v_8797);
      v_8799 <- eval (mux v_8798 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8800 <- eval (extract v_8795 1 2);
      v_8801 <- eval (extract v_8786 3 4);
      v_8802 <- eval (extract v_8793 3 4);
      v_8803 <- eval (bv_xor v_8801 v_8802);
      v_8804 <- eval (extract v_8795 4 5);
      v_8805 <- eval (bv_xor v_8803 v_8804);
      v_8806 <- eval (extract v_8795 1 9);
      v_8807 <- eval (eq v_8806 (expression.bv_nat 8 0));
      v_8808 <- eval (mux v_8807 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8809 <- eval (extract v_8795 8 9);
      v_8810 <- eval (eq v_8809 (expression.bv_nat 1 1));
      v_8811 <- eval (extract v_8795 7 8);
      v_8812 <- eval (eq v_8811 (expression.bv_nat 1 1));
      v_8813 <- eval (eq v_8810 v_8812);
      v_8814 <- eval (notBool_ v_8813);
      v_8815 <- eval (extract v_8795 6 7);
      v_8816 <- eval (eq v_8815 (expression.bv_nat 1 1));
      v_8817 <- eval (eq v_8814 v_8816);
      v_8818 <- eval (notBool_ v_8817);
      v_8819 <- eval (extract v_8795 5 6);
      v_8820 <- eval (eq v_8819 (expression.bv_nat 1 1));
      v_8821 <- eval (eq v_8818 v_8820);
      v_8822 <- eval (notBool_ v_8821);
      v_8823 <- eval (eq v_8804 (expression.bv_nat 1 1));
      v_8824 <- eval (eq v_8822 v_8823);
      v_8825 <- eval (notBool_ v_8824);
      v_8826 <- eval (extract v_8795 3 4);
      v_8827 <- eval (eq v_8826 (expression.bv_nat 1 1));
      v_8828 <- eval (eq v_8825 v_8827);
      v_8829 <- eval (notBool_ v_8828);
      v_8830 <- eval (extract v_8795 2 3);
      v_8831 <- eval (eq v_8830 (expression.bv_nat 1 1));
      v_8832 <- eval (eq v_8829 v_8831);
      v_8833 <- eval (notBool_ v_8832);
      v_8834 <- eval (eq v_8800 (expression.bv_nat 1 1));
      v_8835 <- eval (eq v_8833 v_8834);
      v_8836 <- eval (notBool_ v_8835);
      v_8837 <- eval (notBool_ v_8836);
      v_8838 <- eval (mux v_8837 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8839 <- eval (extract v_8786 0 1);
      v_8840 <- eval (bitwidthMInt v_8839);
      v_8841 <- eval (mi v_8840 -1);
      v_8842 <- eval (bv_xor v_8839 v_8841);
      v_8843 <- eval (eq v_8842 (expression.bv_nat 1 1));
      v_8844 <- eval (extract v_8793 0 1);
      v_8845 <- eval (eq v_8844 (expression.bv_nat 1 1));
      v_8846 <- eval (eq v_8843 v_8845);
      v_8847 <- eval (eq v_8843 v_8834);
      v_8848 <- eval (notBool_ v_8847);
      v_8849 <- eval (bit_and v_8846 v_8848);
      v_8850 <- eval (mux v_8849 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8851 <- eval (sub v_8792 (expression.bv_nat 64 1));
      v_8852 <- eval (sub v_8785 (expression.bv_nat 64 1));
      setRegister rsi v_8852;
      setRegister rdi v_8851;
      setRegister of v_8850;
      setRegister pf v_8838;
      setRegister zf v_8808;
      setRegister af v_8805;
      setRegister sf v_8800;
      setRegister cf v_8799;
      pure ()
    pat_end;
    pattern fun (v_2426 : Mem) (v_2427 : Mem) => do
      v_8861 <- getRegister df;
      v_8862 <- eval (eq v_8861 (expression.bv_nat 1 0));
      v_8863 <- eval (eq v_8862 bit_one);
      v_8864 <- getRegister rsi;
      v_8865 <- load v_8864 1;
      v_8866 <- eval (bitwidthMInt v_8865);
      v_8867 <- eval (mi v_8866 -1);
      v_8868 <- eval (bv_xor v_8865 v_8867);
      v_8869 <- eval (concat (expression.bv_nat 1 0) v_8868);
      v_8870 <- eval (add v_8869 (expression.bv_nat 9 1));
      v_8871 <- getRegister rdi;
      v_8872 <- load v_8871 1;
      v_8873 <- eval (concat (expression.bv_nat 1 0) v_8872);
      v_8874 <- eval (add v_8870 v_8873);
      v_8875 <- eval (extract v_8874 0 1);
      v_8876 <- eval (eq v_8875 (expression.bv_nat 1 1));
      v_8877 <- eval (notBool_ v_8876);
      v_8878 <- eval (mux v_8877 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8879 <- eval (extract v_8874 1 2);
      v_8880 <- eval (extract v_8865 3 4);
      v_8881 <- eval (extract v_8872 3 4);
      v_8882 <- eval (bv_xor v_8880 v_8881);
      v_8883 <- eval (extract v_8874 4 5);
      v_8884 <- eval (bv_xor v_8882 v_8883);
      v_8885 <- eval (extract v_8874 1 9);
      v_8886 <- eval (eq v_8885 (expression.bv_nat 8 0));
      v_8887 <- eval (mux v_8886 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8888 <- eval (extract v_8874 8 9);
      v_8889 <- eval (eq v_8888 (expression.bv_nat 1 1));
      v_8890 <- eval (extract v_8874 7 8);
      v_8891 <- eval (eq v_8890 (expression.bv_nat 1 1));
      v_8892 <- eval (eq v_8889 v_8891);
      v_8893 <- eval (notBool_ v_8892);
      v_8894 <- eval (extract v_8874 6 7);
      v_8895 <- eval (eq v_8894 (expression.bv_nat 1 1));
      v_8896 <- eval (eq v_8893 v_8895);
      v_8897 <- eval (notBool_ v_8896);
      v_8898 <- eval (extract v_8874 5 6);
      v_8899 <- eval (eq v_8898 (expression.bv_nat 1 1));
      v_8900 <- eval (eq v_8897 v_8899);
      v_8901 <- eval (notBool_ v_8900);
      v_8902 <- eval (eq v_8883 (expression.bv_nat 1 1));
      v_8903 <- eval (eq v_8901 v_8902);
      v_8904 <- eval (notBool_ v_8903);
      v_8905 <- eval (extract v_8874 3 4);
      v_8906 <- eval (eq v_8905 (expression.bv_nat 1 1));
      v_8907 <- eval (eq v_8904 v_8906);
      v_8908 <- eval (notBool_ v_8907);
      v_8909 <- eval (extract v_8874 2 3);
      v_8910 <- eval (eq v_8909 (expression.bv_nat 1 1));
      v_8911 <- eval (eq v_8908 v_8910);
      v_8912 <- eval (notBool_ v_8911);
      v_8913 <- eval (eq v_8879 (expression.bv_nat 1 1));
      v_8914 <- eval (eq v_8912 v_8913);
      v_8915 <- eval (notBool_ v_8914);
      v_8916 <- eval (notBool_ v_8915);
      v_8917 <- eval (mux v_8916 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8918 <- eval (extract v_8865 0 1);
      v_8919 <- eval (bitwidthMInt v_8918);
      v_8920 <- eval (mi v_8919 -1);
      v_8921 <- eval (bv_xor v_8918 v_8920);
      v_8922 <- eval (eq v_8921 (expression.bv_nat 1 1));
      v_8923 <- eval (extract v_8872 0 1);
      v_8924 <- eval (eq v_8923 (expression.bv_nat 1 1));
      v_8925 <- eval (eq v_8922 v_8924);
      v_8926 <- eval (eq v_8922 v_8913);
      v_8927 <- eval (notBool_ v_8926);
      v_8928 <- eval (bit_and v_8925 v_8927);
      v_8929 <- eval (mux v_8928 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8930 <- eval (add v_8871 (expression.bv_nat 64 1));
      v_8931 <- eval (add v_8864 (expression.bv_nat 64 1));
      setRegister rsi v_8931;
      setRegister rdi v_8930;
      setRegister of v_8929;
      setRegister pf v_8917;
      setRegister zf v_8887;
      setRegister af v_8884;
      setRegister sf v_8879;
      setRegister cf v_8878;
      pure ()
    pat_end;
    pattern fun (v_2426 : Mem) (v_2427 : Mem) => do
      v_8940 <- getRegister df;
      v_8941 <- eval (eq v_8940 (expression.bv_nat 1 1));
      v_8942 <- eval (eq v_8941 bit_one);
      v_8943 <- getRegister rsi;
      v_8944 <- load v_8943 1;
      v_8945 <- eval (bitwidthMInt v_8944);
      v_8946 <- eval (mi v_8945 -1);
      v_8947 <- eval (bv_xor v_8944 v_8946);
      v_8948 <- eval (concat (expression.bv_nat 1 0) v_8947);
      v_8949 <- eval (add v_8948 (expression.bv_nat 9 1));
      v_8950 <- getRegister rdi;
      v_8951 <- load v_8950 1;
      v_8952 <- eval (concat (expression.bv_nat 1 0) v_8951);
      v_8953 <- eval (add v_8949 v_8952);
      v_8954 <- eval (extract v_8953 0 1);
      v_8955 <- eval (eq v_8954 (expression.bv_nat 1 1));
      v_8956 <- eval (notBool_ v_8955);
      v_8957 <- eval (mux v_8956 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8958 <- eval (extract v_8953 1 2);
      v_8959 <- eval (extract v_8944 3 4);
      v_8960 <- eval (extract v_8951 3 4);
      v_8961 <- eval (bv_xor v_8959 v_8960);
      v_8962 <- eval (extract v_8953 4 5);
      v_8963 <- eval (bv_xor v_8961 v_8962);
      v_8964 <- eval (extract v_8953 1 9);
      v_8965 <- eval (eq v_8964 (expression.bv_nat 8 0));
      v_8966 <- eval (mux v_8965 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8967 <- eval (extract v_8953 8 9);
      v_8968 <- eval (eq v_8967 (expression.bv_nat 1 1));
      v_8969 <- eval (extract v_8953 7 8);
      v_8970 <- eval (eq v_8969 (expression.bv_nat 1 1));
      v_8971 <- eval (eq v_8968 v_8970);
      v_8972 <- eval (notBool_ v_8971);
      v_8973 <- eval (extract v_8953 6 7);
      v_8974 <- eval (eq v_8973 (expression.bv_nat 1 1));
      v_8975 <- eval (eq v_8972 v_8974);
      v_8976 <- eval (notBool_ v_8975);
      v_8977 <- eval (extract v_8953 5 6);
      v_8978 <- eval (eq v_8977 (expression.bv_nat 1 1));
      v_8979 <- eval (eq v_8976 v_8978);
      v_8980 <- eval (notBool_ v_8979);
      v_8981 <- eval (eq v_8962 (expression.bv_nat 1 1));
      v_8982 <- eval (eq v_8980 v_8981);
      v_8983 <- eval (notBool_ v_8982);
      v_8984 <- eval (extract v_8953 3 4);
      v_8985 <- eval (eq v_8984 (expression.bv_nat 1 1));
      v_8986 <- eval (eq v_8983 v_8985);
      v_8987 <- eval (notBool_ v_8986);
      v_8988 <- eval (extract v_8953 2 3);
      v_8989 <- eval (eq v_8988 (expression.bv_nat 1 1));
      v_8990 <- eval (eq v_8987 v_8989);
      v_8991 <- eval (notBool_ v_8990);
      v_8992 <- eval (eq v_8958 (expression.bv_nat 1 1));
      v_8993 <- eval (eq v_8991 v_8992);
      v_8994 <- eval (notBool_ v_8993);
      v_8995 <- eval (notBool_ v_8994);
      v_8996 <- eval (mux v_8995 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8997 <- eval (extract v_8944 0 1);
      v_8998 <- eval (bitwidthMInt v_8997);
      v_8999 <- eval (mi v_8998 -1);
      v_9000 <- eval (bv_xor v_8997 v_8999);
      v_9001 <- eval (eq v_9000 (expression.bv_nat 1 1));
      v_9002 <- eval (extract v_8951 0 1);
      v_9003 <- eval (eq v_9002 (expression.bv_nat 1 1));
      v_9004 <- eval (eq v_9001 v_9003);
      v_9005 <- eval (eq v_9001 v_8992);
      v_9006 <- eval (notBool_ v_9005);
      v_9007 <- eval (bit_and v_9004 v_9006);
      v_9008 <- eval (mux v_9007 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9009 <- eval (sub v_8950 (expression.bv_nat 64 1));
      v_9010 <- eval (sub v_8943 (expression.bv_nat 64 1));
      setRegister rsi v_9010;
      setRegister rdi v_9009;
      setRegister of v_9008;
      setRegister pf v_8996;
      setRegister zf v_8966;
      setRegister af v_8963;
      setRegister sf v_8958;
      setRegister cf v_8957;
      pure ()
    pat_end
def cmpsd1 : instruction :=
  definst "cmpsd" $ do
    pattern fun (v_2435 : imm int) (v_2437 : reg (bv 128)) (v_2438 : reg (bv 128)) => do
      v_4388 <- getRegister v_2438;
      v_4389 <- eval (extract v_4388 0 64);
      v_4390 <- eval (extract v_4388 64 128);
      v_4391 <- getRegister v_2437;
      v_4392 <- eval (extract v_4391 64 128);
      v_4393 <- eval (handleImmediateWithSignExtend v_2435 8 8);
      v_4394 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_double_pred v_4390 v_4392 v_4393);
      v_4395 <- eval (eq v_4394 (expression.bv_nat 1 1));
      v_4396 <- eval (mux v_4395 (expression.bv_nat 64 18446744073709551615) (expression.bv_nat 64 0));
      v_4397 <- eval (concat v_4389 v_4396);
      setRegister (lhs.of_reg v_2438) v_4397;
      pure ()
    pat_end;
    pattern fun (v_2430 : imm int) (v_2431 : Mem) (v_2432 : reg (bv 128)) => do
      v_11074 <- getRegister v_2432;
      v_11075 <- eval (extract v_11074 0 64);
      v_11076 <- eval (extract v_11074 64 128);
      v_11077 <- evaluateAddress v_2431;
      v_11078 <- load v_11077 8;
      v_11079 <- eval (handleImmediateWithSignExtend v_2430 8 8);
      v_11080 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_double_pred v_11076 v_11078 v_11079);
      v_11081 <- eval (eq v_11080 (expression.bv_nat 1 1));
      v_11082 <- eval (mux v_11081 (expression.bv_nat 64 18446744073709551615) (expression.bv_nat 64 0));
      v_11083 <- eval (concat v_11075 v_11082);
      setRegister (lhs.of_reg v_2432) v_11083;
      pure ()
    pat_end
def cmpsl1 : instruction :=
  definst "cmpsl" $ do
error: condition: cmpsl
error: condition: cmpsl
error: condition: cmpsl
error: condition: cmpsl
    pattern fun => do
      v_9020 <- getRegister df;
      v_9021 <- eval (eq v_9020 (expression.bv_nat 1 0));
      v_9022 <- eval (eq v_9021 bit_one);
      v_9023 <- getRegister rsi;
      v_9024 <- load v_9023 4;
      v_9025 <- eval (bitwidthMInt v_9024);
      v_9026 <- eval (mi v_9025 -1);
      v_9027 <- eval (bv_xor v_9024 v_9026);
      v_9028 <- eval (concat (expression.bv_nat 1 0) v_9027);
      v_9029 <- eval (add v_9028 (expression.bv_nat 33 1));
      v_9030 <- getRegister rdi;
      v_9031 <- load v_9030 4;
      v_9032 <- eval (concat (expression.bv_nat 1 0) v_9031);
      v_9033 <- eval (add v_9029 v_9032);
      v_9034 <- eval (extract v_9033 0 1);
      v_9035 <- eval (eq v_9034 (expression.bv_nat 1 1));
      v_9036 <- eval (notBool_ v_9035);
      v_9037 <- eval (mux v_9036 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9038 <- eval (extract v_9033 1 2);
      v_9039 <- eval (extract v_9024 27 28);
      v_9040 <- eval (extract v_9031 27 28);
      v_9041 <- eval (bv_xor v_9039 v_9040);
      v_9042 <- eval (extract v_9033 28 29);
      v_9043 <- eval (bv_xor v_9041 v_9042);
      v_9044 <- eval (extract v_9033 1 33);
      v_9045 <- eval (eq v_9044 (expression.bv_nat 32 0));
      v_9046 <- eval (mux v_9045 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9047 <- eval (extract v_9033 32 33);
      v_9048 <- eval (eq v_9047 (expression.bv_nat 1 1));
      v_9049 <- eval (extract v_9033 31 32);
      v_9050 <- eval (eq v_9049 (expression.bv_nat 1 1));
      v_9051 <- eval (eq v_9048 v_9050);
      v_9052 <- eval (notBool_ v_9051);
      v_9053 <- eval (extract v_9033 30 31);
      v_9054 <- eval (eq v_9053 (expression.bv_nat 1 1));
      v_9055 <- eval (eq v_9052 v_9054);
      v_9056 <- eval (notBool_ v_9055);
      v_9057 <- eval (extract v_9033 29 30);
      v_9058 <- eval (eq v_9057 (expression.bv_nat 1 1));
      v_9059 <- eval (eq v_9056 v_9058);
      v_9060 <- eval (notBool_ v_9059);
      v_9061 <- eval (eq v_9042 (expression.bv_nat 1 1));
      v_9062 <- eval (eq v_9060 v_9061);
      v_9063 <- eval (notBool_ v_9062);
      v_9064 <- eval (extract v_9033 27 28);
      v_9065 <- eval (eq v_9064 (expression.bv_nat 1 1));
      v_9066 <- eval (eq v_9063 v_9065);
      v_9067 <- eval (notBool_ v_9066);
      v_9068 <- eval (extract v_9033 26 27);
      v_9069 <- eval (eq v_9068 (expression.bv_nat 1 1));
      v_9070 <- eval (eq v_9067 v_9069);
      v_9071 <- eval (notBool_ v_9070);
      v_9072 <- eval (extract v_9033 25 26);
      v_9073 <- eval (eq v_9072 (expression.bv_nat 1 1));
      v_9074 <- eval (eq v_9071 v_9073);
      v_9075 <- eval (notBool_ v_9074);
      v_9076 <- eval (notBool_ v_9075);
      v_9077 <- eval (mux v_9076 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9078 <- eval (extract v_9024 0 1);
      v_9079 <- eval (bitwidthMInt v_9078);
      v_9080 <- eval (mi v_9079 -1);
      v_9081 <- eval (bv_xor v_9078 v_9080);
      v_9082 <- eval (eq v_9081 (expression.bv_nat 1 1));
      v_9083 <- eval (extract v_9031 0 1);
      v_9084 <- eval (eq v_9083 (expression.bv_nat 1 1));
      v_9085 <- eval (eq v_9082 v_9084);
      v_9086 <- eval (eq v_9038 (expression.bv_nat 1 1));
      v_9087 <- eval (eq v_9082 v_9086);
      v_9088 <- eval (notBool_ v_9087);
      v_9089 <- eval (bit_and v_9085 v_9088);
      v_9090 <- eval (mux v_9089 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9091 <- eval (add v_9030 (expression.bv_nat 64 4));
      v_9092 <- eval (add v_9023 (expression.bv_nat 64 4));
      setRegister rsi v_9092;
      setRegister rdi v_9091;
      setRegister of v_9090;
      setRegister pf v_9077;
      setRegister zf v_9046;
      setRegister af v_9043;
      setRegister sf v_9038;
      setRegister cf v_9037;
      pure ()
    pat_end;
    pattern fun => do
      v_9101 <- getRegister df;
      v_9102 <- eval (eq v_9101 (expression.bv_nat 1 1));
      v_9103 <- eval (eq v_9102 bit_one);
      v_9104 <- getRegister rsi;
      v_9105 <- load v_9104 4;
      v_9106 <- eval (bitwidthMInt v_9105);
      v_9107 <- eval (mi v_9106 -1);
      v_9108 <- eval (bv_xor v_9105 v_9107);
      v_9109 <- eval (concat (expression.bv_nat 1 0) v_9108);
      v_9110 <- eval (add v_9109 (expression.bv_nat 33 1));
      v_9111 <- getRegister rdi;
      v_9112 <- load v_9111 4;
      v_9113 <- eval (concat (expression.bv_nat 1 0) v_9112);
      v_9114 <- eval (add v_9110 v_9113);
      v_9115 <- eval (extract v_9114 0 1);
      v_9116 <- eval (eq v_9115 (expression.bv_nat 1 1));
      v_9117 <- eval (notBool_ v_9116);
      v_9118 <- eval (mux v_9117 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9119 <- eval (extract v_9114 1 2);
      v_9120 <- eval (extract v_9105 27 28);
      v_9121 <- eval (extract v_9112 27 28);
      v_9122 <- eval (bv_xor v_9120 v_9121);
      v_9123 <- eval (extract v_9114 28 29);
      v_9124 <- eval (bv_xor v_9122 v_9123);
      v_9125 <- eval (extract v_9114 1 33);
      v_9126 <- eval (eq v_9125 (expression.bv_nat 32 0));
      v_9127 <- eval (mux v_9126 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9128 <- eval (extract v_9114 32 33);
      v_9129 <- eval (eq v_9128 (expression.bv_nat 1 1));
      v_9130 <- eval (extract v_9114 31 32);
      v_9131 <- eval (eq v_9130 (expression.bv_nat 1 1));
      v_9132 <- eval (eq v_9129 v_9131);
      v_9133 <- eval (notBool_ v_9132);
      v_9134 <- eval (extract v_9114 30 31);
      v_9135 <- eval (eq v_9134 (expression.bv_nat 1 1));
      v_9136 <- eval (eq v_9133 v_9135);
      v_9137 <- eval (notBool_ v_9136);
      v_9138 <- eval (extract v_9114 29 30);
      v_9139 <- eval (eq v_9138 (expression.bv_nat 1 1));
      v_9140 <- eval (eq v_9137 v_9139);
      v_9141 <- eval (notBool_ v_9140);
      v_9142 <- eval (eq v_9123 (expression.bv_nat 1 1));
      v_9143 <- eval (eq v_9141 v_9142);
      v_9144 <- eval (notBool_ v_9143);
      v_9145 <- eval (extract v_9114 27 28);
      v_9146 <- eval (eq v_9145 (expression.bv_nat 1 1));
      v_9147 <- eval (eq v_9144 v_9146);
      v_9148 <- eval (notBool_ v_9147);
      v_9149 <- eval (extract v_9114 26 27);
      v_9150 <- eval (eq v_9149 (expression.bv_nat 1 1));
      v_9151 <- eval (eq v_9148 v_9150);
      v_9152 <- eval (notBool_ v_9151);
      v_9153 <- eval (extract v_9114 25 26);
      v_9154 <- eval (eq v_9153 (expression.bv_nat 1 1));
      v_9155 <- eval (eq v_9152 v_9154);
      v_9156 <- eval (notBool_ v_9155);
      v_9157 <- eval (notBool_ v_9156);
      v_9158 <- eval (mux v_9157 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9159 <- eval (extract v_9105 0 1);
      v_9160 <- eval (bitwidthMInt v_9159);
      v_9161 <- eval (mi v_9160 -1);
      v_9162 <- eval (bv_xor v_9159 v_9161);
      v_9163 <- eval (eq v_9162 (expression.bv_nat 1 1));
      v_9164 <- eval (extract v_9112 0 1);
      v_9165 <- eval (eq v_9164 (expression.bv_nat 1 1));
      v_9166 <- eval (eq v_9163 v_9165);
      v_9167 <- eval (eq v_9119 (expression.bv_nat 1 1));
      v_9168 <- eval (eq v_9163 v_9167);
      v_9169 <- eval (notBool_ v_9168);
      v_9170 <- eval (bit_and v_9166 v_9169);
      v_9171 <- eval (mux v_9170 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9172 <- eval (sub v_9111 (expression.bv_nat 64 4));
      v_9173 <- eval (sub v_9104 (expression.bv_nat 64 4));
      setRegister rsi v_9173;
      setRegister rdi v_9172;
      setRegister of v_9171;
      setRegister pf v_9158;
      setRegister zf v_9127;
      setRegister af v_9124;
      setRegister sf v_9119;
      setRegister cf v_9118;
      pure ()
    pat_end;
    pattern fun (v_2445 : Mem) (v_2446 : Mem) => do
      v_9182 <- getRegister df;
      v_9183 <- eval (eq v_9182 (expression.bv_nat 1 0));
      v_9184 <- eval (eq v_9183 bit_one);
      v_9185 <- getRegister rsi;
      v_9186 <- load v_9185 4;
      v_9187 <- eval (bitwidthMInt v_9186);
      v_9188 <- eval (mi v_9187 -1);
      v_9189 <- eval (bv_xor v_9186 v_9188);
      v_9190 <- eval (concat (expression.bv_nat 1 0) v_9189);
      v_9191 <- eval (add v_9190 (expression.bv_nat 33 1));
      v_9192 <- getRegister rdi;
      v_9193 <- load v_9192 4;
      v_9194 <- eval (concat (expression.bv_nat 1 0) v_9193);
      v_9195 <- eval (add v_9191 v_9194);
      v_9196 <- eval (extract v_9195 0 1);
      v_9197 <- eval (eq v_9196 (expression.bv_nat 1 1));
      v_9198 <- eval (notBool_ v_9197);
      v_9199 <- eval (mux v_9198 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9200 <- eval (extract v_9195 1 2);
      v_9201 <- eval (extract v_9186 27 28);
      v_9202 <- eval (extract v_9193 27 28);
      v_9203 <- eval (bv_xor v_9201 v_9202);
      v_9204 <- eval (extract v_9195 28 29);
      v_9205 <- eval (bv_xor v_9203 v_9204);
      v_9206 <- eval (extract v_9195 1 33);
      v_9207 <- eval (eq v_9206 (expression.bv_nat 32 0));
      v_9208 <- eval (mux v_9207 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9209 <- eval (extract v_9195 32 33);
      v_9210 <- eval (eq v_9209 (expression.bv_nat 1 1));
      v_9211 <- eval (extract v_9195 31 32);
      v_9212 <- eval (eq v_9211 (expression.bv_nat 1 1));
      v_9213 <- eval (eq v_9210 v_9212);
      v_9214 <- eval (notBool_ v_9213);
      v_9215 <- eval (extract v_9195 30 31);
      v_9216 <- eval (eq v_9215 (expression.bv_nat 1 1));
      v_9217 <- eval (eq v_9214 v_9216);
      v_9218 <- eval (notBool_ v_9217);
      v_9219 <- eval (extract v_9195 29 30);
      v_9220 <- eval (eq v_9219 (expression.bv_nat 1 1));
      v_9221 <- eval (eq v_9218 v_9220);
      v_9222 <- eval (notBool_ v_9221);
      v_9223 <- eval (eq v_9204 (expression.bv_nat 1 1));
      v_9224 <- eval (eq v_9222 v_9223);
      v_9225 <- eval (notBool_ v_9224);
      v_9226 <- eval (extract v_9195 27 28);
      v_9227 <- eval (eq v_9226 (expression.bv_nat 1 1));
      v_9228 <- eval (eq v_9225 v_9227);
      v_9229 <- eval (notBool_ v_9228);
      v_9230 <- eval (extract v_9195 26 27);
      v_9231 <- eval (eq v_9230 (expression.bv_nat 1 1));
      v_9232 <- eval (eq v_9229 v_9231);
      v_9233 <- eval (notBool_ v_9232);
      v_9234 <- eval (extract v_9195 25 26);
      v_9235 <- eval (eq v_9234 (expression.bv_nat 1 1));
      v_9236 <- eval (eq v_9233 v_9235);
      v_9237 <- eval (notBool_ v_9236);
      v_9238 <- eval (notBool_ v_9237);
      v_9239 <- eval (mux v_9238 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9240 <- eval (extract v_9186 0 1);
      v_9241 <- eval (bitwidthMInt v_9240);
      v_9242 <- eval (mi v_9241 -1);
      v_9243 <- eval (bv_xor v_9240 v_9242);
      v_9244 <- eval (eq v_9243 (expression.bv_nat 1 1));
      v_9245 <- eval (extract v_9193 0 1);
      v_9246 <- eval (eq v_9245 (expression.bv_nat 1 1));
      v_9247 <- eval (eq v_9244 v_9246);
      v_9248 <- eval (eq v_9200 (expression.bv_nat 1 1));
      v_9249 <- eval (eq v_9244 v_9248);
      v_9250 <- eval (notBool_ v_9249);
      v_9251 <- eval (bit_and v_9247 v_9250);
      v_9252 <- eval (mux v_9251 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9253 <- eval (add v_9192 (expression.bv_nat 64 4));
      v_9254 <- eval (add v_9185 (expression.bv_nat 64 4));
      setRegister rsi v_9254;
      setRegister rdi v_9253;
      setRegister of v_9252;
      setRegister pf v_9239;
      setRegister zf v_9208;
      setRegister af v_9205;
      setRegister sf v_9200;
      setRegister cf v_9199;
      pure ()
    pat_end;
    pattern fun (v_2445 : Mem) (v_2446 : Mem) => do
      v_9263 <- getRegister df;
      v_9264 <- eval (eq v_9263 (expression.bv_nat 1 1));
      v_9265 <- eval (eq v_9264 bit_one);
      v_9266 <- getRegister rsi;
      v_9267 <- load v_9266 4;
      v_9268 <- eval (bitwidthMInt v_9267);
      v_9269 <- eval (mi v_9268 -1);
      v_9270 <- eval (bv_xor v_9267 v_9269);
      v_9271 <- eval (concat (expression.bv_nat 1 0) v_9270);
      v_9272 <- eval (add v_9271 (expression.bv_nat 33 1));
      v_9273 <- getRegister rdi;
      v_9274 <- load v_9273 4;
      v_9275 <- eval (concat (expression.bv_nat 1 0) v_9274);
      v_9276 <- eval (add v_9272 v_9275);
      v_9277 <- eval (extract v_9276 0 1);
      v_9278 <- eval (eq v_9277 (expression.bv_nat 1 1));
      v_9279 <- eval (notBool_ v_9278);
      v_9280 <- eval (mux v_9279 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9281 <- eval (extract v_9276 1 2);
      v_9282 <- eval (extract v_9267 27 28);
      v_9283 <- eval (extract v_9274 27 28);
      v_9284 <- eval (bv_xor v_9282 v_9283);
      v_9285 <- eval (extract v_9276 28 29);
      v_9286 <- eval (bv_xor v_9284 v_9285);
      v_9287 <- eval (extract v_9276 1 33);
      v_9288 <- eval (eq v_9287 (expression.bv_nat 32 0));
      v_9289 <- eval (mux v_9288 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9290 <- eval (extract v_9276 32 33);
      v_9291 <- eval (eq v_9290 (expression.bv_nat 1 1));
      v_9292 <- eval (extract v_9276 31 32);
      v_9293 <- eval (eq v_9292 (expression.bv_nat 1 1));
      v_9294 <- eval (eq v_9291 v_9293);
      v_9295 <- eval (notBool_ v_9294);
      v_9296 <- eval (extract v_9276 30 31);
      v_9297 <- eval (eq v_9296 (expression.bv_nat 1 1));
      v_9298 <- eval (eq v_9295 v_9297);
      v_9299 <- eval (notBool_ v_9298);
      v_9300 <- eval (extract v_9276 29 30);
      v_9301 <- eval (eq v_9300 (expression.bv_nat 1 1));
      v_9302 <- eval (eq v_9299 v_9301);
      v_9303 <- eval (notBool_ v_9302);
      v_9304 <- eval (eq v_9285 (expression.bv_nat 1 1));
      v_9305 <- eval (eq v_9303 v_9304);
      v_9306 <- eval (notBool_ v_9305);
      v_9307 <- eval (extract v_9276 27 28);
      v_9308 <- eval (eq v_9307 (expression.bv_nat 1 1));
      v_9309 <- eval (eq v_9306 v_9308);
      v_9310 <- eval (notBool_ v_9309);
      v_9311 <- eval (extract v_9276 26 27);
      v_9312 <- eval (eq v_9311 (expression.bv_nat 1 1));
      v_9313 <- eval (eq v_9310 v_9312);
      v_9314 <- eval (notBool_ v_9313);
      v_9315 <- eval (extract v_9276 25 26);
      v_9316 <- eval (eq v_9315 (expression.bv_nat 1 1));
      v_9317 <- eval (eq v_9314 v_9316);
      v_9318 <- eval (notBool_ v_9317);
      v_9319 <- eval (notBool_ v_9318);
      v_9320 <- eval (mux v_9319 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9321 <- eval (extract v_9267 0 1);
      v_9322 <- eval (bitwidthMInt v_9321);
      v_9323 <- eval (mi v_9322 -1);
      v_9324 <- eval (bv_xor v_9321 v_9323);
      v_9325 <- eval (eq v_9324 (expression.bv_nat 1 1));
      v_9326 <- eval (extract v_9274 0 1);
      v_9327 <- eval (eq v_9326 (expression.bv_nat 1 1));
      v_9328 <- eval (eq v_9325 v_9327);
      v_9329 <- eval (eq v_9281 (expression.bv_nat 1 1));
      v_9330 <- eval (eq v_9325 v_9329);
      v_9331 <- eval (notBool_ v_9330);
      v_9332 <- eval (bit_and v_9328 v_9331);
      v_9333 <- eval (mux v_9332 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9334 <- eval (sub v_9273 (expression.bv_nat 64 4));
      v_9335 <- eval (sub v_9266 (expression.bv_nat 64 4));
      setRegister rsi v_9335;
      setRegister rdi v_9334;
      setRegister of v_9333;
      setRegister pf v_9320;
      setRegister zf v_9289;
      setRegister af v_9286;
      setRegister sf v_9281;
      setRegister cf v_9280;
      pure ()
    pat_end
def cmpsq1 : instruction :=
  definst "cmpsq" $ do
error: condition: cmpsq
error: condition: cmpsq
error: condition: cmpsq
error: condition: cmpsq
    pattern fun => do
      v_9344 <- getRegister df;
      v_9345 <- eval (eq v_9344 (expression.bv_nat 1 0));
      v_9346 <- eval (eq v_9345 bit_one);
      v_9347 <- getRegister rsi;
      v_9348 <- load v_9347 8;
      v_9349 <- eval (bitwidthMInt v_9348);
      v_9350 <- eval (mi v_9349 -1);
      v_9351 <- eval (bv_xor v_9348 v_9350);
      v_9352 <- eval (concat (expression.bv_nat 1 0) v_9351);
      v_9353 <- eval (add v_9352 (expression.bv_nat 65 1));
      v_9354 <- getRegister rdi;
      v_9355 <- load v_9354 8;
      v_9356 <- eval (concat (expression.bv_nat 1 0) v_9355);
      v_9357 <- eval (add v_9353 v_9356);
      v_9358 <- eval (extract v_9357 0 1);
      v_9359 <- eval (eq v_9358 (expression.bv_nat 1 1));
      v_9360 <- eval (notBool_ v_9359);
      v_9361 <- eval (mux v_9360 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9362 <- eval (extract v_9357 1 2);
      v_9363 <- eval (extract v_9348 59 60);
      v_9364 <- eval (extract v_9355 59 60);
      v_9365 <- eval (bv_xor v_9363 v_9364);
      v_9366 <- eval (extract v_9357 60 61);
      v_9367 <- eval (bv_xor v_9365 v_9366);
      v_9368 <- eval (extract v_9357 1 65);
      v_9369 <- eval (eq v_9368 (expression.bv_nat 64 0));
      v_9370 <- eval (mux v_9369 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9371 <- eval (extract v_9357 64 65);
      v_9372 <- eval (eq v_9371 (expression.bv_nat 1 1));
      v_9373 <- eval (extract v_9357 63 64);
      v_9374 <- eval (eq v_9373 (expression.bv_nat 1 1));
      v_9375 <- eval (eq v_9372 v_9374);
      v_9376 <- eval (notBool_ v_9375);
      v_9377 <- eval (extract v_9357 62 63);
      v_9378 <- eval (eq v_9377 (expression.bv_nat 1 1));
      v_9379 <- eval (eq v_9376 v_9378);
      v_9380 <- eval (notBool_ v_9379);
      v_9381 <- eval (extract v_9357 61 62);
      v_9382 <- eval (eq v_9381 (expression.bv_nat 1 1));
      v_9383 <- eval (eq v_9380 v_9382);
      v_9384 <- eval (notBool_ v_9383);
      v_9385 <- eval (eq v_9366 (expression.bv_nat 1 1));
      v_9386 <- eval (eq v_9384 v_9385);
      v_9387 <- eval (notBool_ v_9386);
      v_9388 <- eval (extract v_9357 59 60);
      v_9389 <- eval (eq v_9388 (expression.bv_nat 1 1));
      v_9390 <- eval (eq v_9387 v_9389);
      v_9391 <- eval (notBool_ v_9390);
      v_9392 <- eval (extract v_9357 58 59);
      v_9393 <- eval (eq v_9392 (expression.bv_nat 1 1));
      v_9394 <- eval (eq v_9391 v_9393);
      v_9395 <- eval (notBool_ v_9394);
      v_9396 <- eval (extract v_9357 57 58);
      v_9397 <- eval (eq v_9396 (expression.bv_nat 1 1));
      v_9398 <- eval (eq v_9395 v_9397);
      v_9399 <- eval (notBool_ v_9398);
      v_9400 <- eval (notBool_ v_9399);
      v_9401 <- eval (mux v_9400 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9402 <- eval (extract v_9348 0 1);
      v_9403 <- eval (bitwidthMInt v_9402);
      v_9404 <- eval (mi v_9403 -1);
      v_9405 <- eval (bv_xor v_9402 v_9404);
      v_9406 <- eval (eq v_9405 (expression.bv_nat 1 1));
      v_9407 <- eval (extract v_9355 0 1);
      v_9408 <- eval (eq v_9407 (expression.bv_nat 1 1));
      v_9409 <- eval (eq v_9406 v_9408);
      v_9410 <- eval (eq v_9362 (expression.bv_nat 1 1));
      v_9411 <- eval (eq v_9406 v_9410);
      v_9412 <- eval (notBool_ v_9411);
      v_9413 <- eval (bit_and v_9409 v_9412);
      v_9414 <- eval (mux v_9413 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9415 <- eval (add v_9354 (expression.bv_nat 64 8));
      v_9416 <- eval (add v_9347 (expression.bv_nat 64 8));
      setRegister rsi v_9416;
      setRegister rdi v_9415;
      setRegister of v_9414;
      setRegister pf v_9401;
      setRegister zf v_9370;
      setRegister af v_9367;
      setRegister sf v_9362;
      setRegister cf v_9361;
      pure ()
    pat_end;
    pattern fun => do
      v_9425 <- getRegister df;
      v_9426 <- eval (eq v_9425 (expression.bv_nat 1 1));
      v_9427 <- eval (eq v_9426 bit_one);
      v_9428 <- getRegister rsi;
      v_9429 <- load v_9428 8;
      v_9430 <- eval (bitwidthMInt v_9429);
      v_9431 <- eval (mi v_9430 -1);
      v_9432 <- eval (bv_xor v_9429 v_9431);
      v_9433 <- eval (concat (expression.bv_nat 1 0) v_9432);
      v_9434 <- eval (add v_9433 (expression.bv_nat 65 1));
      v_9435 <- getRegister rdi;
      v_9436 <- load v_9435 8;
      v_9437 <- eval (concat (expression.bv_nat 1 0) v_9436);
      v_9438 <- eval (add v_9434 v_9437);
      v_9439 <- eval (extract v_9438 0 1);
      v_9440 <- eval (eq v_9439 (expression.bv_nat 1 1));
      v_9441 <- eval (notBool_ v_9440);
      v_9442 <- eval (mux v_9441 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9443 <- eval (extract v_9438 1 2);
      v_9444 <- eval (extract v_9429 59 60);
      v_9445 <- eval (extract v_9436 59 60);
      v_9446 <- eval (bv_xor v_9444 v_9445);
      v_9447 <- eval (extract v_9438 60 61);
      v_9448 <- eval (bv_xor v_9446 v_9447);
      v_9449 <- eval (extract v_9438 1 65);
      v_9450 <- eval (eq v_9449 (expression.bv_nat 64 0));
      v_9451 <- eval (mux v_9450 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9452 <- eval (extract v_9438 64 65);
      v_9453 <- eval (eq v_9452 (expression.bv_nat 1 1));
      v_9454 <- eval (extract v_9438 63 64);
      v_9455 <- eval (eq v_9454 (expression.bv_nat 1 1));
      v_9456 <- eval (eq v_9453 v_9455);
      v_9457 <- eval (notBool_ v_9456);
      v_9458 <- eval (extract v_9438 62 63);
      v_9459 <- eval (eq v_9458 (expression.bv_nat 1 1));
      v_9460 <- eval (eq v_9457 v_9459);
      v_9461 <- eval (notBool_ v_9460);
      v_9462 <- eval (extract v_9438 61 62);
      v_9463 <- eval (eq v_9462 (expression.bv_nat 1 1));
      v_9464 <- eval (eq v_9461 v_9463);
      v_9465 <- eval (notBool_ v_9464);
      v_9466 <- eval (eq v_9447 (expression.bv_nat 1 1));
      v_9467 <- eval (eq v_9465 v_9466);
      v_9468 <- eval (notBool_ v_9467);
      v_9469 <- eval (extract v_9438 59 60);
      v_9470 <- eval (eq v_9469 (expression.bv_nat 1 1));
      v_9471 <- eval (eq v_9468 v_9470);
      v_9472 <- eval (notBool_ v_9471);
      v_9473 <- eval (extract v_9438 58 59);
      v_9474 <- eval (eq v_9473 (expression.bv_nat 1 1));
      v_9475 <- eval (eq v_9472 v_9474);
      v_9476 <- eval (notBool_ v_9475);
      v_9477 <- eval (extract v_9438 57 58);
      v_9478 <- eval (eq v_9477 (expression.bv_nat 1 1));
      v_9479 <- eval (eq v_9476 v_9478);
      v_9480 <- eval (notBool_ v_9479);
      v_9481 <- eval (notBool_ v_9480);
      v_9482 <- eval (mux v_9481 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9483 <- eval (extract v_9429 0 1);
      v_9484 <- eval (bitwidthMInt v_9483);
      v_9485 <- eval (mi v_9484 -1);
      v_9486 <- eval (bv_xor v_9483 v_9485);
      v_9487 <- eval (eq v_9486 (expression.bv_nat 1 1));
      v_9488 <- eval (extract v_9436 0 1);
      v_9489 <- eval (eq v_9488 (expression.bv_nat 1 1));
      v_9490 <- eval (eq v_9487 v_9489);
      v_9491 <- eval (eq v_9443 (expression.bv_nat 1 1));
      v_9492 <- eval (eq v_9487 v_9491);
      v_9493 <- eval (notBool_ v_9492);
      v_9494 <- eval (bit_and v_9490 v_9493);
      v_9495 <- eval (mux v_9494 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9496 <- eval (sub v_9435 (expression.bv_nat 64 8));
      v_9497 <- eval (sub v_9428 (expression.bv_nat 64 8));
      setRegister rsi v_9497;
      setRegister rdi v_9496;
      setRegister of v_9495;
      setRegister pf v_9482;
      setRegister zf v_9451;
      setRegister af v_9448;
      setRegister sf v_9443;
      setRegister cf v_9442;
      pure ()
    pat_end;
    pattern fun (v_2453 : Mem) (v_2454 : Mem) => do
      v_9506 <- getRegister df;
      v_9507 <- eval (eq v_9506 (expression.bv_nat 1 0));
      v_9508 <- eval (eq v_9507 bit_one);
      v_9509 <- getRegister rsi;
      v_9510 <- load v_9509 8;
      v_9511 <- eval (bitwidthMInt v_9510);
      v_9512 <- eval (mi v_9511 -1);
      v_9513 <- eval (bv_xor v_9510 v_9512);
      v_9514 <- eval (concat (expression.bv_nat 1 0) v_9513);
      v_9515 <- eval (add v_9514 (expression.bv_nat 65 1));
      v_9516 <- getRegister rdi;
      v_9517 <- load v_9516 8;
      v_9518 <- eval (concat (expression.bv_nat 1 0) v_9517);
      v_9519 <- eval (add v_9515 v_9518);
      v_9520 <- eval (extract v_9519 0 1);
      v_9521 <- eval (eq v_9520 (expression.bv_nat 1 1));
      v_9522 <- eval (notBool_ v_9521);
      v_9523 <- eval (mux v_9522 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9524 <- eval (extract v_9519 1 2);
      v_9525 <- eval (extract v_9510 59 60);
      v_9526 <- eval (extract v_9517 59 60);
      v_9527 <- eval (bv_xor v_9525 v_9526);
      v_9528 <- eval (extract v_9519 60 61);
      v_9529 <- eval (bv_xor v_9527 v_9528);
      v_9530 <- eval (extract v_9519 1 65);
      v_9531 <- eval (eq v_9530 (expression.bv_nat 64 0));
      v_9532 <- eval (mux v_9531 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9533 <- eval (extract v_9519 64 65);
      v_9534 <- eval (eq v_9533 (expression.bv_nat 1 1));
      v_9535 <- eval (extract v_9519 63 64);
      v_9536 <- eval (eq v_9535 (expression.bv_nat 1 1));
      v_9537 <- eval (eq v_9534 v_9536);
      v_9538 <- eval (notBool_ v_9537);
      v_9539 <- eval (extract v_9519 62 63);
      v_9540 <- eval (eq v_9539 (expression.bv_nat 1 1));
      v_9541 <- eval (eq v_9538 v_9540);
      v_9542 <- eval (notBool_ v_9541);
      v_9543 <- eval (extract v_9519 61 62);
      v_9544 <- eval (eq v_9543 (expression.bv_nat 1 1));
      v_9545 <- eval (eq v_9542 v_9544);
      v_9546 <- eval (notBool_ v_9545);
      v_9547 <- eval (eq v_9528 (expression.bv_nat 1 1));
      v_9548 <- eval (eq v_9546 v_9547);
      v_9549 <- eval (notBool_ v_9548);
      v_9550 <- eval (extract v_9519 59 60);
      v_9551 <- eval (eq v_9550 (expression.bv_nat 1 1));
      v_9552 <- eval (eq v_9549 v_9551);
      v_9553 <- eval (notBool_ v_9552);
      v_9554 <- eval (extract v_9519 58 59);
      v_9555 <- eval (eq v_9554 (expression.bv_nat 1 1));
      v_9556 <- eval (eq v_9553 v_9555);
      v_9557 <- eval (notBool_ v_9556);
      v_9558 <- eval (extract v_9519 57 58);
      v_9559 <- eval (eq v_9558 (expression.bv_nat 1 1));
      v_9560 <- eval (eq v_9557 v_9559);
      v_9561 <- eval (notBool_ v_9560);
      v_9562 <- eval (notBool_ v_9561);
      v_9563 <- eval (mux v_9562 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9564 <- eval (extract v_9510 0 1);
      v_9565 <- eval (bitwidthMInt v_9564);
      v_9566 <- eval (mi v_9565 -1);
      v_9567 <- eval (bv_xor v_9564 v_9566);
      v_9568 <- eval (eq v_9567 (expression.bv_nat 1 1));
      v_9569 <- eval (extract v_9517 0 1);
      v_9570 <- eval (eq v_9569 (expression.bv_nat 1 1));
      v_9571 <- eval (eq v_9568 v_9570);
      v_9572 <- eval (eq v_9524 (expression.bv_nat 1 1));
      v_9573 <- eval (eq v_9568 v_9572);
      v_9574 <- eval (notBool_ v_9573);
      v_9575 <- eval (bit_and v_9571 v_9574);
      v_9576 <- eval (mux v_9575 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9577 <- eval (add v_9516 (expression.bv_nat 64 8));
      v_9578 <- eval (add v_9509 (expression.bv_nat 64 8));
      setRegister rsi v_9578;
      setRegister rdi v_9577;
      setRegister of v_9576;
      setRegister pf v_9563;
      setRegister zf v_9532;
      setRegister af v_9529;
      setRegister sf v_9524;
      setRegister cf v_9523;
      pure ()
    pat_end;
    pattern fun (v_2453 : Mem) (v_2454 : Mem) => do
      v_9587 <- getRegister df;
      v_9588 <- eval (eq v_9587 (expression.bv_nat 1 1));
      v_9589 <- eval (eq v_9588 bit_one);
      v_9590 <- getRegister rsi;
      v_9591 <- load v_9590 8;
      v_9592 <- eval (bitwidthMInt v_9591);
      v_9593 <- eval (mi v_9592 -1);
      v_9594 <- eval (bv_xor v_9591 v_9593);
      v_9595 <- eval (concat (expression.bv_nat 1 0) v_9594);
      v_9596 <- eval (add v_9595 (expression.bv_nat 65 1));
      v_9597 <- getRegister rdi;
      v_9598 <- load v_9597 8;
      v_9599 <- eval (concat (expression.bv_nat 1 0) v_9598);
      v_9600 <- eval (add v_9596 v_9599);
      v_9601 <- eval (extract v_9600 0 1);
      v_9602 <- eval (eq v_9601 (expression.bv_nat 1 1));
      v_9603 <- eval (notBool_ v_9602);
      v_9604 <- eval (mux v_9603 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9605 <- eval (extract v_9600 1 2);
      v_9606 <- eval (extract v_9591 59 60);
      v_9607 <- eval (extract v_9598 59 60);
      v_9608 <- eval (bv_xor v_9606 v_9607);
      v_9609 <- eval (extract v_9600 60 61);
      v_9610 <- eval (bv_xor v_9608 v_9609);
      v_9611 <- eval (extract v_9600 1 65);
      v_9612 <- eval (eq v_9611 (expression.bv_nat 64 0));
      v_9613 <- eval (mux v_9612 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9614 <- eval (extract v_9600 64 65);
      v_9615 <- eval (eq v_9614 (expression.bv_nat 1 1));
      v_9616 <- eval (extract v_9600 63 64);
      v_9617 <- eval (eq v_9616 (expression.bv_nat 1 1));
      v_9618 <- eval (eq v_9615 v_9617);
      v_9619 <- eval (notBool_ v_9618);
      v_9620 <- eval (extract v_9600 62 63);
      v_9621 <- eval (eq v_9620 (expression.bv_nat 1 1));
      v_9622 <- eval (eq v_9619 v_9621);
      v_9623 <- eval (notBool_ v_9622);
      v_9624 <- eval (extract v_9600 61 62);
      v_9625 <- eval (eq v_9624 (expression.bv_nat 1 1));
      v_9626 <- eval (eq v_9623 v_9625);
      v_9627 <- eval (notBool_ v_9626);
      v_9628 <- eval (eq v_9609 (expression.bv_nat 1 1));
      v_9629 <- eval (eq v_9627 v_9628);
      v_9630 <- eval (notBool_ v_9629);
      v_9631 <- eval (extract v_9600 59 60);
      v_9632 <- eval (eq v_9631 (expression.bv_nat 1 1));
      v_9633 <- eval (eq v_9630 v_9632);
      v_9634 <- eval (notBool_ v_9633);
      v_9635 <- eval (extract v_9600 58 59);
      v_9636 <- eval (eq v_9635 (expression.bv_nat 1 1));
      v_9637 <- eval (eq v_9634 v_9636);
      v_9638 <- eval (notBool_ v_9637);
      v_9639 <- eval (extract v_9600 57 58);
      v_9640 <- eval (eq v_9639 (expression.bv_nat 1 1));
      v_9641 <- eval (eq v_9638 v_9640);
      v_9642 <- eval (notBool_ v_9641);
      v_9643 <- eval (notBool_ v_9642);
      v_9644 <- eval (mux v_9643 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9645 <- eval (extract v_9591 0 1);
      v_9646 <- eval (bitwidthMInt v_9645);
      v_9647 <- eval (mi v_9646 -1);
      v_9648 <- eval (bv_xor v_9645 v_9647);
      v_9649 <- eval (eq v_9648 (expression.bv_nat 1 1));
      v_9650 <- eval (extract v_9598 0 1);
      v_9651 <- eval (eq v_9650 (expression.bv_nat 1 1));
      v_9652 <- eval (eq v_9649 v_9651);
      v_9653 <- eval (eq v_9605 (expression.bv_nat 1 1));
      v_9654 <- eval (eq v_9649 v_9653);
      v_9655 <- eval (notBool_ v_9654);
      v_9656 <- eval (bit_and v_9652 v_9655);
      v_9657 <- eval (mux v_9656 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9658 <- eval (sub v_9597 (expression.bv_nat 64 8));
      v_9659 <- eval (sub v_9590 (expression.bv_nat 64 8));
      setRegister rsi v_9659;
      setRegister rdi v_9658;
      setRegister of v_9657;
      setRegister pf v_9644;
      setRegister zf v_9613;
      setRegister af v_9610;
      setRegister sf v_9605;
      setRegister cf v_9604;
      pure ()
    pat_end
def cmpss1 : instruction :=
  definst "cmpss" $ do
    pattern fun (v_2462 : imm int) (v_2464 : reg (bv 128)) (v_2465 : reg (bv 128)) => do
      v_4420 <- getRegister v_2465;
      v_4421 <- eval (extract v_4420 0 96);
      v_4422 <- eval (extract v_4420 96 128);
      v_4423 <- getRegister v_2464;
      v_4424 <- eval (extract v_4423 96 128);
      v_4425 <- eval (handleImmediateWithSignExtend v_2462 8 8);
      v_4426 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_4422 v_4424 v_4425);
      v_4427 <- eval (eq v_4426 (expression.bv_nat 1 1));
      v_4428 <- eval (mux v_4427 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_4429 <- eval (concat v_4421 v_4428);
      setRegister (lhs.of_reg v_2465) v_4429;
      pure ()
    pat_end;
    pattern fun (v_2457 : imm int) (v_2458 : Mem) (v_2459 : reg (bv 128)) => do
      v_11085 <- getRegister v_2459;
      v_11086 <- eval (extract v_11085 0 96);
      v_11087 <- eval (extract v_11085 96 128);
      v_11088 <- evaluateAddress v_2458;
      v_11089 <- load v_11088 4;
      v_11090 <- eval (handleImmediateWithSignExtend v_2457 8 8);
      v_11091 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_11087 v_11089 v_11090);
      v_11092 <- eval (eq v_11091 (expression.bv_nat 1 1));
      v_11093 <- eval (mux v_11092 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_11094 <- eval (concat v_11086 v_11093);
      setRegister (lhs.of_reg v_2459) v_11094;
      pure ()
    pat_end
def cmpsw1 : instruction :=
  definst "cmpsw" $ do
error: condition: cmpsw
error: condition: cmpsw
error: condition: cmpsw
error: condition: cmpsw
    pattern fun => do
      v_9669 <- getRegister df;
      v_9670 <- eval (eq v_9669 (expression.bv_nat 1 0));
      v_9671 <- eval (eq v_9670 bit_one);
      v_9672 <- getRegister rsi;
      v_9673 <- load v_9672 2;
      v_9674 <- eval (bitwidthMInt v_9673);
      v_9675 <- eval (mi v_9674 -1);
      v_9676 <- eval (bv_xor v_9673 v_9675);
      v_9677 <- eval (concat (expression.bv_nat 1 0) v_9676);
      v_9678 <- eval (add v_9677 (expression.bv_nat 17 1));
      v_9679 <- getRegister rdi;
      v_9680 <- load v_9679 2;
      v_9681 <- eval (concat (expression.bv_nat 1 0) v_9680);
      v_9682 <- eval (add v_9678 v_9681);
      v_9683 <- eval (extract v_9682 0 1);
      v_9684 <- eval (eq v_9683 (expression.bv_nat 1 1));
      v_9685 <- eval (notBool_ v_9684);
      v_9686 <- eval (mux v_9685 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9687 <- eval (extract v_9682 1 2);
      v_9688 <- eval (extract v_9673 11 12);
      v_9689 <- eval (extract v_9680 11 12);
      v_9690 <- eval (bv_xor v_9688 v_9689);
      v_9691 <- eval (extract v_9682 12 13);
      v_9692 <- eval (bv_xor v_9690 v_9691);
      v_9693 <- eval (extract v_9682 1 17);
      v_9694 <- eval (eq v_9693 (expression.bv_nat 16 0));
      v_9695 <- eval (mux v_9694 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9696 <- eval (extract v_9682 16 17);
      v_9697 <- eval (eq v_9696 (expression.bv_nat 1 1));
      v_9698 <- eval (extract v_9682 15 16);
      v_9699 <- eval (eq v_9698 (expression.bv_nat 1 1));
      v_9700 <- eval (eq v_9697 v_9699);
      v_9701 <- eval (notBool_ v_9700);
      v_9702 <- eval (extract v_9682 14 15);
      v_9703 <- eval (eq v_9702 (expression.bv_nat 1 1));
      v_9704 <- eval (eq v_9701 v_9703);
      v_9705 <- eval (notBool_ v_9704);
      v_9706 <- eval (extract v_9682 13 14);
      v_9707 <- eval (eq v_9706 (expression.bv_nat 1 1));
      v_9708 <- eval (eq v_9705 v_9707);
      v_9709 <- eval (notBool_ v_9708);
      v_9710 <- eval (eq v_9691 (expression.bv_nat 1 1));
      v_9711 <- eval (eq v_9709 v_9710);
      v_9712 <- eval (notBool_ v_9711);
      v_9713 <- eval (extract v_9682 11 12);
      v_9714 <- eval (eq v_9713 (expression.bv_nat 1 1));
      v_9715 <- eval (eq v_9712 v_9714);
      v_9716 <- eval (notBool_ v_9715);
      v_9717 <- eval (extract v_9682 10 11);
      v_9718 <- eval (eq v_9717 (expression.bv_nat 1 1));
      v_9719 <- eval (eq v_9716 v_9718);
      v_9720 <- eval (notBool_ v_9719);
      v_9721 <- eval (extract v_9682 9 10);
      v_9722 <- eval (eq v_9721 (expression.bv_nat 1 1));
      v_9723 <- eval (eq v_9720 v_9722);
      v_9724 <- eval (notBool_ v_9723);
      v_9725 <- eval (notBool_ v_9724);
      v_9726 <- eval (mux v_9725 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9727 <- eval (extract v_9673 0 1);
      v_9728 <- eval (bitwidthMInt v_9727);
      v_9729 <- eval (mi v_9728 -1);
      v_9730 <- eval (bv_xor v_9727 v_9729);
      v_9731 <- eval (eq v_9730 (expression.bv_nat 1 1));
      v_9732 <- eval (extract v_9680 0 1);
      v_9733 <- eval (eq v_9732 (expression.bv_nat 1 1));
      v_9734 <- eval (eq v_9731 v_9733);
      v_9735 <- eval (eq v_9687 (expression.bv_nat 1 1));
      v_9736 <- eval (eq v_9731 v_9735);
      v_9737 <- eval (notBool_ v_9736);
      v_9738 <- eval (bit_and v_9734 v_9737);
      v_9739 <- eval (mux v_9738 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9740 <- eval (add v_9679 (expression.bv_nat 64 2));
      v_9741 <- eval (add v_9672 (expression.bv_nat 64 2));
      setRegister rsi v_9741;
      setRegister rdi v_9740;
      setRegister of v_9739;
      setRegister pf v_9726;
      setRegister zf v_9695;
      setRegister af v_9692;
      setRegister sf v_9687;
      setRegister cf v_9686;
      pure ()
    pat_end;
    pattern fun => do
      v_9750 <- getRegister df;
      v_9751 <- eval (eq v_9750 (expression.bv_nat 1 1));
      v_9752 <- eval (eq v_9751 bit_one);
      v_9753 <- getRegister rsi;
      v_9754 <- load v_9753 2;
      v_9755 <- eval (bitwidthMInt v_9754);
      v_9756 <- eval (mi v_9755 -1);
      v_9757 <- eval (bv_xor v_9754 v_9756);
      v_9758 <- eval (concat (expression.bv_nat 1 0) v_9757);
      v_9759 <- eval (add v_9758 (expression.bv_nat 17 1));
      v_9760 <- getRegister rdi;
      v_9761 <- load v_9760 2;
      v_9762 <- eval (concat (expression.bv_nat 1 0) v_9761);
      v_9763 <- eval (add v_9759 v_9762);
      v_9764 <- eval (extract v_9763 0 1);
      v_9765 <- eval (eq v_9764 (expression.bv_nat 1 1));
      v_9766 <- eval (notBool_ v_9765);
      v_9767 <- eval (mux v_9766 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9768 <- eval (extract v_9763 1 2);
      v_9769 <- eval (extract v_9754 11 12);
      v_9770 <- eval (extract v_9761 11 12);
      v_9771 <- eval (bv_xor v_9769 v_9770);
      v_9772 <- eval (extract v_9763 12 13);
      v_9773 <- eval (bv_xor v_9771 v_9772);
      v_9774 <- eval (extract v_9763 1 17);
      v_9775 <- eval (eq v_9774 (expression.bv_nat 16 0));
      v_9776 <- eval (mux v_9775 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9777 <- eval (extract v_9763 16 17);
      v_9778 <- eval (eq v_9777 (expression.bv_nat 1 1));
      v_9779 <- eval (extract v_9763 15 16);
      v_9780 <- eval (eq v_9779 (expression.bv_nat 1 1));
      v_9781 <- eval (eq v_9778 v_9780);
      v_9782 <- eval (notBool_ v_9781);
      v_9783 <- eval (extract v_9763 14 15);
      v_9784 <- eval (eq v_9783 (expression.bv_nat 1 1));
      v_9785 <- eval (eq v_9782 v_9784);
      v_9786 <- eval (notBool_ v_9785);
      v_9787 <- eval (extract v_9763 13 14);
      v_9788 <- eval (eq v_9787 (expression.bv_nat 1 1));
      v_9789 <- eval (eq v_9786 v_9788);
      v_9790 <- eval (notBool_ v_9789);
      v_9791 <- eval (eq v_9772 (expression.bv_nat 1 1));
      v_9792 <- eval (eq v_9790 v_9791);
      v_9793 <- eval (notBool_ v_9792);
      v_9794 <- eval (extract v_9763 11 12);
      v_9795 <- eval (eq v_9794 (expression.bv_nat 1 1));
      v_9796 <- eval (eq v_9793 v_9795);
      v_9797 <- eval (notBool_ v_9796);
      v_9798 <- eval (extract v_9763 10 11);
      v_9799 <- eval (eq v_9798 (expression.bv_nat 1 1));
      v_9800 <- eval (eq v_9797 v_9799);
      v_9801 <- eval (notBool_ v_9800);
      v_9802 <- eval (extract v_9763 9 10);
      v_9803 <- eval (eq v_9802 (expression.bv_nat 1 1));
      v_9804 <- eval (eq v_9801 v_9803);
      v_9805 <- eval (notBool_ v_9804);
      v_9806 <- eval (notBool_ v_9805);
      v_9807 <- eval (mux v_9806 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9808 <- eval (extract v_9754 0 1);
      v_9809 <- eval (bitwidthMInt v_9808);
      v_9810 <- eval (mi v_9809 -1);
      v_9811 <- eval (bv_xor v_9808 v_9810);
      v_9812 <- eval (eq v_9811 (expression.bv_nat 1 1));
      v_9813 <- eval (extract v_9761 0 1);
      v_9814 <- eval (eq v_9813 (expression.bv_nat 1 1));
      v_9815 <- eval (eq v_9812 v_9814);
      v_9816 <- eval (eq v_9768 (expression.bv_nat 1 1));
      v_9817 <- eval (eq v_9812 v_9816);
      v_9818 <- eval (notBool_ v_9817);
      v_9819 <- eval (bit_and v_9815 v_9818);
      v_9820 <- eval (mux v_9819 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9821 <- eval (sub v_9760 (expression.bv_nat 64 2));
      v_9822 <- eval (sub v_9753 (expression.bv_nat 64 2));
      setRegister rsi v_9822;
      setRegister rdi v_9821;
      setRegister of v_9820;
      setRegister pf v_9807;
      setRegister zf v_9776;
      setRegister af v_9773;
      setRegister sf v_9768;
      setRegister cf v_9767;
      pure ()
    pat_end;
    pattern fun (v_2472 : Mem) (v_2473 : Mem) => do
      v_9831 <- getRegister df;
      v_9832 <- eval (eq v_9831 (expression.bv_nat 1 0));
      v_9833 <- eval (eq v_9832 bit_one);
      v_9834 <- getRegister rsi;
      v_9835 <- load v_9834 2;
      v_9836 <- eval (bitwidthMInt v_9835);
      v_9837 <- eval (mi v_9836 -1);
      v_9838 <- eval (bv_xor v_9835 v_9837);
      v_9839 <- eval (concat (expression.bv_nat 1 0) v_9838);
      v_9840 <- eval (add v_9839 (expression.bv_nat 17 1));
      v_9841 <- getRegister rdi;
      v_9842 <- load v_9841 2;
      v_9843 <- eval (concat (expression.bv_nat 1 0) v_9842);
      v_9844 <- eval (add v_9840 v_9843);
      v_9845 <- eval (extract v_9844 0 1);
      v_9846 <- eval (eq v_9845 (expression.bv_nat 1 1));
      v_9847 <- eval (notBool_ v_9846);
      v_9848 <- eval (mux v_9847 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9849 <- eval (extract v_9844 1 2);
      v_9850 <- eval (extract v_9835 11 12);
      v_9851 <- eval (extract v_9842 11 12);
      v_9852 <- eval (bv_xor v_9850 v_9851);
      v_9853 <- eval (extract v_9844 12 13);
      v_9854 <- eval (bv_xor v_9852 v_9853);
      v_9855 <- eval (extract v_9844 1 17);
      v_9856 <- eval (eq v_9855 (expression.bv_nat 16 0));
      v_9857 <- eval (mux v_9856 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9858 <- eval (extract v_9844 16 17);
      v_9859 <- eval (eq v_9858 (expression.bv_nat 1 1));
      v_9860 <- eval (extract v_9844 15 16);
      v_9861 <- eval (eq v_9860 (expression.bv_nat 1 1));
      v_9862 <- eval (eq v_9859 v_9861);
      v_9863 <- eval (notBool_ v_9862);
      v_9864 <- eval (extract v_9844 14 15);
      v_9865 <- eval (eq v_9864 (expression.bv_nat 1 1));
      v_9866 <- eval (eq v_9863 v_9865);
      v_9867 <- eval (notBool_ v_9866);
      v_9868 <- eval (extract v_9844 13 14);
      v_9869 <- eval (eq v_9868 (expression.bv_nat 1 1));
      v_9870 <- eval (eq v_9867 v_9869);
      v_9871 <- eval (notBool_ v_9870);
      v_9872 <- eval (eq v_9853 (expression.bv_nat 1 1));
      v_9873 <- eval (eq v_9871 v_9872);
      v_9874 <- eval (notBool_ v_9873);
      v_9875 <- eval (extract v_9844 11 12);
      v_9876 <- eval (eq v_9875 (expression.bv_nat 1 1));
      v_9877 <- eval (eq v_9874 v_9876);
      v_9878 <- eval (notBool_ v_9877);
      v_9879 <- eval (extract v_9844 10 11);
      v_9880 <- eval (eq v_9879 (expression.bv_nat 1 1));
      v_9881 <- eval (eq v_9878 v_9880);
      v_9882 <- eval (notBool_ v_9881);
      v_9883 <- eval (extract v_9844 9 10);
      v_9884 <- eval (eq v_9883 (expression.bv_nat 1 1));
      v_9885 <- eval (eq v_9882 v_9884);
      v_9886 <- eval (notBool_ v_9885);
      v_9887 <- eval (notBool_ v_9886);
      v_9888 <- eval (mux v_9887 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9889 <- eval (extract v_9835 0 1);
      v_9890 <- eval (bitwidthMInt v_9889);
      v_9891 <- eval (mi v_9890 -1);
      v_9892 <- eval (bv_xor v_9889 v_9891);
      v_9893 <- eval (eq v_9892 (expression.bv_nat 1 1));
      v_9894 <- eval (extract v_9842 0 1);
      v_9895 <- eval (eq v_9894 (expression.bv_nat 1 1));
      v_9896 <- eval (eq v_9893 v_9895);
      v_9897 <- eval (eq v_9849 (expression.bv_nat 1 1));
      v_9898 <- eval (eq v_9893 v_9897);
      v_9899 <- eval (notBool_ v_9898);
      v_9900 <- eval (bit_and v_9896 v_9899);
      v_9901 <- eval (mux v_9900 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9902 <- eval (add v_9841 (expression.bv_nat 64 2));
      v_9903 <- eval (add v_9834 (expression.bv_nat 64 2));
      setRegister rsi v_9903;
      setRegister rdi v_9902;
      setRegister of v_9901;
      setRegister pf v_9888;
      setRegister zf v_9857;
      setRegister af v_9854;
      setRegister sf v_9849;
      setRegister cf v_9848;
      pure ()
    pat_end;
    pattern fun (v_2472 : Mem) (v_2473 : Mem) => do
      v_9912 <- getRegister df;
      v_9913 <- eval (eq v_9912 (expression.bv_nat 1 1));
      v_9914 <- eval (eq v_9913 bit_one);
      v_9915 <- getRegister rsi;
      v_9916 <- load v_9915 2;
      v_9917 <- eval (bitwidthMInt v_9916);
      v_9918 <- eval (mi v_9917 -1);
      v_9919 <- eval (bv_xor v_9916 v_9918);
      v_9920 <- eval (concat (expression.bv_nat 1 0) v_9919);
      v_9921 <- eval (add v_9920 (expression.bv_nat 17 1));
      v_9922 <- getRegister rdi;
      v_9923 <- load v_9922 2;
      v_9924 <- eval (concat (expression.bv_nat 1 0) v_9923);
      v_9925 <- eval (add v_9921 v_9924);
      v_9926 <- eval (extract v_9925 0 1);
      v_9927 <- eval (eq v_9926 (expression.bv_nat 1 1));
      v_9928 <- eval (notBool_ v_9927);
      v_9929 <- eval (mux v_9928 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9930 <- eval (extract v_9925 1 2);
      v_9931 <- eval (extract v_9916 11 12);
      v_9932 <- eval (extract v_9923 11 12);
      v_9933 <- eval (bv_xor v_9931 v_9932);
      v_9934 <- eval (extract v_9925 12 13);
      v_9935 <- eval (bv_xor v_9933 v_9934);
      v_9936 <- eval (extract v_9925 1 17);
      v_9937 <- eval (eq v_9936 (expression.bv_nat 16 0));
      v_9938 <- eval (mux v_9937 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9939 <- eval (extract v_9925 16 17);
      v_9940 <- eval (eq v_9939 (expression.bv_nat 1 1));
      v_9941 <- eval (extract v_9925 15 16);
      v_9942 <- eval (eq v_9941 (expression.bv_nat 1 1));
      v_9943 <- eval (eq v_9940 v_9942);
      v_9944 <- eval (notBool_ v_9943);
      v_9945 <- eval (extract v_9925 14 15);
      v_9946 <- eval (eq v_9945 (expression.bv_nat 1 1));
      v_9947 <- eval (eq v_9944 v_9946);
      v_9948 <- eval (notBool_ v_9947);
      v_9949 <- eval (extract v_9925 13 14);
      v_9950 <- eval (eq v_9949 (expression.bv_nat 1 1));
      v_9951 <- eval (eq v_9948 v_9950);
      v_9952 <- eval (notBool_ v_9951);
      v_9953 <- eval (eq v_9934 (expression.bv_nat 1 1));
      v_9954 <- eval (eq v_9952 v_9953);
      v_9955 <- eval (notBool_ v_9954);
      v_9956 <- eval (extract v_9925 11 12);
      v_9957 <- eval (eq v_9956 (expression.bv_nat 1 1));
      v_9958 <- eval (eq v_9955 v_9957);
      v_9959 <- eval (notBool_ v_9958);
      v_9960 <- eval (extract v_9925 10 11);
      v_9961 <- eval (eq v_9960 (expression.bv_nat 1 1));
      v_9962 <- eval (eq v_9959 v_9961);
      v_9963 <- eval (notBool_ v_9962);
      v_9964 <- eval (extract v_9925 9 10);
      v_9965 <- eval (eq v_9964 (expression.bv_nat 1 1));
      v_9966 <- eval (eq v_9963 v_9965);
      v_9967 <- eval (notBool_ v_9966);
      v_9968 <- eval (notBool_ v_9967);
      v_9969 <- eval (mux v_9968 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9970 <- eval (extract v_9916 0 1);
      v_9971 <- eval (bitwidthMInt v_9970);
      v_9972 <- eval (mi v_9971 -1);
      v_9973 <- eval (bv_xor v_9970 v_9972);
      v_9974 <- eval (eq v_9973 (expression.bv_nat 1 1));
      v_9975 <- eval (extract v_9923 0 1);
      v_9976 <- eval (eq v_9975 (expression.bv_nat 1 1));
      v_9977 <- eval (eq v_9974 v_9976);
      v_9978 <- eval (eq v_9930 (expression.bv_nat 1 1));
      v_9979 <- eval (eq v_9974 v_9978);
      v_9980 <- eval (notBool_ v_9979);
      v_9981 <- eval (bit_and v_9977 v_9980);
      v_9982 <- eval (mux v_9981 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9983 <- eval (sub v_9922 (expression.bv_nat 64 2));
      v_9984 <- eval (sub v_9915 (expression.bv_nat 64 2));
      setRegister rsi v_9984;
      setRegister rdi v_9983;
      setRegister of v_9982;
      setRegister pf v_9969;
      setRegister zf v_9938;
      setRegister af v_9935;
      setRegister sf v_9930;
      setRegister cf v_9929;
      pure ()
    pat_end
def cmpw1 : instruction :=
  definst "cmpw" $ do
    pattern fun (v_2476 : imm int) ax => do
      v_4439 <- eval (handleImmediateWithSignExtend v_2476 16 16);
      v_4440 <- eval (bitwidthMInt v_4439);
      v_4441 <- eval (mi v_4440 -1);
      v_4442 <- eval (bv_xor v_4439 v_4441);
      v_4443 <- eval (concat (expression.bv_nat 1 0) v_4442);
      v_4444 <- eval (add v_4443 (expression.bv_nat 17 1));
      v_4445 <- getRegister rax;
      v_4446 <- eval (extract v_4445 48 64);
      v_4447 <- eval (concat (expression.bv_nat 1 0) v_4446);
      v_4448 <- eval (add v_4444 v_4447);
      v_4449 <- eval (extract v_4448 0 1);
      v_4450 <- eval (eq v_4449 (expression.bv_nat 1 1));
      v_4451 <- eval (notBool_ v_4450);
      v_4452 <- eval (mux v_4451 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4453 <- eval (extract v_4448 1 2);
      v_4454 <- eval (extract v_4448 1 17);
      v_4455 <- eval (eq v_4454 (expression.bv_nat 16 0));
      v_4456 <- eval (mux v_4455 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4457 <- eval (extract v_4439 11 12);
      v_4458 <- eval (extract v_4445 59 60);
      v_4459 <- eval (bv_xor v_4457 v_4458);
      v_4460 <- eval (extract v_4448 12 13);
      v_4461 <- eval (bv_xor v_4459 v_4460);
      v_4462 <- eval (extract v_4448 16 17);
      v_4463 <- eval (eq v_4462 (expression.bv_nat 1 1));
      v_4464 <- eval (extract v_4448 15 16);
      v_4465 <- eval (eq v_4464 (expression.bv_nat 1 1));
      v_4466 <- eval (eq v_4463 v_4465);
      v_4467 <- eval (notBool_ v_4466);
      v_4468 <- eval (extract v_4448 14 15);
      v_4469 <- eval (eq v_4468 (expression.bv_nat 1 1));
      v_4470 <- eval (eq v_4467 v_4469);
      v_4471 <- eval (notBool_ v_4470);
      v_4472 <- eval (extract v_4448 13 14);
      v_4473 <- eval (eq v_4472 (expression.bv_nat 1 1));
      v_4474 <- eval (eq v_4471 v_4473);
      v_4475 <- eval (notBool_ v_4474);
      v_4476 <- eval (eq v_4460 (expression.bv_nat 1 1));
      v_4477 <- eval (eq v_4475 v_4476);
      v_4478 <- eval (notBool_ v_4477);
      v_4479 <- eval (extract v_4448 11 12);
      v_4480 <- eval (eq v_4479 (expression.bv_nat 1 1));
      v_4481 <- eval (eq v_4478 v_4480);
      v_4482 <- eval (notBool_ v_4481);
      v_4483 <- eval (extract v_4448 10 11);
      v_4484 <- eval (eq v_4483 (expression.bv_nat 1 1));
      v_4485 <- eval (eq v_4482 v_4484);
      v_4486 <- eval (notBool_ v_4485);
      v_4487 <- eval (extract v_4448 9 10);
      v_4488 <- eval (eq v_4487 (expression.bv_nat 1 1));
      v_4489 <- eval (eq v_4486 v_4488);
      v_4490 <- eval (notBool_ v_4489);
      v_4491 <- eval (notBool_ v_4490);
      v_4492 <- eval (mux v_4491 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4493 <- eval (extract v_4439 0 1);
      v_4494 <- eval (bitwidthMInt v_4493);
      v_4495 <- eval (mi v_4494 -1);
      v_4496 <- eval (bv_xor v_4493 v_4495);
      v_4497 <- eval (eq v_4496 (expression.bv_nat 1 1));
      v_4498 <- eval (extract v_4445 48 49);
      v_4499 <- eval (eq v_4498 (expression.bv_nat 1 1));
      v_4500 <- eval (eq v_4497 v_4499);
      v_4501 <- eval (eq v_4453 (expression.bv_nat 1 1));
      v_4502 <- eval (eq v_4497 v_4501);
      v_4503 <- eval (notBool_ v_4502);
      v_4504 <- eval (bit_and v_4500 v_4503);
      v_4505 <- eval (mux v_4504 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4505;
      setRegister pf v_4492;
      setRegister af v_4461;
      setRegister zf v_4456;
      setRegister sf v_4453;
      setRegister cf v_4452;
      pure ()
    pat_end;
    pattern fun (v_2492 : imm int) (v_2494 : reg (bv 16)) => do
      v_4524 <- eval (handleImmediateWithSignExtend v_2492 16 16);
      v_4525 <- eval (bitwidthMInt v_4524);
      v_4526 <- eval (mi v_4525 -1);
      v_4527 <- eval (bv_xor v_4524 v_4526);
      v_4528 <- eval (concat (expression.bv_nat 1 0) v_4527);
      v_4529 <- eval (add v_4528 (expression.bv_nat 17 1));
      v_4530 <- getRegister v_2494;
      v_4531 <- eval (concat (expression.bv_nat 1 0) v_4530);
      v_4532 <- eval (add v_4529 v_4531);
      v_4533 <- eval (extract v_4532 0 1);
      v_4534 <- eval (eq v_4533 (expression.bv_nat 1 1));
      v_4535 <- eval (notBool_ v_4534);
      v_4536 <- eval (mux v_4535 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4537 <- eval (extract v_4532 1 2);
      v_4538 <- eval (extract v_4532 1 17);
      v_4539 <- eval (eq v_4538 (expression.bv_nat 16 0));
      v_4540 <- eval (mux v_4539 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4541 <- eval (extract v_4524 11 12);
      v_4542 <- eval (extract v_4530 11 12);
      v_4543 <- eval (bv_xor v_4541 v_4542);
      v_4544 <- eval (extract v_4532 12 13);
      v_4545 <- eval (bv_xor v_4543 v_4544);
      v_4546 <- eval (extract v_4532 16 17);
      v_4547 <- eval (eq v_4546 (expression.bv_nat 1 1));
      v_4548 <- eval (extract v_4532 15 16);
      v_4549 <- eval (eq v_4548 (expression.bv_nat 1 1));
      v_4550 <- eval (eq v_4547 v_4549);
      v_4551 <- eval (notBool_ v_4550);
      v_4552 <- eval (extract v_4532 14 15);
      v_4553 <- eval (eq v_4552 (expression.bv_nat 1 1));
      v_4554 <- eval (eq v_4551 v_4553);
      v_4555 <- eval (notBool_ v_4554);
      v_4556 <- eval (extract v_4532 13 14);
      v_4557 <- eval (eq v_4556 (expression.bv_nat 1 1));
      v_4558 <- eval (eq v_4555 v_4557);
      v_4559 <- eval (notBool_ v_4558);
      v_4560 <- eval (eq v_4544 (expression.bv_nat 1 1));
      v_4561 <- eval (eq v_4559 v_4560);
      v_4562 <- eval (notBool_ v_4561);
      v_4563 <- eval (extract v_4532 11 12);
      v_4564 <- eval (eq v_4563 (expression.bv_nat 1 1));
      v_4565 <- eval (eq v_4562 v_4564);
      v_4566 <- eval (notBool_ v_4565);
      v_4567 <- eval (extract v_4532 10 11);
      v_4568 <- eval (eq v_4567 (expression.bv_nat 1 1));
      v_4569 <- eval (eq v_4566 v_4568);
      v_4570 <- eval (notBool_ v_4569);
      v_4571 <- eval (extract v_4532 9 10);
      v_4572 <- eval (eq v_4571 (expression.bv_nat 1 1));
      v_4573 <- eval (eq v_4570 v_4572);
      v_4574 <- eval (notBool_ v_4573);
      v_4575 <- eval (notBool_ v_4574);
      v_4576 <- eval (mux v_4575 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4577 <- eval (extract v_4524 0 1);
      v_4578 <- eval (bitwidthMInt v_4577);
      v_4579 <- eval (mi v_4578 -1);
      v_4580 <- eval (bv_xor v_4577 v_4579);
      v_4581 <- eval (eq v_4580 (expression.bv_nat 1 1));
      v_4582 <- eval (extract v_4530 0 1);
      v_4583 <- eval (eq v_4582 (expression.bv_nat 1 1));
      v_4584 <- eval (eq v_4581 v_4583);
      v_4585 <- eval (eq v_4537 (expression.bv_nat 1 1));
      v_4586 <- eval (eq v_4581 v_4585);
      v_4587 <- eval (notBool_ v_4586);
      v_4588 <- eval (bit_and v_4584 v_4587);
      v_4589 <- eval (mux v_4588 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4589;
      setRegister pf v_4576;
      setRegister af v_4545;
      setRegister zf v_4540;
      setRegister sf v_4537;
      setRegister cf v_4536;
      pure ()
    pat_end;
    pattern fun (v_2497 : imm int) (v_2499 : reg (bv 16)) => do
      v_4596 <- eval (handleImmediateWithSignExtend v_2497 8 8);
      v_4597 <- eval (svalueMInt v_4596);
      v_4598 <- eval (mi 16 v_4597);
      v_4599 <- eval (bitwidthMInt v_4598);
      v_4600 <- eval (mi v_4599 -1);
      v_4601 <- eval (bv_xor v_4598 v_4600);
      v_4602 <- eval (concat (expression.bv_nat 1 0) v_4601);
      v_4603 <- eval (add v_4602 (expression.bv_nat 17 1));
      v_4604 <- getRegister v_2499;
      v_4605 <- eval (concat (expression.bv_nat 1 0) v_4604);
      v_4606 <- eval (add v_4603 v_4605);
      v_4607 <- eval (extract v_4606 0 1);
      v_4608 <- eval (eq v_4607 (expression.bv_nat 1 1));
      v_4609 <- eval (notBool_ v_4608);
      v_4610 <- eval (mux v_4609 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4611 <- eval (extract v_4606 1 2);
      v_4612 <- eval (extract v_4606 1 17);
      v_4613 <- eval (eq v_4612 (expression.bv_nat 16 0));
      v_4614 <- eval (mux v_4613 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4615 <- eval (extract v_4596 3 4);
      v_4616 <- eval (extract v_4604 11 12);
      v_4617 <- eval (bv_xor v_4615 v_4616);
      v_4618 <- eval (extract v_4606 12 13);
      v_4619 <- eval (bv_xor v_4617 v_4618);
      v_4620 <- eval (extract v_4606 16 17);
      v_4621 <- eval (eq v_4620 (expression.bv_nat 1 1));
      v_4622 <- eval (extract v_4606 15 16);
      v_4623 <- eval (eq v_4622 (expression.bv_nat 1 1));
      v_4624 <- eval (eq v_4621 v_4623);
      v_4625 <- eval (notBool_ v_4624);
      v_4626 <- eval (extract v_4606 14 15);
      v_4627 <- eval (eq v_4626 (expression.bv_nat 1 1));
      v_4628 <- eval (eq v_4625 v_4627);
      v_4629 <- eval (notBool_ v_4628);
      v_4630 <- eval (extract v_4606 13 14);
      v_4631 <- eval (eq v_4630 (expression.bv_nat 1 1));
      v_4632 <- eval (eq v_4629 v_4631);
      v_4633 <- eval (notBool_ v_4632);
      v_4634 <- eval (eq v_4618 (expression.bv_nat 1 1));
      v_4635 <- eval (eq v_4633 v_4634);
      v_4636 <- eval (notBool_ v_4635);
      v_4637 <- eval (extract v_4606 11 12);
      v_4638 <- eval (eq v_4637 (expression.bv_nat 1 1));
      v_4639 <- eval (eq v_4636 v_4638);
      v_4640 <- eval (notBool_ v_4639);
      v_4641 <- eval (extract v_4606 10 11);
      v_4642 <- eval (eq v_4641 (expression.bv_nat 1 1));
      v_4643 <- eval (eq v_4640 v_4642);
      v_4644 <- eval (notBool_ v_4643);
      v_4645 <- eval (extract v_4606 9 10);
      v_4646 <- eval (eq v_4645 (expression.bv_nat 1 1));
      v_4647 <- eval (eq v_4644 v_4646);
      v_4648 <- eval (notBool_ v_4647);
      v_4649 <- eval (notBool_ v_4648);
      v_4650 <- eval (mux v_4649 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4651 <- eval (extract v_4598 0 1);
      v_4652 <- eval (bitwidthMInt v_4651);
      v_4653 <- eval (mi v_4652 -1);
      v_4654 <- eval (bv_xor v_4651 v_4653);
      v_4655 <- eval (eq v_4654 (expression.bv_nat 1 1));
      v_4656 <- eval (extract v_4604 0 1);
      v_4657 <- eval (eq v_4656 (expression.bv_nat 1 1));
      v_4658 <- eval (eq v_4655 v_4657);
      v_4659 <- eval (eq v_4611 (expression.bv_nat 1 1));
      v_4660 <- eval (eq v_4655 v_4659);
      v_4661 <- eval (notBool_ v_4660);
      v_4662 <- eval (bit_and v_4658 v_4661);
      v_4663 <- eval (mux v_4662 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4663;
      setRegister pf v_4650;
      setRegister af v_4619;
      setRegister zf v_4614;
      setRegister sf v_4611;
      setRegister cf v_4610;
      pure ()
    pat_end;
    pattern fun (v_2507 : reg (bv 16)) (v_2508 : reg (bv 16)) => do
      v_4674 <- getRegister v_2507;
      v_4675 <- eval (bitwidthMInt v_4674);
      v_4676 <- eval (mi v_4675 -1);
      v_4677 <- eval (bv_xor v_4674 v_4676);
      v_4678 <- eval (concat (expression.bv_nat 1 0) v_4677);
      v_4679 <- eval (add v_4678 (expression.bv_nat 17 1));
      v_4680 <- getRegister v_2508;
      v_4681 <- eval (concat (expression.bv_nat 1 0) v_4680);
      v_4682 <- eval (add v_4679 v_4681);
      v_4683 <- eval (extract v_4682 0 1);
      v_4684 <- eval (eq v_4683 (expression.bv_nat 1 1));
      v_4685 <- eval (notBool_ v_4684);
      v_4686 <- eval (mux v_4685 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4687 <- eval (extract v_4682 1 2);
      v_4688 <- eval (extract v_4682 1 17);
      v_4689 <- eval (eq v_4688 (expression.bv_nat 16 0));
      v_4690 <- eval (mux v_4689 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4691 <- eval (extract v_4674 11 12);
      v_4692 <- eval (extract v_4680 11 12);
      v_4693 <- eval (bv_xor v_4691 v_4692);
      v_4694 <- eval (extract v_4682 12 13);
      v_4695 <- eval (bv_xor v_4693 v_4694);
      v_4696 <- eval (extract v_4682 16 17);
      v_4697 <- eval (eq v_4696 (expression.bv_nat 1 1));
      v_4698 <- eval (extract v_4682 15 16);
      v_4699 <- eval (eq v_4698 (expression.bv_nat 1 1));
      v_4700 <- eval (eq v_4697 v_4699);
      v_4701 <- eval (notBool_ v_4700);
      v_4702 <- eval (extract v_4682 14 15);
      v_4703 <- eval (eq v_4702 (expression.bv_nat 1 1));
      v_4704 <- eval (eq v_4701 v_4703);
      v_4705 <- eval (notBool_ v_4704);
      v_4706 <- eval (extract v_4682 13 14);
      v_4707 <- eval (eq v_4706 (expression.bv_nat 1 1));
      v_4708 <- eval (eq v_4705 v_4707);
      v_4709 <- eval (notBool_ v_4708);
      v_4710 <- eval (eq v_4694 (expression.bv_nat 1 1));
      v_4711 <- eval (eq v_4709 v_4710);
      v_4712 <- eval (notBool_ v_4711);
      v_4713 <- eval (extract v_4682 11 12);
      v_4714 <- eval (eq v_4713 (expression.bv_nat 1 1));
      v_4715 <- eval (eq v_4712 v_4714);
      v_4716 <- eval (notBool_ v_4715);
      v_4717 <- eval (extract v_4682 10 11);
      v_4718 <- eval (eq v_4717 (expression.bv_nat 1 1));
      v_4719 <- eval (eq v_4716 v_4718);
      v_4720 <- eval (notBool_ v_4719);
      v_4721 <- eval (extract v_4682 9 10);
      v_4722 <- eval (eq v_4721 (expression.bv_nat 1 1));
      v_4723 <- eval (eq v_4720 v_4722);
      v_4724 <- eval (notBool_ v_4723);
      v_4725 <- eval (notBool_ v_4724);
      v_4726 <- eval (mux v_4725 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4727 <- eval (extract v_4674 0 1);
      v_4728 <- eval (bitwidthMInt v_4727);
      v_4729 <- eval (mi v_4728 -1);
      v_4730 <- eval (bv_xor v_4727 v_4729);
      v_4731 <- eval (eq v_4730 (expression.bv_nat 1 1));
      v_4732 <- eval (extract v_4680 0 1);
      v_4733 <- eval (eq v_4732 (expression.bv_nat 1 1));
      v_4734 <- eval (eq v_4731 v_4733);
      v_4735 <- eval (eq v_4687 (expression.bv_nat 1 1));
      v_4736 <- eval (eq v_4731 v_4735);
      v_4737 <- eval (notBool_ v_4736);
      v_4738 <- eval (bit_and v_4734 v_4737);
      v_4739 <- eval (mux v_4738 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4739;
      setRegister pf v_4726;
      setRegister af v_4695;
      setRegister zf v_4690;
      setRegister sf v_4687;
      setRegister cf v_4686;
      pure ()
    pat_end;
    pattern fun (v_2481 : imm int) (v_2480 : Mem) => do
      v_11096 <- eval (handleImmediateWithSignExtend v_2481 16 16);
      v_11097 <- eval (bitwidthMInt v_11096);
      v_11098 <- eval (mi v_11097 -1);
      v_11099 <- eval (bv_xor v_11096 v_11098);
      v_11100 <- eval (concat (expression.bv_nat 1 0) v_11099);
      v_11101 <- eval (add v_11100 (expression.bv_nat 17 1));
      v_11102 <- evaluateAddress v_2480;
      v_11103 <- load v_11102 2;
      v_11104 <- eval (concat (expression.bv_nat 1 0) v_11103);
      v_11105 <- eval (add v_11101 v_11104);
      v_11106 <- eval (extract v_11105 0 1);
      v_11107 <- eval (eq v_11106 (expression.bv_nat 1 1));
      v_11108 <- eval (notBool_ v_11107);
      v_11109 <- eval (mux v_11108 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11110 <- eval (extract v_11105 1 2);
      v_11111 <- eval (extract v_11105 1 17);
      v_11112 <- eval (eq v_11111 (expression.bv_nat 16 0));
      v_11113 <- eval (mux v_11112 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11114 <- eval (extract v_11096 11 12);
      v_11115 <- eval (extract v_11103 11 12);
      v_11116 <- eval (bv_xor v_11114 v_11115);
      v_11117 <- eval (extract v_11105 12 13);
      v_11118 <- eval (bv_xor v_11116 v_11117);
      v_11119 <- eval (extract v_11105 16 17);
      v_11120 <- eval (eq v_11119 (expression.bv_nat 1 1));
      v_11121 <- eval (extract v_11105 15 16);
      v_11122 <- eval (eq v_11121 (expression.bv_nat 1 1));
      v_11123 <- eval (eq v_11120 v_11122);
      v_11124 <- eval (notBool_ v_11123);
      v_11125 <- eval (extract v_11105 14 15);
      v_11126 <- eval (eq v_11125 (expression.bv_nat 1 1));
      v_11127 <- eval (eq v_11124 v_11126);
      v_11128 <- eval (notBool_ v_11127);
      v_11129 <- eval (extract v_11105 13 14);
      v_11130 <- eval (eq v_11129 (expression.bv_nat 1 1));
      v_11131 <- eval (eq v_11128 v_11130);
      v_11132 <- eval (notBool_ v_11131);
      v_11133 <- eval (eq v_11117 (expression.bv_nat 1 1));
      v_11134 <- eval (eq v_11132 v_11133);
      v_11135 <- eval (notBool_ v_11134);
      v_11136 <- eval (extract v_11105 11 12);
      v_11137 <- eval (eq v_11136 (expression.bv_nat 1 1));
      v_11138 <- eval (eq v_11135 v_11137);
      v_11139 <- eval (notBool_ v_11138);
      v_11140 <- eval (extract v_11105 10 11);
      v_11141 <- eval (eq v_11140 (expression.bv_nat 1 1));
      v_11142 <- eval (eq v_11139 v_11141);
      v_11143 <- eval (notBool_ v_11142);
      v_11144 <- eval (extract v_11105 9 10);
      v_11145 <- eval (eq v_11144 (expression.bv_nat 1 1));
      v_11146 <- eval (eq v_11143 v_11145);
      v_11147 <- eval (notBool_ v_11146);
      v_11148 <- eval (notBool_ v_11147);
      v_11149 <- eval (mux v_11148 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11150 <- eval (extract v_11096 0 1);
      v_11151 <- eval (bitwidthMInt v_11150);
      v_11152 <- eval (mi v_11151 -1);
      v_11153 <- eval (bv_xor v_11150 v_11152);
      v_11154 <- eval (eq v_11153 (expression.bv_nat 1 1));
      v_11155 <- eval (extract v_11103 0 1);
      v_11156 <- eval (eq v_11155 (expression.bv_nat 1 1));
      v_11157 <- eval (eq v_11154 v_11156);
      v_11158 <- eval (eq v_11110 (expression.bv_nat 1 1));
      v_11159 <- eval (eq v_11154 v_11158);
      v_11160 <- eval (notBool_ v_11159);
      v_11161 <- eval (bit_and v_11157 v_11160);
      v_11162 <- eval (mux v_11161 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_11162;
      setRegister pf v_11149;
      setRegister af v_11118;
      setRegister zf v_11113;
      setRegister sf v_11110;
      setRegister cf v_11109;
      pure ()
    pat_end;
    pattern fun (v_2481 : imm int) (v_2480 : Mem) => do
      v_11169 <- eval (handleImmediateWithSignExtend v_2481 8 8);
      v_11170 <- eval (svalueMInt v_11169);
      v_11171 <- eval (mi 16 v_11170);
      v_11172 <- eval (bitwidthMInt v_11171);
      v_11173 <- eval (mi v_11172 -1);
      v_11174 <- eval (bv_xor v_11171 v_11173);
      v_11175 <- eval (concat (expression.bv_nat 1 0) v_11174);
      v_11176 <- eval (add v_11175 (expression.bv_nat 17 1));
      v_11177 <- evaluateAddress v_2480;
      v_11178 <- load v_11177 2;
      v_11179 <- eval (concat (expression.bv_nat 1 0) v_11178);
      v_11180 <- eval (add v_11176 v_11179);
      v_11181 <- eval (extract v_11180 0 1);
      v_11182 <- eval (eq v_11181 (expression.bv_nat 1 1));
      v_11183 <- eval (notBool_ v_11182);
      v_11184 <- eval (mux v_11183 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11185 <- eval (extract v_11180 1 2);
      v_11186 <- eval (extract v_11180 1 17);
      v_11187 <- eval (eq v_11186 (expression.bv_nat 16 0));
      v_11188 <- eval (mux v_11187 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11189 <- eval (extract v_11169 3 4);
      v_11190 <- eval (extract v_11178 11 12);
      v_11191 <- eval (bv_xor v_11189 v_11190);
      v_11192 <- eval (extract v_11180 12 13);
      v_11193 <- eval (bv_xor v_11191 v_11192);
      v_11194 <- eval (extract v_11180 16 17);
      v_11195 <- eval (eq v_11194 (expression.bv_nat 1 1));
      v_11196 <- eval (extract v_11180 15 16);
      v_11197 <- eval (eq v_11196 (expression.bv_nat 1 1));
      v_11198 <- eval (eq v_11195 v_11197);
      v_11199 <- eval (notBool_ v_11198);
      v_11200 <- eval (extract v_11180 14 15);
      v_11201 <- eval (eq v_11200 (expression.bv_nat 1 1));
      v_11202 <- eval (eq v_11199 v_11201);
      v_11203 <- eval (notBool_ v_11202);
      v_11204 <- eval (extract v_11180 13 14);
      v_11205 <- eval (eq v_11204 (expression.bv_nat 1 1));
      v_11206 <- eval (eq v_11203 v_11205);
      v_11207 <- eval (notBool_ v_11206);
      v_11208 <- eval (eq v_11192 (expression.bv_nat 1 1));
      v_11209 <- eval (eq v_11207 v_11208);
      v_11210 <- eval (notBool_ v_11209);
      v_11211 <- eval (extract v_11180 11 12);
      v_11212 <- eval (eq v_11211 (expression.bv_nat 1 1));
      v_11213 <- eval (eq v_11210 v_11212);
      v_11214 <- eval (notBool_ v_11213);
      v_11215 <- eval (extract v_11180 10 11);
      v_11216 <- eval (eq v_11215 (expression.bv_nat 1 1));
      v_11217 <- eval (eq v_11214 v_11216);
      v_11218 <- eval (notBool_ v_11217);
      v_11219 <- eval (extract v_11180 9 10);
      v_11220 <- eval (eq v_11219 (expression.bv_nat 1 1));
      v_11221 <- eval (eq v_11218 v_11220);
      v_11222 <- eval (notBool_ v_11221);
      v_11223 <- eval (notBool_ v_11222);
      v_11224 <- eval (mux v_11223 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11225 <- eval (extract v_11171 0 1);
      v_11226 <- eval (bitwidthMInt v_11225);
      v_11227 <- eval (mi v_11226 -1);
      v_11228 <- eval (bv_xor v_11225 v_11227);
      v_11229 <- eval (eq v_11228 (expression.bv_nat 1 1));
      v_11230 <- eval (extract v_11178 0 1);
      v_11231 <- eval (eq v_11230 (expression.bv_nat 1 1));
      v_11232 <- eval (eq v_11229 v_11231);
      v_11233 <- eval (eq v_11185 (expression.bv_nat 1 1));
      v_11234 <- eval (eq v_11229 v_11233);
      v_11235 <- eval (notBool_ v_11234);
      v_11236 <- eval (bit_and v_11232 v_11235);
      v_11237 <- eval (mux v_11236 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_11237;
      setRegister pf v_11224;
      setRegister af v_11193;
      setRegister zf v_11188;
      setRegister sf v_11185;
      setRegister cf v_11184;
      pure ()
    pat_end;
    pattern fun (v_2484 : imm int) (v_2485 : Mem) => do
      v_11244 <- eval (handleImmediateWithSignExtend v_2484 16 16);
      v_11245 <- eval (bitwidthMInt v_11244);
      v_11246 <- eval (mi v_11245 -1);
      v_11247 <- eval (bv_xor v_11244 v_11246);
      v_11248 <- eval (concat (expression.bv_nat 1 0) v_11247);
      v_11249 <- eval (add v_11248 (expression.bv_nat 17 1));
      v_11250 <- evaluateAddress v_2485;
      v_11251 <- load v_11250 2;
      v_11252 <- eval (concat (expression.bv_nat 1 0) v_11251);
      v_11253 <- eval (add v_11249 v_11252);
      v_11254 <- eval (extract v_11253 0 1);
      v_11255 <- eval (eq v_11254 (expression.bv_nat 1 1));
      v_11256 <- eval (notBool_ v_11255);
      v_11257 <- eval (mux v_11256 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11258 <- eval (extract v_11253 1 2);
      v_11259 <- eval (extract v_11253 1 17);
      v_11260 <- eval (eq v_11259 (expression.bv_nat 16 0));
      v_11261 <- eval (mux v_11260 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11262 <- eval (extract v_11244 11 12);
      v_11263 <- eval (extract v_11251 11 12);
      v_11264 <- eval (bv_xor v_11262 v_11263);
      v_11265 <- eval (extract v_11253 12 13);
      v_11266 <- eval (bv_xor v_11264 v_11265);
      v_11267 <- eval (extract v_11253 16 17);
      v_11268 <- eval (eq v_11267 (expression.bv_nat 1 1));
      v_11269 <- eval (extract v_11253 15 16);
      v_11270 <- eval (eq v_11269 (expression.bv_nat 1 1));
      v_11271 <- eval (eq v_11268 v_11270);
      v_11272 <- eval (notBool_ v_11271);
      v_11273 <- eval (extract v_11253 14 15);
      v_11274 <- eval (eq v_11273 (expression.bv_nat 1 1));
      v_11275 <- eval (eq v_11272 v_11274);
      v_11276 <- eval (notBool_ v_11275);
      v_11277 <- eval (extract v_11253 13 14);
      v_11278 <- eval (eq v_11277 (expression.bv_nat 1 1));
      v_11279 <- eval (eq v_11276 v_11278);
      v_11280 <- eval (notBool_ v_11279);
      v_11281 <- eval (eq v_11265 (expression.bv_nat 1 1));
      v_11282 <- eval (eq v_11280 v_11281);
      v_11283 <- eval (notBool_ v_11282);
      v_11284 <- eval (extract v_11253 11 12);
      v_11285 <- eval (eq v_11284 (expression.bv_nat 1 1));
      v_11286 <- eval (eq v_11283 v_11285);
      v_11287 <- eval (notBool_ v_11286);
      v_11288 <- eval (extract v_11253 10 11);
      v_11289 <- eval (eq v_11288 (expression.bv_nat 1 1));
      v_11290 <- eval (eq v_11287 v_11289);
      v_11291 <- eval (notBool_ v_11290);
      v_11292 <- eval (extract v_11253 9 10);
      v_11293 <- eval (eq v_11292 (expression.bv_nat 1 1));
      v_11294 <- eval (eq v_11291 v_11293);
      v_11295 <- eval (notBool_ v_11294);
      v_11296 <- eval (notBool_ v_11295);
      v_11297 <- eval (mux v_11296 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11298 <- eval (extract v_11244 0 1);
      v_11299 <- eval (bitwidthMInt v_11298);
      v_11300 <- eval (mi v_11299 -1);
      v_11301 <- eval (bv_xor v_11298 v_11300);
      v_11302 <- eval (eq v_11301 (expression.bv_nat 1 1));
      v_11303 <- eval (extract v_11251 0 1);
      v_11304 <- eval (eq v_11303 (expression.bv_nat 1 1));
      v_11305 <- eval (eq v_11302 v_11304);
      v_11306 <- eval (eq v_11258 (expression.bv_nat 1 1));
      v_11307 <- eval (eq v_11302 v_11306);
      v_11308 <- eval (notBool_ v_11307);
      v_11309 <- eval (bit_and v_11305 v_11308);
      v_11310 <- eval (mux v_11309 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_11310;
      setRegister pf v_11297;
      setRegister af v_11266;
      setRegister zf v_11261;
      setRegister sf v_11258;
      setRegister cf v_11257;
      pure ()
    pat_end;
    pattern fun (v_2484 : imm int) (v_2485 : Mem) => do
      v_11317 <- eval (handleImmediateWithSignExtend v_2484 8 8);
      v_11318 <- eval (svalueMInt v_11317);
      v_11319 <- eval (mi 16 v_11318);
      v_11320 <- eval (bitwidthMInt v_11319);
      v_11321 <- eval (mi v_11320 -1);
      v_11322 <- eval (bv_xor v_11319 v_11321);
      v_11323 <- eval (concat (expression.bv_nat 1 0) v_11322);
      v_11324 <- eval (add v_11323 (expression.bv_nat 17 1));
      v_11325 <- evaluateAddress v_2485;
      v_11326 <- load v_11325 2;
      v_11327 <- eval (concat (expression.bv_nat 1 0) v_11326);
      v_11328 <- eval (add v_11324 v_11327);
      v_11329 <- eval (extract v_11328 0 1);
      v_11330 <- eval (eq v_11329 (expression.bv_nat 1 1));
      v_11331 <- eval (notBool_ v_11330);
      v_11332 <- eval (mux v_11331 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11333 <- eval (extract v_11328 1 2);
      v_11334 <- eval (extract v_11328 1 17);
      v_11335 <- eval (eq v_11334 (expression.bv_nat 16 0));
      v_11336 <- eval (mux v_11335 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11337 <- eval (extract v_11317 3 4);
      v_11338 <- eval (extract v_11326 11 12);
      v_11339 <- eval (bv_xor v_11337 v_11338);
      v_11340 <- eval (extract v_11328 12 13);
      v_11341 <- eval (bv_xor v_11339 v_11340);
      v_11342 <- eval (extract v_11328 16 17);
      v_11343 <- eval (eq v_11342 (expression.bv_nat 1 1));
      v_11344 <- eval (extract v_11328 15 16);
      v_11345 <- eval (eq v_11344 (expression.bv_nat 1 1));
      v_11346 <- eval (eq v_11343 v_11345);
      v_11347 <- eval (notBool_ v_11346);
      v_11348 <- eval (extract v_11328 14 15);
      v_11349 <- eval (eq v_11348 (expression.bv_nat 1 1));
      v_11350 <- eval (eq v_11347 v_11349);
      v_11351 <- eval (notBool_ v_11350);
      v_11352 <- eval (extract v_11328 13 14);
      v_11353 <- eval (eq v_11352 (expression.bv_nat 1 1));
      v_11354 <- eval (eq v_11351 v_11353);
      v_11355 <- eval (notBool_ v_11354);
      v_11356 <- eval (eq v_11340 (expression.bv_nat 1 1));
      v_11357 <- eval (eq v_11355 v_11356);
      v_11358 <- eval (notBool_ v_11357);
      v_11359 <- eval (extract v_11328 11 12);
      v_11360 <- eval (eq v_11359 (expression.bv_nat 1 1));
      v_11361 <- eval (eq v_11358 v_11360);
      v_11362 <- eval (notBool_ v_11361);
      v_11363 <- eval (extract v_11328 10 11);
      v_11364 <- eval (eq v_11363 (expression.bv_nat 1 1));
      v_11365 <- eval (eq v_11362 v_11364);
      v_11366 <- eval (notBool_ v_11365);
      v_11367 <- eval (extract v_11328 9 10);
      v_11368 <- eval (eq v_11367 (expression.bv_nat 1 1));
      v_11369 <- eval (eq v_11366 v_11368);
      v_11370 <- eval (notBool_ v_11369);
      v_11371 <- eval (notBool_ v_11370);
      v_11372 <- eval (mux v_11371 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11373 <- eval (extract v_11319 0 1);
      v_11374 <- eval (bitwidthMInt v_11373);
      v_11375 <- eval (mi v_11374 -1);
      v_11376 <- eval (bv_xor v_11373 v_11375);
      v_11377 <- eval (eq v_11376 (expression.bv_nat 1 1));
      v_11378 <- eval (extract v_11326 0 1);
      v_11379 <- eval (eq v_11378 (expression.bv_nat 1 1));
      v_11380 <- eval (eq v_11377 v_11379);
      v_11381 <- eval (eq v_11333 (expression.bv_nat 1 1));
      v_11382 <- eval (eq v_11377 v_11381);
      v_11383 <- eval (notBool_ v_11382);
      v_11384 <- eval (bit_and v_11380 v_11383);
      v_11385 <- eval (mux v_11384 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_11385;
      setRegister pf v_11372;
      setRegister af v_11341;
      setRegister zf v_11336;
      setRegister sf v_11333;
      setRegister cf v_11332;
      pure ()
    pat_end;
    pattern fun (v_2489 : reg (bv 16)) (v_2488 : Mem) => do
      v_11392 <- getRegister v_2489;
      v_11393 <- eval (bitwidthMInt v_11392);
      v_11394 <- eval (mi v_11393 -1);
      v_11395 <- eval (bv_xor v_11392 v_11394);
      v_11396 <- eval (concat (expression.bv_nat 1 0) v_11395);
      v_11397 <- eval (add v_11396 (expression.bv_nat 17 1));
      v_11398 <- evaluateAddress v_2488;
      v_11399 <- load v_11398 2;
      v_11400 <- eval (concat (expression.bv_nat 1 0) v_11399);
      v_11401 <- eval (add v_11397 v_11400);
      v_11402 <- eval (extract v_11401 0 1);
      v_11403 <- eval (eq v_11402 (expression.bv_nat 1 1));
      v_11404 <- eval (notBool_ v_11403);
      v_11405 <- eval (mux v_11404 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11406 <- eval (extract v_11401 1 2);
      v_11407 <- eval (extract v_11401 1 17);
      v_11408 <- eval (eq v_11407 (expression.bv_nat 16 0));
      v_11409 <- eval (mux v_11408 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11410 <- eval (extract v_11392 11 12);
      v_11411 <- eval (extract v_11399 11 12);
      v_11412 <- eval (bv_xor v_11410 v_11411);
      v_11413 <- eval (extract v_11401 12 13);
      v_11414 <- eval (bv_xor v_11412 v_11413);
      v_11415 <- eval (extract v_11401 16 17);
      v_11416 <- eval (eq v_11415 (expression.bv_nat 1 1));
      v_11417 <- eval (extract v_11401 15 16);
      v_11418 <- eval (eq v_11417 (expression.bv_nat 1 1));
      v_11419 <- eval (eq v_11416 v_11418);
      v_11420 <- eval (notBool_ v_11419);
      v_11421 <- eval (extract v_11401 14 15);
      v_11422 <- eval (eq v_11421 (expression.bv_nat 1 1));
      v_11423 <- eval (eq v_11420 v_11422);
      v_11424 <- eval (notBool_ v_11423);
      v_11425 <- eval (extract v_11401 13 14);
      v_11426 <- eval (eq v_11425 (expression.bv_nat 1 1));
      v_11427 <- eval (eq v_11424 v_11426);
      v_11428 <- eval (notBool_ v_11427);
      v_11429 <- eval (eq v_11413 (expression.bv_nat 1 1));
      v_11430 <- eval (eq v_11428 v_11429);
      v_11431 <- eval (notBool_ v_11430);
      v_11432 <- eval (extract v_11401 11 12);
      v_11433 <- eval (eq v_11432 (expression.bv_nat 1 1));
      v_11434 <- eval (eq v_11431 v_11433);
      v_11435 <- eval (notBool_ v_11434);
      v_11436 <- eval (extract v_11401 10 11);
      v_11437 <- eval (eq v_11436 (expression.bv_nat 1 1));
      v_11438 <- eval (eq v_11435 v_11437);
      v_11439 <- eval (notBool_ v_11438);
      v_11440 <- eval (extract v_11401 9 10);
      v_11441 <- eval (eq v_11440 (expression.bv_nat 1 1));
      v_11442 <- eval (eq v_11439 v_11441);
      v_11443 <- eval (notBool_ v_11442);
      v_11444 <- eval (notBool_ v_11443);
      v_11445 <- eval (mux v_11444 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11446 <- eval (extract v_11392 0 1);
      v_11447 <- eval (bitwidthMInt v_11446);
      v_11448 <- eval (mi v_11447 -1);
      v_11449 <- eval (bv_xor v_11446 v_11448);
      v_11450 <- eval (eq v_11449 (expression.bv_nat 1 1));
      v_11451 <- eval (extract v_11399 0 1);
      v_11452 <- eval (eq v_11451 (expression.bv_nat 1 1));
      v_11453 <- eval (eq v_11450 v_11452);
      v_11454 <- eval (eq v_11406 (expression.bv_nat 1 1));
      v_11455 <- eval (eq v_11450 v_11454);
      v_11456 <- eval (notBool_ v_11455);
      v_11457 <- eval (bit_and v_11453 v_11456);
      v_11458 <- eval (mux v_11457 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_11458;
      setRegister pf v_11445;
      setRegister af v_11414;
      setRegister zf v_11409;
      setRegister sf v_11406;
      setRegister cf v_11405;
      pure ()
    pat_end;
    pattern fun (v_2502 : Mem) (v_2503 : reg (bv 16)) => do
      v_11465 <- evaluateAddress v_2502;
      v_11466 <- load v_11465 2;
      v_11467 <- eval (bitwidthMInt v_11466);
      v_11468 <- eval (mi v_11467 -1);
      v_11469 <- eval (bv_xor v_11466 v_11468);
      v_11470 <- eval (concat (expression.bv_nat 1 0) v_11469);
      v_11471 <- eval (add v_11470 (expression.bv_nat 17 1));
      v_11472 <- getRegister v_2503;
      v_11473 <- eval (concat (expression.bv_nat 1 0) v_11472);
      v_11474 <- eval (add v_11471 v_11473);
      v_11475 <- eval (extract v_11474 0 1);
      v_11476 <- eval (eq v_11475 (expression.bv_nat 1 1));
      v_11477 <- eval (notBool_ v_11476);
      v_11478 <- eval (mux v_11477 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11479 <- eval (extract v_11474 1 2);
      v_11480 <- eval (extract v_11474 1 17);
      v_11481 <- eval (eq v_11480 (expression.bv_nat 16 0));
      v_11482 <- eval (mux v_11481 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11483 <- eval (extract v_11466 11 12);
      v_11484 <- eval (extract v_11472 11 12);
      v_11485 <- eval (bv_xor v_11483 v_11484);
      v_11486 <- eval (extract v_11474 12 13);
      v_11487 <- eval (bv_xor v_11485 v_11486);
      v_11488 <- eval (extract v_11474 16 17);
      v_11489 <- eval (eq v_11488 (expression.bv_nat 1 1));
      v_11490 <- eval (extract v_11474 15 16);
      v_11491 <- eval (eq v_11490 (expression.bv_nat 1 1));
      v_11492 <- eval (eq v_11489 v_11491);
      v_11493 <- eval (notBool_ v_11492);
      v_11494 <- eval (extract v_11474 14 15);
      v_11495 <- eval (eq v_11494 (expression.bv_nat 1 1));
      v_11496 <- eval (eq v_11493 v_11495);
      v_11497 <- eval (notBool_ v_11496);
      v_11498 <- eval (extract v_11474 13 14);
      v_11499 <- eval (eq v_11498 (expression.bv_nat 1 1));
      v_11500 <- eval (eq v_11497 v_11499);
      v_11501 <- eval (notBool_ v_11500);
      v_11502 <- eval (eq v_11486 (expression.bv_nat 1 1));
      v_11503 <- eval (eq v_11501 v_11502);
      v_11504 <- eval (notBool_ v_11503);
      v_11505 <- eval (extract v_11474 11 12);
      v_11506 <- eval (eq v_11505 (expression.bv_nat 1 1));
      v_11507 <- eval (eq v_11504 v_11506);
      v_11508 <- eval (notBool_ v_11507);
      v_11509 <- eval (extract v_11474 10 11);
      v_11510 <- eval (eq v_11509 (expression.bv_nat 1 1));
      v_11511 <- eval (eq v_11508 v_11510);
      v_11512 <- eval (notBool_ v_11511);
      v_11513 <- eval (extract v_11474 9 10);
      v_11514 <- eval (eq v_11513 (expression.bv_nat 1 1));
      v_11515 <- eval (eq v_11512 v_11514);
      v_11516 <- eval (notBool_ v_11515);
      v_11517 <- eval (notBool_ v_11516);
      v_11518 <- eval (mux v_11517 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11519 <- eval (extract v_11466 0 1);
      v_11520 <- eval (bitwidthMInt v_11519);
      v_11521 <- eval (mi v_11520 -1);
      v_11522 <- eval (bv_xor v_11519 v_11521);
      v_11523 <- eval (eq v_11522 (expression.bv_nat 1 1));
      v_11524 <- eval (extract v_11472 0 1);
      v_11525 <- eval (eq v_11524 (expression.bv_nat 1 1));
      v_11526 <- eval (eq v_11523 v_11525);
      v_11527 <- eval (eq v_11479 (expression.bv_nat 1 1));
      v_11528 <- eval (eq v_11523 v_11527);
      v_11529 <- eval (notBool_ v_11528);
      v_11530 <- eval (bit_and v_11526 v_11529);
      v_11531 <- eval (mux v_11530 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_11531;
      setRegister pf v_11518;
      setRegister af v_11487;
      setRegister zf v_11482;
      setRegister sf v_11479;
      setRegister cf v_11478;
      pure ()
    pat_end
def cmpxchg16b1 : instruction :=
  definst "cmpxchg16b" $ do
    pattern fun (v_2511 : Mem) => do
      v_12668 <- evaluateAddress v_2511;
      v_12669 <- getRegister rdx;
      v_12670 <- getRegister rax;
      v_12671 <- eval (concat v_12669 v_12670);
      v_12672 <- load v_12668 16;
      v_12673 <- eval (eq v_12671 v_12672);
      v_12674 <- getRegister rcx;
      v_12675 <- eval (concat v_12674 v_12668);
      v_12676 <- eval (mux v_12673 v_12675 v_12672);
      store v_12668 v_12676 16;
      v_12678 <- eval (eq v_12672 v_12671);
      v_12679 <- eval (mux v_12678 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12680 <- eval (extract v_12672 64 128);
      v_12681 <- eval (mux v_12673 v_12670 v_12680);
      v_12682 <- eval (extract v_12672 0 64);
      v_12683 <- eval (mux v_12673 v_12669 v_12682);
      setRegister rdx v_12683;
      setRegister rax v_12681;
      setRegister zf v_12679;
      pure ()
    pat_end
def cmpxchg8b1 : instruction :=
  definst "cmpxchg8b" $ do
    pattern fun (v_2514 : Mem) => do
      v_12687 <- evaluateAddress v_2514;
      v_12688 <- getRegister rdx;
      v_12689 <- eval (extract v_12688 32 64);
      v_12690 <- getRegister rax;
      v_12691 <- eval (extract v_12690 32 64);
      v_12692 <- eval (concat v_12689 v_12691);
      v_12693 <- load v_12687 8;
      v_12694 <- eval (eq v_12692 v_12693);
      v_12695 <- getRegister rcx;
      v_12696 <- eval (extract v_12695 32 64);
      v_12697 <- eval (extract v_12687 32 64);
      v_12698 <- eval (concat v_12696 v_12697);
      v_12699 <- eval (mux v_12694 v_12698 v_12693);
      store v_12687 v_12699 8;
      v_12701 <- eval (mux v_12694 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12702 <- eval (extract v_12693 32 64);
      v_12703 <- eval (concat (expression.bv_nat 32 0) v_12702);
      v_12704 <- eval (mux v_12694 v_12690 v_12703);
      v_12705 <- eval (extract v_12693 0 32);
      v_12706 <- eval (concat (expression.bv_nat 32 0) v_12705);
      v_12707 <- eval (mux v_12694 v_12688 v_12706);
      setRegister rdx v_12707;
      setRegister rax v_12704;
      setRegister zf v_12701;
      pure ()
    pat_end
def cmpxchgq1 : instruction :=
  definst "cmpxchgq" $ do
error: condition: cmpxchgq
error: condition: cmpxchgq
    pattern fun (v_2522 : reg (bv 64)) (v_2523 : reg (bv 64)) => do
      v_4756 <- eval (convSubRegsToRegs v_2523);
      v_4757 <- eval (convToRegKeysHelper v_4756);
      v_4758 <- eval (eq rax v_4757);
      v_4759 <- eval (eq v_4758 bit_zero);
      v_4760 <- getRegister v_2523;
      v_4761 <- eval (bitwidthMInt v_4760);
      v_4762 <- eval (mi v_4761 -1);
      v_4763 <- eval (bv_xor v_4760 v_4762);
      v_4764 <- eval (concat (expression.bv_nat 1 0) v_4763);
      v_4765 <- eval (add v_4764 (expression.bv_nat 65 1));
      v_4766 <- getRegister rax;
      v_4767 <- eval (concat (expression.bv_nat 1 0) v_4766);
      v_4768 <- eval (add v_4765 v_4767);
      v_4769 <- eval (extract v_4768 0 1);
      v_4770 <- eval (eq v_4769 (expression.bv_nat 1 1));
      v_4771 <- eval (notBool_ v_4770);
      v_4772 <- eval (mux v_4771 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4773 <- eval (extract v_4768 1 2);
      v_4774 <- eval (eq v_4773 (expression.bv_nat 1 1));
      v_4775 <- eval (mux v_4774 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4776 <- eval (extract v_4760 59 60);
      v_4777 <- eval (extract v_4766 59 60);
      v_4778 <- eval (bv_xor v_4776 v_4777);
      v_4779 <- eval (extract v_4768 60 61);
      v_4780 <- eval (bv_xor v_4778 v_4779);
      v_4781 <- eval (eq v_4780 (expression.bv_nat 1 1));
      v_4782 <- eval (mux v_4781 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4783 <- eval (extract v_4768 64 65);
      v_4784 <- eval (eq v_4783 (expression.bv_nat 1 1));
      v_4785 <- eval (extract v_4768 63 64);
      v_4786 <- eval (eq v_4785 (expression.bv_nat 1 1));
      v_4787 <- eval (eq v_4784 v_4786);
      v_4788 <- eval (notBool_ v_4787);
      v_4789 <- eval (extract v_4768 62 63);
      v_4790 <- eval (eq v_4789 (expression.bv_nat 1 1));
      v_4791 <- eval (eq v_4788 v_4790);
      v_4792 <- eval (notBool_ v_4791);
      v_4793 <- eval (extract v_4768 61 62);
      v_4794 <- eval (eq v_4793 (expression.bv_nat 1 1));
      v_4795 <- eval (eq v_4792 v_4794);
      v_4796 <- eval (notBool_ v_4795);
      v_4797 <- eval (eq v_4779 (expression.bv_nat 1 1));
      v_4798 <- eval (eq v_4796 v_4797);
      v_4799 <- eval (notBool_ v_4798);
      v_4800 <- eval (extract v_4768 59 60);
      v_4801 <- eval (eq v_4800 (expression.bv_nat 1 1));
      v_4802 <- eval (eq v_4799 v_4801);
      v_4803 <- eval (notBool_ v_4802);
      v_4804 <- eval (extract v_4768 58 59);
      v_4805 <- eval (eq v_4804 (expression.bv_nat 1 1));
      v_4806 <- eval (eq v_4803 v_4805);
      v_4807 <- eval (notBool_ v_4806);
      v_4808 <- eval (extract v_4768 57 58);
      v_4809 <- eval (eq v_4808 (expression.bv_nat 1 1));
      v_4810 <- eval (eq v_4807 v_4809);
      v_4811 <- eval (notBool_ v_4810);
      v_4812 <- eval (notBool_ v_4811);
      v_4813 <- eval (mux v_4812 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4814 <- eval (extract v_4768 1 65);
      v_4815 <- eval (eq v_4814 (expression.bv_nat 64 0));
      v_4816 <- eval (mux v_4815 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4817 <- eval (extract v_4760 0 1);
      v_4818 <- eval (bitwidthMInt v_4817);
      v_4819 <- eval (mi v_4818 -1);
      v_4820 <- eval (bv_xor v_4817 v_4819);
      v_4821 <- eval (eq v_4820 (expression.bv_nat 1 1));
      v_4822 <- eval (extract v_4766 0 1);
      v_4823 <- eval (eq v_4822 (expression.bv_nat 1 1));
      v_4824 <- eval (eq v_4821 v_4823);
      v_4825 <- eval (eq v_4821 v_4774);
      v_4826 <- eval (notBool_ v_4825);
      v_4827 <- eval (bit_and v_4824 v_4826);
      v_4828 <- eval (mux v_4827 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4829 <- eval (eq v_4766 v_4760);
      v_4830 <- eval (mux v_4829 v_4766 v_4760);
      v_4831 <- getRegister v_2522;
      v_4832 <- eval (mux v_4829 v_4831 v_4760);
      setRegister (lhs.of_reg v_2523) v_4832;
      setRegister rax v_4830;
      setRegister of v_4828;
      setRegister zf v_4816;
      setRegister pf v_4813;
      setRegister af v_4782;
      setRegister sf v_4775;
      setRegister cf v_4772;
      pure ()
    pat_end;
    pattern fun (v_2527 : reg (bv 64)) (v_2528 : reg (bv 64)) => do
      v_4841 <- eval (convSubRegsToRegs v_2528);
      v_4842 <- eval (convToRegKeysHelper v_4841);
      v_4843 <- eval (eq rax v_4842);
      v_4844 <- getRegister v_2528;
      v_4845 <- eval (bitwidthMInt v_4844);
      v_4846 <- eval (mi v_4845 -1);
      v_4847 <- eval (bv_xor v_4844 v_4846);
      v_4848 <- eval (concat (expression.bv_nat 1 0) v_4847);
      v_4849 <- eval (add v_4848 (expression.bv_nat 65 1));
      v_4850 <- eval (concat (expression.bv_nat 1 0) v_4844);
      v_4851 <- eval (add v_4849 v_4850);
      v_4852 <- eval (extract v_4851 0 1);
      v_4853 <- eval (eq v_4852 (expression.bv_nat 1 1));
      v_4854 <- eval (notBool_ v_4853);
      v_4855 <- eval (mux v_4854 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4856 <- eval (extract v_4851 1 2);
      v_4857 <- eval (eq v_4856 (expression.bv_nat 1 1));
      v_4858 <- eval (mux v_4857 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4859 <- eval (extract v_4851 60 61);
      v_4860 <- eval (bv_xor (expression.bv_nat 1 0) v_4859);
      v_4861 <- eval (eq v_4860 (expression.bv_nat 1 1));
      v_4862 <- eval (mux v_4861 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4863 <- eval (extract v_4851 1 65);
      v_4864 <- eval (eq v_4863 (expression.bv_nat 64 0));
      v_4865 <- eval (mux v_4864 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4866 <- eval (extract v_4851 64 65);
      v_4867 <- eval (eq v_4866 (expression.bv_nat 1 1));
      v_4868 <- eval (extract v_4851 63 64);
      v_4869 <- eval (eq v_4868 (expression.bv_nat 1 1));
      v_4870 <- eval (eq v_4867 v_4869);
      v_4871 <- eval (notBool_ v_4870);
      v_4872 <- eval (extract v_4851 62 63);
      v_4873 <- eval (eq v_4872 (expression.bv_nat 1 1));
      v_4874 <- eval (eq v_4871 v_4873);
      v_4875 <- eval (notBool_ v_4874);
      v_4876 <- eval (extract v_4851 61 62);
      v_4877 <- eval (eq v_4876 (expression.bv_nat 1 1));
      v_4878 <- eval (eq v_4875 v_4877);
      v_4879 <- eval (notBool_ v_4878);
      v_4880 <- eval (eq v_4859 (expression.bv_nat 1 1));
      v_4881 <- eval (eq v_4879 v_4880);
      v_4882 <- eval (notBool_ v_4881);
      v_4883 <- eval (extract v_4851 59 60);
      v_4884 <- eval (eq v_4883 (expression.bv_nat 1 1));
      v_4885 <- eval (eq v_4882 v_4884);
      v_4886 <- eval (notBool_ v_4885);
      v_4887 <- eval (extract v_4851 58 59);
      v_4888 <- eval (eq v_4887 (expression.bv_nat 1 1));
      v_4889 <- eval (eq v_4886 v_4888);
      v_4890 <- eval (notBool_ v_4889);
      v_4891 <- eval (extract v_4851 57 58);
      v_4892 <- eval (eq v_4891 (expression.bv_nat 1 1));
      v_4893 <- eval (eq v_4890 v_4892);
      v_4894 <- eval (notBool_ v_4893);
      v_4895 <- eval (notBool_ v_4894);
      v_4896 <- eval (mux v_4895 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4897 <- eval (extract v_4844 0 1);
      v_4898 <- eval (bitwidthMInt v_4897);
      v_4899 <- eval (mi v_4898 -1);
      v_4900 <- eval (bv_xor v_4897 v_4899);
      v_4901 <- eval (eq v_4900 (expression.bv_nat 1 1));
      v_4902 <- eval (eq v_4897 (expression.bv_nat 1 1));
      v_4903 <- eval (eq v_4901 v_4902);
      v_4904 <- eval (eq v_4901 v_4857);
      v_4905 <- eval (notBool_ v_4904);
      v_4906 <- eval (bit_and v_4903 v_4905);
      v_4907 <- eval (mux v_4906 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4908 <- getRegister v_2527;
      setRegister (lhs.of_reg v_2528) v_4908;
      setRegister of v_4907;
      setRegister pf v_4896;
      setRegister zf v_4865;
      setRegister af v_4862;
      setRegister sf v_4858;
      setRegister cf v_4855;
      pure ()
    pat_end;
    pattern fun (v_2518 : reg (bv 64)) (v_2517 : Mem) => do
      v_12711 <- evaluateAddress v_2517;
      v_12712 <- getRegister rax;
      v_12713 <- load v_12711 8;
      v_12714 <- eval (eq v_12712 v_12713);
      v_12715 <- getRegister v_2518;
      v_12716 <- eval (mux v_12714 v_12715 v_12713);
      store v_12711 v_12716 8;
      v_12718 <- eval (bitwidthMInt v_12713);
      v_12719 <- eval (mi v_12718 -1);
      v_12720 <- eval (bv_xor v_12713 v_12719);
      v_12721 <- eval (concat (expression.bv_nat 1 0) v_12720);
      v_12722 <- eval (add v_12721 (expression.bv_nat 65 1));
      v_12723 <- eval (concat (expression.bv_nat 1 0) v_12712);
      v_12724 <- eval (add v_12722 v_12723);
      v_12725 <- eval (extract v_12724 0 1);
      v_12726 <- eval (eq v_12725 (expression.bv_nat 1 1));
      v_12727 <- eval (notBool_ v_12726);
      v_12728 <- eval (mux v_12727 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12729 <- eval (extract v_12724 1 2);
      v_12730 <- eval (eq v_12729 (expression.bv_nat 1 1));
      v_12731 <- eval (mux v_12730 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12732 <- eval (extract v_12713 59 60);
      v_12733 <- eval (extract v_12712 59 60);
      v_12734 <- eval (bv_xor v_12732 v_12733);
      v_12735 <- eval (extract v_12724 60 61);
      v_12736 <- eval (bv_xor v_12734 v_12735);
      v_12737 <- eval (eq v_12736 (expression.bv_nat 1 1));
      v_12738 <- eval (mux v_12737 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12739 <- eval (extract v_12724 1 65);
      v_12740 <- eval (eq v_12739 (expression.bv_nat 64 0));
      v_12741 <- eval (mux v_12740 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12742 <- eval (extract v_12724 64 65);
      v_12743 <- eval (eq v_12742 (expression.bv_nat 1 1));
      v_12744 <- eval (extract v_12724 63 64);
      v_12745 <- eval (eq v_12744 (expression.bv_nat 1 1));
      v_12746 <- eval (eq v_12743 v_12745);
      v_12747 <- eval (notBool_ v_12746);
      v_12748 <- eval (extract v_12724 62 63);
      v_12749 <- eval (eq v_12748 (expression.bv_nat 1 1));
      v_12750 <- eval (eq v_12747 v_12749);
      v_12751 <- eval (notBool_ v_12750);
      v_12752 <- eval (extract v_12724 61 62);
      v_12753 <- eval (eq v_12752 (expression.bv_nat 1 1));
      v_12754 <- eval (eq v_12751 v_12753);
      v_12755 <- eval (notBool_ v_12754);
      v_12756 <- eval (eq v_12735 (expression.bv_nat 1 1));
      v_12757 <- eval (eq v_12755 v_12756);
      v_12758 <- eval (notBool_ v_12757);
      v_12759 <- eval (extract v_12724 59 60);
      v_12760 <- eval (eq v_12759 (expression.bv_nat 1 1));
      v_12761 <- eval (eq v_12758 v_12760);
      v_12762 <- eval (notBool_ v_12761);
      v_12763 <- eval (extract v_12724 58 59);
      v_12764 <- eval (eq v_12763 (expression.bv_nat 1 1));
      v_12765 <- eval (eq v_12762 v_12764);
      v_12766 <- eval (notBool_ v_12765);
      v_12767 <- eval (extract v_12724 57 58);
      v_12768 <- eval (eq v_12767 (expression.bv_nat 1 1));
      v_12769 <- eval (eq v_12766 v_12768);
      v_12770 <- eval (notBool_ v_12769);
      v_12771 <- eval (notBool_ v_12770);
      v_12772 <- eval (mux v_12771 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12773 <- eval (extract v_12713 0 1);
      v_12774 <- eval (bitwidthMInt v_12773);
      v_12775 <- eval (mi v_12774 -1);
      v_12776 <- eval (bv_xor v_12773 v_12775);
      v_12777 <- eval (eq v_12776 (expression.bv_nat 1 1));
      v_12778 <- eval (extract v_12712 0 1);
      v_12779 <- eval (eq v_12778 (expression.bv_nat 1 1));
      v_12780 <- eval (eq v_12777 v_12779);
      v_12781 <- eval (eq v_12777 v_12730);
      v_12782 <- eval (notBool_ v_12781);
      v_12783 <- eval (bit_and v_12780 v_12782);
      v_12784 <- eval (mux v_12783 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12785 <- eval (mux v_12714 v_12712 v_12713);
      setRegister rax v_12785;
      setRegister of v_12784;
      setRegister pf v_12772;
      setRegister zf v_12741;
      setRegister af v_12738;
      setRegister sf v_12731;
      setRegister cf v_12728;
      pure ()
    pat_end
def cmpxchgw1 : instruction :=
  definst "cmpxchgw" $ do
error: condition: cmpxchgw
error: condition: cmpxchgw
    pattern fun (v_2536 : reg (bv 16)) (v_2537 : reg (bv 16)) => do
      v_4920 <- eval (convSubRegsToRegs v_2537);
      v_4921 <- eval (convToRegKeysHelper v_4920);
      v_4922 <- eval (eq rax v_4921);
      v_4923 <- eval (eq v_4922 bit_zero);
      v_4924 <- getRegister v_2537;
      v_4925 <- eval (bitwidthMInt v_4924);
      v_4926 <- eval (mi v_4925 -1);
      v_4927 <- eval (bv_xor v_4924 v_4926);
      v_4928 <- eval (concat (expression.bv_nat 1 0) v_4927);
      v_4929 <- eval (add v_4928 (expression.bv_nat 17 1));
      v_4930 <- getRegister rax;
      v_4931 <- eval (extract v_4930 48 64);
      v_4932 <- eval (concat (expression.bv_nat 1 0) v_4931);
      v_4933 <- eval (add v_4929 v_4932);
      v_4934 <- eval (extract v_4933 0 1);
      v_4935 <- eval (eq v_4934 (expression.bv_nat 1 1));
      v_4936 <- eval (notBool_ v_4935);
      v_4937 <- eval (mux v_4936 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4938 <- eval (extract v_4933 1 2);
      v_4939 <- eval (eq v_4938 (expression.bv_nat 1 1));
      v_4940 <- eval (mux v_4939 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4941 <- eval (extract v_4924 11 12);
      v_4942 <- eval (extract v_4930 59 60);
      v_4943 <- eval (bv_xor v_4941 v_4942);
      v_4944 <- eval (extract v_4933 12 13);
      v_4945 <- eval (bv_xor v_4943 v_4944);
      v_4946 <- eval (eq v_4945 (expression.bv_nat 1 1));
      v_4947 <- eval (mux v_4946 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4948 <- eval (extract v_4933 16 17);
      v_4949 <- eval (eq v_4948 (expression.bv_nat 1 1));
      v_4950 <- eval (extract v_4933 15 16);
      v_4951 <- eval (eq v_4950 (expression.bv_nat 1 1));
      v_4952 <- eval (eq v_4949 v_4951);
      v_4953 <- eval (notBool_ v_4952);
      v_4954 <- eval (extract v_4933 14 15);
      v_4955 <- eval (eq v_4954 (expression.bv_nat 1 1));
      v_4956 <- eval (eq v_4953 v_4955);
      v_4957 <- eval (notBool_ v_4956);
      v_4958 <- eval (extract v_4933 13 14);
      v_4959 <- eval (eq v_4958 (expression.bv_nat 1 1));
      v_4960 <- eval (eq v_4957 v_4959);
      v_4961 <- eval (notBool_ v_4960);
      v_4962 <- eval (eq v_4944 (expression.bv_nat 1 1));
      v_4963 <- eval (eq v_4961 v_4962);
      v_4964 <- eval (notBool_ v_4963);
      v_4965 <- eval (extract v_4933 11 12);
      v_4966 <- eval (eq v_4965 (expression.bv_nat 1 1));
      v_4967 <- eval (eq v_4964 v_4966);
      v_4968 <- eval (notBool_ v_4967);
      v_4969 <- eval (extract v_4933 10 11);
      v_4970 <- eval (eq v_4969 (expression.bv_nat 1 1));
      v_4971 <- eval (eq v_4968 v_4970);
      v_4972 <- eval (notBool_ v_4971);
      v_4973 <- eval (extract v_4933 9 10);
      v_4974 <- eval (eq v_4973 (expression.bv_nat 1 1));
      v_4975 <- eval (eq v_4972 v_4974);
      v_4976 <- eval (notBool_ v_4975);
      v_4977 <- eval (notBool_ v_4976);
      v_4978 <- eval (mux v_4977 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4979 <- eval (extract v_4933 1 17);
      v_4980 <- eval (eq v_4979 (expression.bv_nat 16 0));
      v_4981 <- eval (mux v_4980 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4982 <- eval (extract v_4924 0 1);
      v_4983 <- eval (bitwidthMInt v_4982);
      v_4984 <- eval (mi v_4983 -1);
      v_4985 <- eval (bv_xor v_4982 v_4984);
      v_4986 <- eval (eq v_4985 (expression.bv_nat 1 1));
      v_4987 <- eval (extract v_4930 48 49);
      v_4988 <- eval (eq v_4987 (expression.bv_nat 1 1));
      v_4989 <- eval (eq v_4986 v_4988);
      v_4990 <- eval (eq v_4986 v_4939);
      v_4991 <- eval (notBool_ v_4990);
      v_4992 <- eval (bit_and v_4989 v_4991);
      v_4993 <- eval (mux v_4992 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4994 <- eval (eq v_4931 v_4924);
      v_4995 <- eval (extract v_4930 0 48);
      v_4996 <- eval (concat v_4995 v_4924);
      v_4997 <- eval (mux v_4994 v_4930 v_4996);
      v_4998 <- getRegister v_2536;
      v_4999 <- eval (mux v_4994 v_4998 v_4924);
      setRegister (lhs.of_reg v_2537) v_4999;
      setRegister rax v_4997;
      setRegister of v_4993;
      setRegister zf v_4981;
      setRegister pf v_4978;
      setRegister af v_4947;
      setRegister sf v_4940;
      setRegister cf v_4937;
      pure ()
    pat_end;
    pattern fun (v_2541 : reg (bv 16)) (v_2542 : reg (bv 16)) => do
      v_5008 <- eval (convSubRegsToRegs v_2542);
      v_5009 <- eval (convToRegKeysHelper v_5008);
      v_5010 <- eval (eq rax v_5009);
      v_5011 <- getRegister v_2542;
      v_5012 <- eval (bitwidthMInt v_5011);
      v_5013 <- eval (mi v_5012 -1);
      v_5014 <- eval (bv_xor v_5011 v_5013);
      v_5015 <- eval (concat (expression.bv_nat 1 0) v_5014);
      v_5016 <- eval (add v_5015 (expression.bv_nat 17 1));
      v_5017 <- eval (concat (expression.bv_nat 1 0) v_5011);
      v_5018 <- eval (add v_5016 v_5017);
      v_5019 <- eval (extract v_5018 0 1);
      v_5020 <- eval (eq v_5019 (expression.bv_nat 1 1));
      v_5021 <- eval (notBool_ v_5020);
      v_5022 <- eval (mux v_5021 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5023 <- eval (extract v_5018 1 2);
      v_5024 <- eval (eq v_5023 (expression.bv_nat 1 1));
      v_5025 <- eval (mux v_5024 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5026 <- eval (extract v_5018 12 13);
      v_5027 <- eval (bv_xor (expression.bv_nat 1 0) v_5026);
      v_5028 <- eval (eq v_5027 (expression.bv_nat 1 1));
      v_5029 <- eval (mux v_5028 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5030 <- eval (extract v_5018 1 17);
      v_5031 <- eval (eq v_5030 (expression.bv_nat 16 0));
      v_5032 <- eval (mux v_5031 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5033 <- eval (extract v_5018 16 17);
      v_5034 <- eval (eq v_5033 (expression.bv_nat 1 1));
      v_5035 <- eval (extract v_5018 15 16);
      v_5036 <- eval (eq v_5035 (expression.bv_nat 1 1));
      v_5037 <- eval (eq v_5034 v_5036);
      v_5038 <- eval (notBool_ v_5037);
      v_5039 <- eval (extract v_5018 14 15);
      v_5040 <- eval (eq v_5039 (expression.bv_nat 1 1));
      v_5041 <- eval (eq v_5038 v_5040);
      v_5042 <- eval (notBool_ v_5041);
      v_5043 <- eval (extract v_5018 13 14);
      v_5044 <- eval (eq v_5043 (expression.bv_nat 1 1));
      v_5045 <- eval (eq v_5042 v_5044);
      v_5046 <- eval (notBool_ v_5045);
      v_5047 <- eval (eq v_5026 (expression.bv_nat 1 1));
      v_5048 <- eval (eq v_5046 v_5047);
      v_5049 <- eval (notBool_ v_5048);
      v_5050 <- eval (extract v_5018 11 12);
      v_5051 <- eval (eq v_5050 (expression.bv_nat 1 1));
      v_5052 <- eval (eq v_5049 v_5051);
      v_5053 <- eval (notBool_ v_5052);
      v_5054 <- eval (extract v_5018 10 11);
      v_5055 <- eval (eq v_5054 (expression.bv_nat 1 1));
      v_5056 <- eval (eq v_5053 v_5055);
      v_5057 <- eval (notBool_ v_5056);
      v_5058 <- eval (extract v_5018 9 10);
      v_5059 <- eval (eq v_5058 (expression.bv_nat 1 1));
      v_5060 <- eval (eq v_5057 v_5059);
      v_5061 <- eval (notBool_ v_5060);
      v_5062 <- eval (notBool_ v_5061);
      v_5063 <- eval (mux v_5062 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5064 <- eval (extract v_5011 0 1);
      v_5065 <- eval (bitwidthMInt v_5064);
      v_5066 <- eval (mi v_5065 -1);
      v_5067 <- eval (bv_xor v_5064 v_5066);
      v_5068 <- eval (eq v_5067 (expression.bv_nat 1 1));
      v_5069 <- eval (eq v_5064 (expression.bv_nat 1 1));
      v_5070 <- eval (eq v_5068 v_5069);
      v_5071 <- eval (eq v_5068 v_5024);
      v_5072 <- eval (notBool_ v_5071);
      v_5073 <- eval (bit_and v_5070 v_5072);
      v_5074 <- eval (mux v_5073 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5075 <- getRegister v_2541;
      setRegister (lhs.of_reg v_2542) v_5075;
      setRegister of v_5074;
      setRegister pf v_5063;
      setRegister zf v_5032;
      setRegister af v_5029;
      setRegister sf v_5025;
      setRegister cf v_5022;
      pure ()
    pat_end;
    pattern fun (v_2532 : reg (bv 16)) (v_2531 : Mem) => do
      v_12793 <- evaluateAddress v_2531;
      v_12794 <- getRegister rax;
      v_12795 <- eval (extract v_12794 48 64);
      v_12796 <- load v_12793 2;
      v_12797 <- eval (eq v_12795 v_12796);
      v_12798 <- getRegister v_2532;
      v_12799 <- eval (mux v_12797 v_12798 v_12796);
      store v_12793 v_12799 2;
      v_12801 <- eval (bitwidthMInt v_12796);
      v_12802 <- eval (mi v_12801 -1);
      v_12803 <- eval (bv_xor v_12796 v_12802);
      v_12804 <- eval (concat (expression.bv_nat 1 0) v_12803);
      v_12805 <- eval (add v_12804 (expression.bv_nat 17 1));
      v_12806 <- eval (concat (expression.bv_nat 1 0) v_12795);
      v_12807 <- eval (add v_12805 v_12806);
      v_12808 <- eval (extract v_12807 0 1);
      v_12809 <- eval (eq v_12808 (expression.bv_nat 1 1));
      v_12810 <- eval (notBool_ v_12809);
      v_12811 <- eval (mux v_12810 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12812 <- eval (extract v_12807 1 2);
      v_12813 <- eval (eq v_12812 (expression.bv_nat 1 1));
      v_12814 <- eval (mux v_12813 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12815 <- eval (extract v_12796 11 12);
      v_12816 <- eval (extract v_12794 59 60);
      v_12817 <- eval (bv_xor v_12815 v_12816);
      v_12818 <- eval (extract v_12807 12 13);
      v_12819 <- eval (bv_xor v_12817 v_12818);
      v_12820 <- eval (eq v_12819 (expression.bv_nat 1 1));
      v_12821 <- eval (mux v_12820 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12822 <- eval (extract v_12807 1 17);
      v_12823 <- eval (eq v_12822 (expression.bv_nat 16 0));
      v_12824 <- eval (mux v_12823 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12825 <- eval (extract v_12807 16 17);
      v_12826 <- eval (eq v_12825 (expression.bv_nat 1 1));
      v_12827 <- eval (extract v_12807 15 16);
      v_12828 <- eval (eq v_12827 (expression.bv_nat 1 1));
      v_12829 <- eval (eq v_12826 v_12828);
      v_12830 <- eval (notBool_ v_12829);
      v_12831 <- eval (extract v_12807 14 15);
      v_12832 <- eval (eq v_12831 (expression.bv_nat 1 1));
      v_12833 <- eval (eq v_12830 v_12832);
      v_12834 <- eval (notBool_ v_12833);
      v_12835 <- eval (extract v_12807 13 14);
      v_12836 <- eval (eq v_12835 (expression.bv_nat 1 1));
      v_12837 <- eval (eq v_12834 v_12836);
      v_12838 <- eval (notBool_ v_12837);
      v_12839 <- eval (eq v_12818 (expression.bv_nat 1 1));
      v_12840 <- eval (eq v_12838 v_12839);
      v_12841 <- eval (notBool_ v_12840);
      v_12842 <- eval (extract v_12807 11 12);
      v_12843 <- eval (eq v_12842 (expression.bv_nat 1 1));
      v_12844 <- eval (eq v_12841 v_12843);
      v_12845 <- eval (notBool_ v_12844);
      v_12846 <- eval (extract v_12807 10 11);
      v_12847 <- eval (eq v_12846 (expression.bv_nat 1 1));
      v_12848 <- eval (eq v_12845 v_12847);
      v_12849 <- eval (notBool_ v_12848);
      v_12850 <- eval (extract v_12807 9 10);
      v_12851 <- eval (eq v_12850 (expression.bv_nat 1 1));
      v_12852 <- eval (eq v_12849 v_12851);
      v_12853 <- eval (notBool_ v_12852);
      v_12854 <- eval (notBool_ v_12853);
      v_12855 <- eval (mux v_12854 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12856 <- eval (extract v_12796 0 1);
      v_12857 <- eval (bitwidthMInt v_12856);
      v_12858 <- eval (mi v_12857 -1);
      v_12859 <- eval (bv_xor v_12856 v_12858);
      v_12860 <- eval (eq v_12859 (expression.bv_nat 1 1));
      v_12861 <- eval (extract v_12794 48 49);
      v_12862 <- eval (eq v_12861 (expression.bv_nat 1 1));
      v_12863 <- eval (eq v_12860 v_12862);
      v_12864 <- eval (eq v_12860 v_12813);
      v_12865 <- eval (notBool_ v_12864);
      v_12866 <- eval (bit_and v_12863 v_12865);
      v_12867 <- eval (mux v_12866 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12868 <- eval (extract v_12794 0 48);
      v_12869 <- eval (concat v_12868 v_12796);
      v_12870 <- eval (mux v_12797 v_12794 v_12869);
      setRegister rax v_12870;
      setRegister of v_12867;
      setRegister pf v_12855;
      setRegister zf v_12824;
      setRegister af v_12821;
      setRegister sf v_12814;
      setRegister cf v_12811;
      pure ()
    pat_end
def comisd1 : instruction :=
  definst "comisd" $ do
    pattern fun (v_2550 : reg (bv 128)) (v_2551 : reg (bv 128)) => do
      v_5087 <- getRegister v_2551;
      v_5088 <- eval (extract v_5087 64 128);
      v_5089 <- getRegister v_2550;
      v_5090 <- eval (extract v_5089 64 128);
      v_5091 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX comisd v_5088 v_5090);
      v_5092 <- eval (eq v_5091 (expression.bv_nat 2 0));
      v_5093 <- eval (eq v_5091 (expression.bv_nat 2 2));
      v_5094 <- eval (bit_or v_5092 v_5093);
      v_5095 <- eval (mux v_5094 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5096 <- eval (eq v_5091 (expression.bv_nat 2 3));
      v_5097 <- eval (bit_or v_5092 v_5096);
      v_5098 <- eval (mux v_5097 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5099 <- eval (mux v_5092 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_5099;
      setRegister af (expression.bv_nat 1 0);
      setRegister zf v_5098;
      setRegister sf (expression.bv_nat 1 0);
      setRegister cf v_5095;
      pure ()
    pat_end;
    pattern fun (v_2545 : Mem) (v_2546 : reg (bv 128)) => do
      v_11542 <- getRegister v_2546;
      v_11543 <- eval (extract v_11542 64 128);
      v_11544 <- evaluateAddress v_2545;
      v_11545 <- load v_11544 8;
      v_11546 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX comisd v_11543 v_11545);
      v_11547 <- eval (eq v_11546 (expression.bv_nat 2 0));
      v_11548 <- eval (eq v_11546 (expression.bv_nat 2 2));
      v_11549 <- eval (bit_or v_11547 v_11548);
      v_11550 <- eval (mux v_11549 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11551 <- eval (eq v_11546 (expression.bv_nat 2 3));
      v_11552 <- eval (bit_or v_11547 v_11551);
      v_11553 <- eval (mux v_11552 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11554 <- eval (mux v_11547 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_11554;
      setRegister af (expression.bv_nat 1 0);
      setRegister zf v_11553;
      setRegister sf (expression.bv_nat 1 0);
      setRegister cf v_11550;
      pure ()
    pat_end
def comiss1 : instruction :=
  definst "comiss" $ do
    pattern fun (v_2559 : reg (bv 128)) (v_2560 : reg (bv 128)) => do
      v_5110 <- getRegister v_2560;
      v_5111 <- eval (extract v_5110 96 128);
      v_5112 <- getRegister v_2559;
      v_5113 <- eval (extract v_5112 96 128);
      v_5114 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX comiss v_5111 v_5113);
      v_5115 <- eval (eq v_5114 (expression.bv_nat 2 0));
      v_5116 <- eval (eq v_5114 (expression.bv_nat 2 2));
      v_5117 <- eval (bit_or v_5115 v_5116);
      v_5118 <- eval (mux v_5117 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5119 <- eval (eq v_5114 (expression.bv_nat 2 3));
      v_5120 <- eval (bit_or v_5115 v_5119);
      v_5121 <- eval (mux v_5120 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5122 <- eval (mux v_5115 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_5122;
      setRegister af (expression.bv_nat 1 0);
      setRegister zf v_5121;
      setRegister sf (expression.bv_nat 1 0);
      setRegister cf v_5118;
      pure ()
    pat_end;
    pattern fun (v_2554 : Mem) (v_2555 : reg (bv 128)) => do
      v_11561 <- getRegister v_2555;
      v_11562 <- eval (extract v_11561 96 128);
      v_11563 <- evaluateAddress v_2554;
      v_11564 <- load v_11563 4;
      v_11565 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX comiss v_11562 v_11564);
      v_11566 <- eval (eq v_11565 (expression.bv_nat 2 0));
      v_11567 <- eval (eq v_11565 (expression.bv_nat 2 2));
      v_11568 <- eval (bit_or v_11566 v_11567);
      v_11569 <- eval (mux v_11568 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11570 <- eval (eq v_11565 (expression.bv_nat 2 3));
      v_11571 <- eval (bit_or v_11566 v_11570);
      v_11572 <- eval (mux v_11571 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_11573 <- eval (mux v_11566 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf v_11573;
      setRegister af (expression.bv_nat 1 0);
      setRegister zf v_11572;
      setRegister sf (expression.bv_nat 1 0);
      setRegister cf v_11569;
      pure ()
    pat_end
def cqto1 : instruction :=
  definst "cqto" $ do
    pattern fun => do
      v_5129 <- getRegister rax;
      v_5130 <- eval (svalueMInt v_5129);
      v_5131 <- eval (mi 128 v_5130);
      v_5132 <- eval (extract v_5131 0 64);
      setRegister rdx v_5132;
      pure ()
    pat_end
def cvtdq2pd1 : instruction :=
  definst "cvtdq2pd" $ do
    pattern fun (v_2571 : reg (bv 128)) (v_2572 : reg (bv 128)) => do
      v_5138 <- getRegister v_2571;
      v_5139 <- eval (extract v_5138 64 96);
      v_5140 <- eval (svalueMInt v_5139);
      v_5141 <- eval (Int2Float v_5140 53 11);
      v_5142 <- eval (Float2MInt v_5141 64);
      v_5143 <- eval (extract v_5138 96 128);
      v_5144 <- eval (svalueMInt v_5143);
      v_5145 <- eval (Int2Float v_5144 53 11);
      v_5146 <- eval (Float2MInt v_5145 64);
      v_5147 <- eval (concat v_5142 v_5146);
      setRegister (lhs.of_reg v_2572) v_5147;
      pure ()
    pat_end;
    pattern fun (v_2566 : Mem) (v_2567 : reg (bv 128)) => do
      v_11580 <- evaluateAddress v_2566;
      v_11581 <- load v_11580 8;
      v_11582 <- eval (extract v_11581 0 32);
      v_11583 <- eval (svalueMInt v_11582);
      v_11584 <- eval (Int2Float v_11583 53 11);
      v_11585 <- eval (Float2MInt v_11584 64);
      v_11586 <- eval (extract v_11581 32 64);
      v_11587 <- eval (svalueMInt v_11586);
      v_11588 <- eval (Int2Float v_11587 53 11);
      v_11589 <- eval (Float2MInt v_11588 64);
      v_11590 <- eval (concat v_11585 v_11589);
      setRegister (lhs.of_reg v_2567) v_11590;
      pure ()
    pat_end
def cvtdq2ps1 : instruction :=
  definst "cvtdq2ps" $ do
    pattern fun (v_2580 : reg (bv 128)) (v_2581 : reg (bv 128)) => do
      v_5153 <- getRegister v_2580;
      v_5154 <- eval (extract v_5153 0 32);
      v_5155 <- eval (svalueMInt v_5154);
      v_5156 <- eval (Int2Float v_5155 24 8);
      v_5157 <- eval (Float2MInt v_5156 32);
      v_5158 <- eval (extract v_5153 32 64);
      v_5159 <- eval (svalueMInt v_5158);
      v_5160 <- eval (Int2Float v_5159 24 8);
      v_5161 <- eval (Float2MInt v_5160 32);
      v_5162 <- eval (extract v_5153 64 96);
      v_5163 <- eval (svalueMInt v_5162);
      v_5164 <- eval (Int2Float v_5163 24 8);
      v_5165 <- eval (Float2MInt v_5164 32);
      v_5166 <- eval (extract v_5153 96 128);
      v_5167 <- eval (svalueMInt v_5166);
      v_5168 <- eval (Int2Float v_5167 24 8);
      v_5169 <- eval (Float2MInt v_5168 32);
      v_5170 <- eval (concat v_5165 v_5169);
      v_5171 <- eval (concat v_5161 v_5170);
      v_5172 <- eval (concat v_5157 v_5171);
      setRegister (lhs.of_reg v_2581) v_5172;
      pure ()
    pat_end;
    pattern fun (v_2575 : Mem) (v_2576 : reg (bv 128)) => do
      v_11592 <- evaluateAddress v_2575;
      v_11593 <- load v_11592 16;
      v_11594 <- eval (extract v_11593 0 32);
      v_11595 <- eval (svalueMInt v_11594);
      v_11596 <- eval (Int2Float v_11595 24 8);
      v_11597 <- eval (Float2MInt v_11596 32);
      v_11598 <- eval (extract v_11593 32 64);
      v_11599 <- eval (svalueMInt v_11598);
      v_11600 <- eval (Int2Float v_11599 24 8);
      v_11601 <- eval (Float2MInt v_11600 32);
      v_11602 <- eval (extract v_11593 64 96);
      v_11603 <- eval (svalueMInt v_11602);
      v_11604 <- eval (Int2Float v_11603 24 8);
      v_11605 <- eval (Float2MInt v_11604 32);
      v_11606 <- eval (extract v_11593 96 128);
      v_11607 <- eval (svalueMInt v_11606);
      v_11608 <- eval (Int2Float v_11607 24 8);
      v_11609 <- eval (Float2MInt v_11608 32);
      v_11610 <- eval (concat v_11605 v_11609);
      v_11611 <- eval (concat v_11601 v_11610);
      v_11612 <- eval (concat v_11597 v_11611);
      setRegister (lhs.of_reg v_2576) v_11612;
      pure ()
    pat_end
def cvtpd2dq1 : instruction :=
  definst "cvtpd2dq" $ do
    pattern fun (v_2589 : reg (bv 128)) (v_2590 : reg (bv 128)) => do
      v_5178 <- getRegister v_2589;
      v_5179 <- eval (extract v_5178 0 64);
      v_5180 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_5179);
      v_5181 <- eval (extract v_5178 64 128);
      v_5182 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_5181);
      v_5183 <- eval (concat v_5180 v_5182);
      v_5184 <- eval (concat (expression.bv_nat 64 0) v_5183);
      setRegister (lhs.of_reg v_2590) v_5184;
      pure ()
    pat_end;
    pattern fun (v_2584 : Mem) (v_2585 : reg (bv 128)) => do
      v_11614 <- evaluateAddress v_2584;
      v_11615 <- load v_11614 16;
      v_11616 <- eval (extract v_11615 0 64);
      v_11617 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_11616);
      v_11618 <- eval (extract v_11615 64 128);
      v_11619 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_11618);
      v_11620 <- eval (concat v_11617 v_11619);
      v_11621 <- eval (concat (expression.bv_nat 64 0) v_11620);
      setRegister (lhs.of_reg v_2585) v_11621;
      pure ()
    pat_end
def cvtpd2ps1 : instruction :=
  definst "cvtpd2ps" $ do
    pattern fun (v_2598 : reg (bv 128)) (v_2599 : reg (bv 128)) => do
      v_5190 <- getRegister v_2598;
      v_5191 <- eval (extract v_5190 0 64);
      v_5192 <- eval (MInt2Float v_5191 53 11);
      v_5193 <- eval (roundFloat v_5192 24 8);
      v_5194 <- eval (Float2MInt v_5193 32);
      v_5195 <- eval (extract v_5190 64 128);
      v_5196 <- eval (MInt2Float v_5195 53 11);
      v_5197 <- eval (roundFloat v_5196 24 8);
      v_5198 <- eval (Float2MInt v_5197 32);
      v_5199 <- eval (concat v_5194 v_5198);
      v_5200 <- eval (concat (expression.bv_nat 64 0) v_5199);
      setRegister (lhs.of_reg v_2599) v_5200;
      pure ()
    pat_end;
    pattern fun (v_2593 : Mem) (v_2594 : reg (bv 128)) => do
      v_11623 <- evaluateAddress v_2593;
      v_11624 <- load v_11623 16;
      v_11625 <- eval (extract v_11624 0 64);
      v_11626 <- eval (MInt2Float v_11625 53 11);
      v_11627 <- eval (roundFloat v_11626 24 8);
      v_11628 <- eval (Float2MInt v_11627 32);
      v_11629 <- eval (extract v_11624 64 128);
      v_11630 <- eval (MInt2Float v_11629 53 11);
      v_11631 <- eval (roundFloat v_11630 24 8);
      v_11632 <- eval (Float2MInt v_11631 32);
      v_11633 <- eval (concat v_11628 v_11632);
      v_11634 <- eval (concat (expression.bv_nat 64 0) v_11633);
      setRegister (lhs.of_reg v_2594) v_11634;
      pure ()
    pat_end
def cvtpi2pd1 : instruction :=
  definst "cvtpi2pd" $ do
    pattern fun (v_2602 : Mem) (v_2603 : reg (bv 128)) => do
      v_11636 <- evaluateAddress v_2602;
      v_11637 <- load v_11636 8;
      v_11638 <- eval (extract v_11637 0 32);
      v_11639 <- eval (svalueMInt v_11638);
      v_11640 <- eval (Int2Float v_11639 53 11);
      v_11641 <- eval (Float2MInt v_11640 64);
      v_11642 <- eval (extract v_11637 32 64);
      v_11643 <- eval (svalueMInt v_11642);
      v_11644 <- eval (Int2Float v_11643 53 11);
      v_11645 <- eval (Float2MInt v_11644 64);
      v_11646 <- eval (concat v_11641 v_11645);
      setRegister (lhs.of_reg v_2603) v_11646;
      pure ()
    pat_end
def cvtpi2ps1 : instruction :=
  definst "cvtpi2ps" $ do
    pattern fun (v_2606 : Mem) (v_2607 : reg (bv 128)) => do
      v_11648 <- getRegister v_2607;
      v_11649 <- eval (extract v_11648 0 64);
      v_11650 <- evaluateAddress v_2606;
      v_11651 <- load v_11650 8;
      v_11652 <- eval (extract v_11651 0 32);
      v_11653 <- eval (svalueMInt v_11652);
      v_11654 <- eval (Int2Float v_11653 24 8);
      v_11655 <- eval (Float2MInt v_11654 32);
      v_11656 <- eval (extract v_11651 32 64);
      v_11657 <- eval (svalueMInt v_11656);
      v_11658 <- eval (Int2Float v_11657 24 8);
      v_11659 <- eval (Float2MInt v_11658 32);
      v_11660 <- eval (concat v_11655 v_11659);
      v_11661 <- eval (concat v_11649 v_11660);
      setRegister (lhs.of_reg v_2607) v_11661;
      pure ()
    pat_end
def cvtps2dq1 : instruction :=
  definst "cvtps2dq" $ do
    pattern fun (v_2615 : reg (bv 128)) (v_2616 : reg (bv 128)) => do
      v_5214 <- getRegister v_2615;
      v_5215 <- eval (extract v_5214 0 32);
      v_5216 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_5215);
      v_5217 <- eval (extract v_5214 32 64);
      v_5218 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_5217);
      v_5219 <- eval (extract v_5214 64 96);
      v_5220 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_5219);
      v_5221 <- eval (extract v_5214 96 128);
      v_5222 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_5221);
      v_5223 <- eval (concat v_5220 v_5222);
      v_5224 <- eval (concat v_5218 v_5223);
      v_5225 <- eval (concat v_5216 v_5224);
      setRegister (lhs.of_reg v_2616) v_5225;
      pure ()
    pat_end;
    pattern fun (v_2610 : Mem) (v_2611 : reg (bv 128)) => do
      v_11663 <- evaluateAddress v_2610;
      v_11664 <- load v_11663 16;
      v_11665 <- eval (extract v_11664 0 32);
      v_11666 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_11665);
      v_11667 <- eval (extract v_11664 32 64);
      v_11668 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_11667);
      v_11669 <- eval (extract v_11664 64 96);
      v_11670 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_11669);
      v_11671 <- eval (extract v_11664 96 128);
      v_11672 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_11671);
      v_11673 <- eval (concat v_11670 v_11672);
      v_11674 <- eval (concat v_11668 v_11673);
      v_11675 <- eval (concat v_11666 v_11674);
      setRegister (lhs.of_reg v_2611) v_11675;
      pure ()
    pat_end
def cvtps2pd1 : instruction :=
  definst "cvtps2pd" $ do
    pattern fun (v_2624 : reg (bv 128)) (v_2625 : reg (bv 128)) => do
      v_5231 <- getRegister v_2624;
      v_5232 <- eval (extract v_5231 64 96);
      v_5233 <- eval (MInt2Float v_5232 24 8);
      v_5234 <- eval (roundFloat v_5233 53 11);
      v_5235 <- eval (Float2MInt v_5234 64);
      v_5236 <- eval (extract v_5231 96 128);
      v_5237 <- eval (MInt2Float v_5236 24 8);
      v_5238 <- eval (roundFloat v_5237 53 11);
      v_5239 <- eval (Float2MInt v_5238 64);
      v_5240 <- eval (concat v_5235 v_5239);
      setRegister (lhs.of_reg v_2625) v_5240;
      pure ()
    pat_end;
    pattern fun (v_2619 : Mem) (v_2620 : reg (bv 128)) => do
      v_11677 <- evaluateAddress v_2619;
      v_11678 <- load v_11677 8;
      v_11679 <- eval (extract v_11678 0 32);
      v_11680 <- eval (MInt2Float v_11679 24 8);
      v_11681 <- eval (roundFloat v_11680 53 11);
      v_11682 <- eval (Float2MInt v_11681 64);
      v_11683 <- eval (extract v_11678 32 64);
      v_11684 <- eval (MInt2Float v_11683 24 8);
      v_11685 <- eval (roundFloat v_11684 53 11);
      v_11686 <- eval (Float2MInt v_11685 64);
      v_11687 <- eval (concat v_11682 v_11686);
      setRegister (lhs.of_reg v_2620) v_11687;
      pure ()
    pat_end
def cvtsd2si1 : instruction :=
  definst "cvtsd2si" $ do
    pattern fun (v_2633 : reg (bv 128)) (v_2635 : reg (bv 32)) => do
      v_5246 <- getRegister v_2633;
      v_5247 <- eval (extract v_5246 64 128);
      v_5248 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_5247);
      setRegister (lhs.of_reg v_2635) v_5248;
      pure ()
    pat_end;
    pattern fun (v_2643 : reg (bv 128)) (v_2642 : reg (bv 64)) => do
      v_5254 <- getRegister v_2643;
      v_5255 <- eval (extract v_5254 64 128);
      v_5256 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_truncate v_5255);
      setRegister (lhs.of_reg v_2642) v_5256;
      pure ()
    pat_end;
    pattern fun (v_2628 : Mem) (v_2630 : reg (bv 32)) => do
      v_11689 <- evaluateAddress v_2628;
      v_11690 <- load v_11689 8;
      v_11691 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_11690);
      setRegister (lhs.of_reg v_2630) v_11691;
      pure ()
    pat_end;
    pattern fun (v_2637 : Mem) (v_2638 : reg (bv 64)) => do
      v_11693 <- evaluateAddress v_2637;
      v_11694 <- load v_11693 8;
      v_11695 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_truncate v_11694);
      setRegister (lhs.of_reg v_2638) v_11695;
      pure ()
    pat_end
def cvtsd2ss1 : instruction :=
  definst "cvtsd2ss" $ do
    pattern fun (v_2651 : reg (bv 128)) (v_2652 : reg (bv 128)) => do
      v_5262 <- getRegister v_2652;
      v_5263 <- eval (extract v_5262 0 96);
      v_5264 <- getRegister v_2651;
      v_5265 <- eval (extract v_5264 64 128);
      v_5266 <- eval (MInt2Float v_5265 53 11);
      v_5267 <- eval (roundFloat v_5266 24 8);
      v_5268 <- eval (Float2MInt v_5267 32);
      v_5269 <- eval (concat v_5263 v_5268);
      setRegister (lhs.of_reg v_2652) v_5269;
      pure ()
    pat_end;
    pattern fun (v_2646 : Mem) (v_2647 : reg (bv 128)) => do
      v_11697 <- getRegister v_2647;
      v_11698 <- eval (extract v_11697 0 96);
      v_11699 <- evaluateAddress v_2646;
      v_11700 <- load v_11699 8;
      v_11701 <- eval (MInt2Float v_11700 53 11);
      v_11702 <- eval (roundFloat v_11701 24 8);
      v_11703 <- eval (Float2MInt v_11702 32);
      v_11704 <- eval (concat v_11698 v_11703);
      setRegister (lhs.of_reg v_2647) v_11704;
      pure ()
    pat_end
def cvtsi2sdl1 : instruction :=
  definst "cvtsi2sdl" $ do
    pattern fun (v_2662 : reg (bv 32)) (v_2660 : reg (bv 128)) => do
      v_5275 <- getRegister v_2660;
      v_5276 <- eval (extract v_5275 0 64);
      v_5277 <- getRegister v_2662;
      v_5278 <- eval (svalueMInt v_5277);
      v_5279 <- eval (Int2Float v_5278 53 11);
      v_5280 <- eval (Float2MInt v_5279 64);
      v_5281 <- eval (concat v_5276 v_5280);
      setRegister (lhs.of_reg v_2660) v_5281;
      pure ()
    pat_end;
    pattern fun (v_2655 : Mem) (v_2656 : reg (bv 128)) => do
      v_11706 <- getRegister v_2656;
      v_11707 <- eval (extract v_11706 0 64);
      v_11708 <- evaluateAddress v_2655;
      v_11709 <- load v_11708 4;
      v_11710 <- eval (svalueMInt v_11709);
      v_11711 <- eval (Int2Float v_11710 53 11);
      v_11712 <- eval (Float2MInt v_11711 64);
      v_11713 <- eval (concat v_11707 v_11712);
      setRegister (lhs.of_reg v_2656) v_11713;
      pure ()
    pat_end
def cvtsi2sdq1 : instruction :=
  definst "cvtsi2sdq" $ do
    pattern fun (v_2669 : reg (bv 64)) (v_2670 : reg (bv 128)) => do
      v_5287 <- getRegister v_2670;
      v_5288 <- eval (extract v_5287 0 64);
      v_5289 <- getRegister v_2669;
      v_5290 <- eval (svalueMInt v_5289);
      v_5291 <- eval (Int2Float v_5290 53 11);
      v_5292 <- eval (Float2MInt v_5291 64);
      v_5293 <- eval (concat v_5288 v_5292);
      setRegister (lhs.of_reg v_2670) v_5293;
      pure ()
    pat_end;
    pattern fun (v_2664 : Mem) (v_2665 : reg (bv 128)) => do
      v_11715 <- getRegister v_2665;
      v_11716 <- eval (extract v_11715 0 64);
      v_11717 <- evaluateAddress v_2664;
      v_11718 <- load v_11717 8;
      v_11719 <- eval (svalueMInt v_11718);
      v_11720 <- eval (Int2Float v_11719 53 11);
      v_11721 <- eval (Float2MInt v_11720 64);
      v_11722 <- eval (concat v_11716 v_11721);
      setRegister (lhs.of_reg v_2665) v_11722;
      pure ()
    pat_end
def cvtsi2ssl1 : instruction :=
  definst "cvtsi2ssl" $ do
    pattern fun (v_2680 : reg (bv 32)) (v_2678 : reg (bv 128)) => do
      v_5299 <- getRegister v_2678;
      v_5300 <- eval (extract v_5299 0 96);
      v_5301 <- getRegister v_2680;
      v_5302 <- eval (svalueMInt v_5301);
      v_5303 <- eval (Int2Float v_5302 24 8);
      v_5304 <- eval (Float2MInt v_5303 32);
      v_5305 <- eval (concat v_5300 v_5304);
      setRegister (lhs.of_reg v_2678) v_5305;
      pure ()
    pat_end;
    pattern fun (v_2673 : Mem) (v_2674 : reg (bv 128)) => do
      v_11724 <- getRegister v_2674;
      v_11725 <- eval (extract v_11724 0 96);
      v_11726 <- evaluateAddress v_2673;
      v_11727 <- load v_11726 4;
      v_11728 <- eval (svalueMInt v_11727);
      v_11729 <- eval (Int2Float v_11728 24 8);
      v_11730 <- eval (Float2MInt v_11729 32);
      v_11731 <- eval (concat v_11725 v_11730);
      setRegister (lhs.of_reg v_2674) v_11731;
      pure ()
    pat_end
def cvtsi2ssq1 : instruction :=
  definst "cvtsi2ssq" $ do
    pattern fun (v_2687 : reg (bv 64)) (v_2688 : reg (bv 128)) => do
      v_5311 <- getRegister v_2688;
      v_5312 <- eval (extract v_5311 0 96);
      v_5313 <- getRegister v_2687;
      v_5314 <- eval (svalueMInt v_5313);
      v_5315 <- eval (Int2Float v_5314 24 8);
      v_5316 <- eval (Float2MInt v_5315 32);
      v_5317 <- eval (concat v_5312 v_5316);
      setRegister (lhs.of_reg v_2688) v_5317;
      pure ()
    pat_end;
    pattern fun (v_2682 : Mem) (v_2683 : reg (bv 128)) => do
      v_11733 <- getRegister v_2683;
      v_11734 <- eval (extract v_11733 0 96);
      v_11735 <- evaluateAddress v_2682;
      v_11736 <- load v_11735 8;
      v_11737 <- eval (svalueMInt v_11736);
      v_11738 <- eval (Int2Float v_11737 24 8);
      v_11739 <- eval (Float2MInt v_11738 32);
      v_11740 <- eval (concat v_11734 v_11739);
      setRegister (lhs.of_reg v_2683) v_11740;
      pure ()
    pat_end
def cvtss2sd1 : instruction :=
  definst "cvtss2sd" $ do
    pattern fun (v_2696 : reg (bv 128)) (v_2697 : reg (bv 128)) => do
      v_5323 <- getRegister v_2697;
      v_5324 <- eval (extract v_5323 0 64);
      v_5325 <- getRegister v_2696;
      v_5326 <- eval (extract v_5325 96 128);
      v_5327 <- eval (MInt2Float v_5326 24 8);
      v_5328 <- eval (roundFloat v_5327 53 11);
      v_5329 <- eval (Float2MInt v_5328 64);
      v_5330 <- eval (concat v_5324 v_5329);
      setRegister (lhs.of_reg v_2697) v_5330;
      pure ()
    pat_end;
    pattern fun (v_2691 : Mem) (v_2692 : reg (bv 128)) => do
      v_11742 <- getRegister v_2692;
      v_11743 <- eval (extract v_11742 0 64);
      v_11744 <- evaluateAddress v_2691;
      v_11745 <- load v_11744 4;
      v_11746 <- eval (MInt2Float v_11745 24 8);
      v_11747 <- eval (roundFloat v_11746 53 11);
      v_11748 <- eval (Float2MInt v_11747 64);
      v_11749 <- eval (concat v_11743 v_11748);
      setRegister (lhs.of_reg v_2692) v_11749;
      pure ()
    pat_end
def cvtss2si1 : instruction :=
  definst "cvtss2si" $ do
    pattern fun (v_2705 : reg (bv 128)) (v_2707 : reg (bv 32)) => do
      v_5336 <- getRegister v_2705;
      v_5337 <- eval (extract v_5336 96 128);
      v_5338 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_5337);
      setRegister (lhs.of_reg v_2707) v_5338;
      pure ()
    pat_end;
    pattern fun (v_2715 : reg (bv 128)) (v_2714 : reg (bv 64)) => do
      v_5344 <- getRegister v_2715;
      v_5345 <- eval (extract v_5344 96 128);
      v_5346 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int64_truncate v_5345);
      setRegister (lhs.of_reg v_2714) v_5346;
      pure ()
    pat_end;
    pattern fun (v_2700 : Mem) (v_2702 : reg (bv 32)) => do
      v_11751 <- evaluateAddress v_2700;
      v_11752 <- load v_11751 4;
      v_11753 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_11752);
      setRegister (lhs.of_reg v_2702) v_11753;
      pure ()
    pat_end;
    pattern fun (v_2709 : Mem) (v_2710 : reg (bv 64)) => do
      v_11755 <- evaluateAddress v_2709;
      v_11756 <- load v_11755 4;
      v_11757 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int64_truncate v_11756);
      setRegister (lhs.of_reg v_2710) v_11757;
      pure ()
    pat_end
def cvttpd2dq1 : instruction :=
  definst "cvttpd2dq" $ do
    pattern fun (v_2723 : reg (bv 128)) (v_2724 : reg (bv 128)) => do
      v_5352 <- getRegister v_2723;
      v_5353 <- eval (extract v_5352 0 64);
      v_5354 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_5353);
      v_5355 <- eval (extract v_5352 64 128);
      v_5356 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_5355);
      v_5357 <- eval (concat v_5354 v_5356);
      v_5358 <- eval (concat (expression.bv_nat 64 0) v_5357);
      setRegister (lhs.of_reg v_2724) v_5358;
      pure ()
    pat_end;
    pattern fun (v_2718 : Mem) (v_2719 : reg (bv 128)) => do
      v_11759 <- evaluateAddress v_2718;
      v_11760 <- load v_11759 16;
      v_11761 <- eval (extract v_11760 0 64);
      v_11762 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_11761);
      v_11763 <- eval (extract v_11760 64 128);
      v_11764 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_11763);
      v_11765 <- eval (concat v_11762 v_11764);
      v_11766 <- eval (concat (expression.bv_nat 64 0) v_11765);
      setRegister (lhs.of_reg v_2719) v_11766;
      pure ()
    pat_end
def cvttps2dq1 : instruction :=
  definst "cvttps2dq" $ do
    pattern fun (v_2732 : reg (bv 128)) (v_2733 : reg (bv 128)) => do
      v_5364 <- getRegister v_2732;
      v_5365 <- eval (extract v_5364 0 32);
      v_5366 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_5365);
      v_5367 <- eval (extract v_5364 32 64);
      v_5368 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_5367);
      v_5369 <- eval (extract v_5364 64 96);
      v_5370 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_5369);
      v_5371 <- eval (extract v_5364 96 128);
      v_5372 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_5371);
      v_5373 <- eval (concat v_5370 v_5372);
      v_5374 <- eval (concat v_5368 v_5373);
      v_5375 <- eval (concat v_5366 v_5374);
      setRegister (lhs.of_reg v_2733) v_5375;
      pure ()
    pat_end;
    pattern fun (v_2727 : Mem) (v_2728 : reg (bv 128)) => do
      v_11768 <- evaluateAddress v_2727;
      v_11769 <- load v_11768 16;
      v_11770 <- eval (extract v_11769 0 32);
      v_11771 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_11770);
      v_11772 <- eval (extract v_11769 32 64);
      v_11773 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_11772);
      v_11774 <- eval (extract v_11769 64 96);
      v_11775 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_11774);
      v_11776 <- eval (extract v_11769 96 128);
      v_11777 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_11776);
      v_11778 <- eval (concat v_11775 v_11777);
      v_11779 <- eval (concat v_11773 v_11778);
      v_11780 <- eval (concat v_11771 v_11779);
      setRegister (lhs.of_reg v_2728) v_11780;
      pure ()
    pat_end
def cvttsd2si1 : instruction :=
  definst "cvttsd2si" $ do
    pattern fun (v_2741 : reg (bv 128)) (v_2743 : reg (bv 32)) => do
      v_5381 <- getRegister v_2741;
      v_5382 <- eval (extract v_5381 64 128);
      v_5383 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_5382);
      setRegister (lhs.of_reg v_2743) v_5383;
      pure ()
    pat_end;
    pattern fun (v_2751 : reg (bv 128)) (v_2750 : reg (bv 64)) => do
      v_5389 <- getRegister v_2751;
      v_5390 <- eval (extract v_5389 64 128);
      v_5391 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_truncate v_5390);
      setRegister (lhs.of_reg v_2750) v_5391;
      pure ()
    pat_end;
    pattern fun (v_2736 : Mem) (v_2738 : reg (bv 32)) => do
      v_11782 <- evaluateAddress v_2736;
      v_11783 <- load v_11782 8;
      v_11784 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int32_truncate v_11783);
      setRegister (lhs.of_reg v_2738) v_11784;
      pure ()
    pat_end;
    pattern fun (v_2745 : Mem) (v_2746 : reg (bv 64)) => do
      v_11786 <- evaluateAddress v_2745;
      v_11787 <- load v_11786 8;
      v_11788 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_truncate v_11787);
      setRegister (lhs.of_reg v_2746) v_11788;
      pure ()
    pat_end
def cvttss2si1 : instruction :=
  definst "cvttss2si" $ do
    pattern fun (v_2759 : reg (bv 128)) (v_2761 : reg (bv 32)) => do
      v_5397 <- getRegister v_2759;
      v_5398 <- eval (extract v_5397 96 128);
      v_5399 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_5398);
      setRegister (lhs.of_reg v_2761) v_5399;
      pure ()
    pat_end;
    pattern fun (v_2769 : reg (bv 128)) (v_2768 : reg (bv 64)) => do
      v_5405 <- getRegister v_2769;
      v_5406 <- eval (extract v_5405 96 128);
      v_5407 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int64_truncate v_5406);
      setRegister (lhs.of_reg v_2768) v_5407;
      pure ()
    pat_end;
    pattern fun (v_2754 : Mem) (v_2756 : reg (bv 32)) => do
      v_11790 <- evaluateAddress v_2754;
      v_11791 <- load v_11790 4;
      v_11792 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_truncate v_11791);
      setRegister (lhs.of_reg v_2756) v_11792;
      pure ()
    pat_end;
    pattern fun (v_2763 : Mem) (v_2764 : reg (bv 64)) => do
      v_11794 <- evaluateAddress v_2763;
      v_11795 <- load v_11794 4;
      v_11796 <- eval (_(_)_MINT-WRAPPER-SYNTAX cvt_single_to_int64_truncate v_11795);
      setRegister (lhs.of_reg v_2764) v_11796;
      pure ()
    pat_end
def cwtd1 : instruction :=
  definst "cwtd" $ do
    pattern fun => do
      v_5409 <- getRegister rdx;
      v_5410 <- eval (extract v_5409 0 48);
      v_5411 <- getRegister rax;
      v_5412 <- eval (extract v_5411 48 64);
      v_5413 <- eval (svalueMInt v_5412);
      v_5414 <- eval (mi 32 v_5413);
      v_5415 <- eval (extract v_5414 0 16);
      v_5416 <- eval (concat v_5410 v_5415);
      setRegister rdx v_5416;
      pure ()
    pat_end
def cwtl1 : instruction :=
  definst "cwtl" $ do
    pattern fun => do
      v_5418 <- getRegister rax;
      v_5419 <- eval (extract v_5418 48 64);
      v_5420 <- eval (svalueMInt v_5419);
      v_5421 <- eval (mi 32 v_5420);
      setRegister eax v_5421;
      pure ()
    pat_end
def decb1 : instruction :=
  definst "decb" $ do
    pattern fun (v_2782 : reg (bv 8)) => do
      v_5426 <- getRegister v_2782;
      v_5427 <- eval (sub v_5426 (expression.bv_nat 8 1));
      v_5428 <- eval (extract v_5427 0 1);
      v_5429 <- eval (eq v_5427 (expression.bv_nat 8 0));
      v_5430 <- eval (mux v_5429 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5431 <- eval (extract v_5426 4 8);
      v_5432 <- eval (eq v_5431 (expression.bv_nat 4 0));
      v_5433 <- eval (mux v_5432 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5434 <- eval (extract v_5427 7 8);
      v_5435 <- eval (eq v_5434 (expression.bv_nat 1 1));
      v_5436 <- eval (extract v_5427 6 7);
      v_5437 <- eval (eq v_5436 (expression.bv_nat 1 1));
      v_5438 <- eval (eq v_5435 v_5437);
      v_5439 <- eval (notBool_ v_5438);
      v_5440 <- eval (extract v_5427 5 6);
      v_5441 <- eval (eq v_5440 (expression.bv_nat 1 1));
      v_5442 <- eval (eq v_5439 v_5441);
      v_5443 <- eval (notBool_ v_5442);
      v_5444 <- eval (extract v_5427 4 5);
      v_5445 <- eval (eq v_5444 (expression.bv_nat 1 1));
      v_5446 <- eval (eq v_5443 v_5445);
      v_5447 <- eval (notBool_ v_5446);
      v_5448 <- eval (extract v_5427 3 4);
      v_5449 <- eval (eq v_5448 (expression.bv_nat 1 1));
      v_5450 <- eval (eq v_5447 v_5449);
      v_5451 <- eval (notBool_ v_5450);
      v_5452 <- eval (extract v_5427 2 3);
      v_5453 <- eval (eq v_5452 (expression.bv_nat 1 1));
      v_5454 <- eval (eq v_5451 v_5453);
      v_5455 <- eval (notBool_ v_5454);
      v_5456 <- eval (extract v_5427 1 2);
      v_5457 <- eval (eq v_5456 (expression.bv_nat 1 1));
      v_5458 <- eval (eq v_5455 v_5457);
      v_5459 <- eval (notBool_ v_5458);
      v_5460 <- eval (eq v_5428 (expression.bv_nat 1 1));
      v_5461 <- eval (eq v_5459 v_5460);
      v_5462 <- eval (notBool_ v_5461);
      v_5463 <- eval (notBool_ v_5462);
      v_5464 <- eval (mux v_5463 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5465 <- eval (extract v_5426 0 1);
      v_5466 <- eval (eq v_5465 (expression.bv_nat 1 1));
      v_5467 <- eval (extract v_5426 1 8);
      v_5468 <- eval (eq v_5467 (expression.bv_nat 7 0));
      v_5469 <- eval (bit_and v_5466 v_5468);
      v_5470 <- eval (mux v_5469 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2782) v_5427;
      setRegister of v_5470;
      setRegister pf v_5464;
      setRegister af v_5433;
      setRegister zf v_5430;
      setRegister sf v_5428;
      pure ()
    pat_end;
    pattern fun (v_2786 : reg (bv 8)) => do
      v_5477 <- getRegister v_2786;
      v_5478 <- eval (sub v_5477 (expression.bv_nat 8 1));
      v_5479 <- eval (extract v_5478 0 1);
      v_5480 <- eval (extract v_5477 4 8);
      v_5481 <- eval (eq v_5480 (expression.bv_nat 4 0));
      v_5482 <- eval (mux v_5481 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5483 <- eval (eq v_5478 (expression.bv_nat 8 0));
      v_5484 <- eval (mux v_5483 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5485 <- eval (extract v_5478 7 8);
      v_5486 <- eval (eq v_5485 (expression.bv_nat 1 1));
      v_5487 <- eval (extract v_5478 6 7);
      v_5488 <- eval (eq v_5487 (expression.bv_nat 1 1));
      v_5489 <- eval (eq v_5486 v_5488);
      v_5490 <- eval (notBool_ v_5489);
      v_5491 <- eval (extract v_5478 5 6);
      v_5492 <- eval (eq v_5491 (expression.bv_nat 1 1));
      v_5493 <- eval (eq v_5490 v_5492);
      v_5494 <- eval (notBool_ v_5493);
      v_5495 <- eval (extract v_5478 4 5);
      v_5496 <- eval (eq v_5495 (expression.bv_nat 1 1));
      v_5497 <- eval (eq v_5494 v_5496);
      v_5498 <- eval (notBool_ v_5497);
      v_5499 <- eval (extract v_5478 3 4);
      v_5500 <- eval (eq v_5499 (expression.bv_nat 1 1));
      v_5501 <- eval (eq v_5498 v_5500);
      v_5502 <- eval (notBool_ v_5501);
      v_5503 <- eval (extract v_5478 2 3);
      v_5504 <- eval (eq v_5503 (expression.bv_nat 1 1));
      v_5505 <- eval (eq v_5502 v_5504);
      v_5506 <- eval (notBool_ v_5505);
      v_5507 <- eval (extract v_5478 1 2);
      v_5508 <- eval (eq v_5507 (expression.bv_nat 1 1));
      v_5509 <- eval (eq v_5506 v_5508);
      v_5510 <- eval (notBool_ v_5509);
      v_5511 <- eval (eq v_5479 (expression.bv_nat 1 1));
      v_5512 <- eval (eq v_5510 v_5511);
      v_5513 <- eval (notBool_ v_5512);
      v_5514 <- eval (notBool_ v_5513);
      v_5515 <- eval (mux v_5514 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5516 <- eval (extract v_5477 0 1);
      v_5517 <- eval (eq v_5516 (expression.bv_nat 1 1));
      v_5518 <- eval (extract v_5477 1 8);
      v_5519 <- eval (eq v_5518 (expression.bv_nat 7 0));
      v_5520 <- eval (bit_and v_5517 v_5519);
      v_5521 <- eval (mux v_5520 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2786) v_5478;
      setRegister of v_5521;
      setRegister pf v_5515;
      setRegister zf v_5484;
      setRegister af v_5482;
      setRegister sf v_5479;
      pure ()
    pat_end;
    pattern fun (v_2778 : Mem) => do
      v_12878 <- evaluateAddress v_2778;
      v_12879 <- load v_12878 1;
      v_12880 <- eval (sub v_12879 (expression.bv_nat 8 1));
      store v_12878 v_12880 1;
      v_12882 <- eval (extract v_12880 0 1);
      v_12883 <- eval (eq v_12880 (expression.bv_nat 8 0));
      v_12884 <- eval (mux v_12883 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12885 <- eval (extract v_12879 4 8);
      v_12886 <- eval (eq v_12885 (expression.bv_nat 4 0));
      v_12887 <- eval (mux v_12886 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12888 <- eval (extract v_12880 7 8);
      v_12889 <- eval (eq v_12888 (expression.bv_nat 1 1));
      v_12890 <- eval (extract v_12880 6 7);
      v_12891 <- eval (eq v_12890 (expression.bv_nat 1 1));
      v_12892 <- eval (eq v_12889 v_12891);
      v_12893 <- eval (notBool_ v_12892);
      v_12894 <- eval (extract v_12880 5 6);
      v_12895 <- eval (eq v_12894 (expression.bv_nat 1 1));
      v_12896 <- eval (eq v_12893 v_12895);
      v_12897 <- eval (notBool_ v_12896);
      v_12898 <- eval (extract v_12880 4 5);
      v_12899 <- eval (eq v_12898 (expression.bv_nat 1 1));
      v_12900 <- eval (eq v_12897 v_12899);
      v_12901 <- eval (notBool_ v_12900);
      v_12902 <- eval (extract v_12880 3 4);
      v_12903 <- eval (eq v_12902 (expression.bv_nat 1 1));
      v_12904 <- eval (eq v_12901 v_12903);
      v_12905 <- eval (notBool_ v_12904);
      v_12906 <- eval (extract v_12880 2 3);
      v_12907 <- eval (eq v_12906 (expression.bv_nat 1 1));
      v_12908 <- eval (eq v_12905 v_12907);
      v_12909 <- eval (notBool_ v_12908);
      v_12910 <- eval (extract v_12880 1 2);
      v_12911 <- eval (eq v_12910 (expression.bv_nat 1 1));
      v_12912 <- eval (eq v_12909 v_12911);
      v_12913 <- eval (notBool_ v_12912);
      v_12914 <- eval (eq v_12882 (expression.bv_nat 1 1));
      v_12915 <- eval (eq v_12913 v_12914);
      v_12916 <- eval (notBool_ v_12915);
      v_12917 <- eval (notBool_ v_12916);
      v_12918 <- eval (mux v_12917 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12919 <- eval (extract v_12879 0 1);
      v_12920 <- eval (eq v_12919 (expression.bv_nat 1 1));
      v_12921 <- eval (extract v_12879 1 8);
      v_12922 <- eval (eq v_12921 (expression.bv_nat 7 0));
      v_12923 <- eval (bit_and v_12920 v_12922);
      v_12924 <- eval (mux v_12923 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_12924;
      setRegister pf v_12918;
      setRegister af v_12887;
      setRegister zf v_12884;
      setRegister sf v_12882;
      pure ()
    pat_end
def decl1 : instruction :=
  definst "decl" $ do
    pattern fun (v_2794 : reg (bv 32)) => do
      v_5531 <- getRegister v_2794;
      v_5532 <- eval (sub v_5531 (expression.bv_nat 32 1));
      v_5533 <- eval (extract v_5532 0 1);
      v_5534 <- eval (eq v_5532 (expression.bv_nat 32 0));
      v_5535 <- eval (mux v_5534 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5536 <- eval (extract v_5531 28 32);
      v_5537 <- eval (eq v_5536 (expression.bv_nat 4 0));
      v_5538 <- eval (mux v_5537 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5539 <- eval (extract v_5532 31 32);
      v_5540 <- eval (eq v_5539 (expression.bv_nat 1 1));
      v_5541 <- eval (extract v_5532 30 31);
      v_5542 <- eval (eq v_5541 (expression.bv_nat 1 1));
      v_5543 <- eval (eq v_5540 v_5542);
      v_5544 <- eval (notBool_ v_5543);
      v_5545 <- eval (extract v_5532 29 30);
      v_5546 <- eval (eq v_5545 (expression.bv_nat 1 1));
      v_5547 <- eval (eq v_5544 v_5546);
      v_5548 <- eval (notBool_ v_5547);
      v_5549 <- eval (extract v_5532 28 29);
      v_5550 <- eval (eq v_5549 (expression.bv_nat 1 1));
      v_5551 <- eval (eq v_5548 v_5550);
      v_5552 <- eval (notBool_ v_5551);
      v_5553 <- eval (extract v_5532 27 28);
      v_5554 <- eval (eq v_5553 (expression.bv_nat 1 1));
      v_5555 <- eval (eq v_5552 v_5554);
      v_5556 <- eval (notBool_ v_5555);
      v_5557 <- eval (extract v_5532 26 27);
      v_5558 <- eval (eq v_5557 (expression.bv_nat 1 1));
      v_5559 <- eval (eq v_5556 v_5558);
      v_5560 <- eval (notBool_ v_5559);
      v_5561 <- eval (extract v_5532 25 26);
      v_5562 <- eval (eq v_5561 (expression.bv_nat 1 1));
      v_5563 <- eval (eq v_5560 v_5562);
      v_5564 <- eval (notBool_ v_5563);
      v_5565 <- eval (extract v_5532 24 25);
      v_5566 <- eval (eq v_5565 (expression.bv_nat 1 1));
      v_5567 <- eval (eq v_5564 v_5566);
      v_5568 <- eval (notBool_ v_5567);
      v_5569 <- eval (notBool_ v_5568);
      v_5570 <- eval (mux v_5569 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5571 <- eval (extract v_5531 0 1);
      v_5572 <- eval (eq v_5571 (expression.bv_nat 1 1));
      v_5573 <- eval (extract v_5531 1 32);
      v_5574 <- eval (eq v_5573 (expression.bv_nat 31 0));
      v_5575 <- eval (bit_and v_5572 v_5574);
      v_5576 <- eval (mux v_5575 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2794) v_5532;
      setRegister of v_5576;
      setRegister pf v_5570;
      setRegister af v_5538;
      setRegister zf v_5535;
      setRegister sf v_5533;
      pure ()
    pat_end;
    pattern fun (v_2789 : Mem) => do
      v_12930 <- evaluateAddress v_2789;
      v_12931 <- load v_12930 4;
      v_12932 <- eval (sub v_12931 (expression.bv_nat 32 1));
      store v_12930 v_12932 4;
      v_12934 <- eval (extract v_12932 0 1);
      v_12935 <- eval (eq v_12932 (expression.bv_nat 32 0));
      v_12936 <- eval (mux v_12935 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12937 <- eval (extract v_12931 28 32);
      v_12938 <- eval (eq v_12937 (expression.bv_nat 4 0));
      v_12939 <- eval (mux v_12938 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12940 <- eval (extract v_12932 31 32);
      v_12941 <- eval (eq v_12940 (expression.bv_nat 1 1));
      v_12942 <- eval (extract v_12932 30 31);
      v_12943 <- eval (eq v_12942 (expression.bv_nat 1 1));
      v_12944 <- eval (eq v_12941 v_12943);
      v_12945 <- eval (notBool_ v_12944);
      v_12946 <- eval (extract v_12932 29 30);
      v_12947 <- eval (eq v_12946 (expression.bv_nat 1 1));
      v_12948 <- eval (eq v_12945 v_12947);
      v_12949 <- eval (notBool_ v_12948);
      v_12950 <- eval (extract v_12932 28 29);
      v_12951 <- eval (eq v_12950 (expression.bv_nat 1 1));
      v_12952 <- eval (eq v_12949 v_12951);
      v_12953 <- eval (notBool_ v_12952);
      v_12954 <- eval (extract v_12932 27 28);
      v_12955 <- eval (eq v_12954 (expression.bv_nat 1 1));
      v_12956 <- eval (eq v_12953 v_12955);
      v_12957 <- eval (notBool_ v_12956);
      v_12958 <- eval (extract v_12932 26 27);
      v_12959 <- eval (eq v_12958 (expression.bv_nat 1 1));
      v_12960 <- eval (eq v_12957 v_12959);
      v_12961 <- eval (notBool_ v_12960);
      v_12962 <- eval (extract v_12932 25 26);
      v_12963 <- eval (eq v_12962 (expression.bv_nat 1 1));
      v_12964 <- eval (eq v_12961 v_12963);
      v_12965 <- eval (notBool_ v_12964);
      v_12966 <- eval (extract v_12932 24 25);
      v_12967 <- eval (eq v_12966 (expression.bv_nat 1 1));
      v_12968 <- eval (eq v_12965 v_12967);
      v_12969 <- eval (notBool_ v_12968);
      v_12970 <- eval (notBool_ v_12969);
      v_12971 <- eval (mux v_12970 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12972 <- eval (extract v_12931 0 1);
      v_12973 <- eval (eq v_12972 (expression.bv_nat 1 1));
      v_12974 <- eval (extract v_12931 1 32);
      v_12975 <- eval (eq v_12974 (expression.bv_nat 31 0));
      v_12976 <- eval (bit_and v_12973 v_12975);
      v_12977 <- eval (mux v_12976 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_12977;
      setRegister pf v_12971;
      setRegister af v_12939;
      setRegister zf v_12936;
      setRegister sf v_12934;
      pure ()
    pat_end
def decq1 : instruction :=
  definst "decq" $ do
    pattern fun (v_2800 : reg (bv 64)) => do
      v_5586 <- getRegister v_2800;
      v_5587 <- eval (sub v_5586 (expression.bv_nat 64 1));
      v_5588 <- eval (extract v_5587 0 1);
      v_5589 <- eval (eq v_5587 (expression.bv_nat 64 0));
      v_5590 <- eval (mux v_5589 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5591 <- eval (extract v_5586 60 64);
      v_5592 <- eval (eq v_5591 (expression.bv_nat 4 0));
      v_5593 <- eval (mux v_5592 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5594 <- eval (extract v_5587 63 64);
      v_5595 <- eval (eq v_5594 (expression.bv_nat 1 1));
      v_5596 <- eval (extract v_5587 62 63);
      v_5597 <- eval (eq v_5596 (expression.bv_nat 1 1));
      v_5598 <- eval (eq v_5595 v_5597);
      v_5599 <- eval (notBool_ v_5598);
      v_5600 <- eval (extract v_5587 61 62);
      v_5601 <- eval (eq v_5600 (expression.bv_nat 1 1));
      v_5602 <- eval (eq v_5599 v_5601);
      v_5603 <- eval (notBool_ v_5602);
      v_5604 <- eval (extract v_5587 60 61);
      v_5605 <- eval (eq v_5604 (expression.bv_nat 1 1));
      v_5606 <- eval (eq v_5603 v_5605);
      v_5607 <- eval (notBool_ v_5606);
      v_5608 <- eval (extract v_5587 59 60);
      v_5609 <- eval (eq v_5608 (expression.bv_nat 1 1));
      v_5610 <- eval (eq v_5607 v_5609);
      v_5611 <- eval (notBool_ v_5610);
      v_5612 <- eval (extract v_5587 58 59);
      v_5613 <- eval (eq v_5612 (expression.bv_nat 1 1));
      v_5614 <- eval (eq v_5611 v_5613);
      v_5615 <- eval (notBool_ v_5614);
      v_5616 <- eval (extract v_5587 57 58);
      v_5617 <- eval (eq v_5616 (expression.bv_nat 1 1));
      v_5618 <- eval (eq v_5615 v_5617);
      v_5619 <- eval (notBool_ v_5618);
      v_5620 <- eval (extract v_5587 56 57);
      v_5621 <- eval (eq v_5620 (expression.bv_nat 1 1));
      v_5622 <- eval (eq v_5619 v_5621);
      v_5623 <- eval (notBool_ v_5622);
      v_5624 <- eval (notBool_ v_5623);
      v_5625 <- eval (mux v_5624 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5626 <- eval (extract v_5586 0 1);
      v_5627 <- eval (eq v_5626 (expression.bv_nat 1 1));
      v_5628 <- eval (extract v_5586 1 64);
      v_5629 <- eval (eq v_5628 (expression.bv_nat 63 0));
      v_5630 <- eval (bit_and v_5627 v_5629);
      v_5631 <- eval (mux v_5630 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2800) v_5587;
      setRegister of v_5631;
      setRegister pf v_5625;
      setRegister af v_5593;
      setRegister zf v_5590;
      setRegister sf v_5588;
      pure ()
    pat_end;
    pattern fun (v_2796 : Mem) => do
      v_12983 <- evaluateAddress v_2796;
      v_12984 <- load v_12983 8;
      v_12985 <- eval (sub v_12984 (expression.bv_nat 64 1));
      store v_12983 v_12985 8;
      v_12987 <- eval (extract v_12985 0 1);
      v_12988 <- eval (eq v_12985 (expression.bv_nat 64 0));
      v_12989 <- eval (mux v_12988 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12990 <- eval (extract v_12984 60 64);
      v_12991 <- eval (eq v_12990 (expression.bv_nat 4 0));
      v_12992 <- eval (mux v_12991 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12993 <- eval (extract v_12985 63 64);
      v_12994 <- eval (eq v_12993 (expression.bv_nat 1 1));
      v_12995 <- eval (extract v_12985 62 63);
      v_12996 <- eval (eq v_12995 (expression.bv_nat 1 1));
      v_12997 <- eval (eq v_12994 v_12996);
      v_12998 <- eval (notBool_ v_12997);
      v_12999 <- eval (extract v_12985 61 62);
      v_13000 <- eval (eq v_12999 (expression.bv_nat 1 1));
      v_13001 <- eval (eq v_12998 v_13000);
      v_13002 <- eval (notBool_ v_13001);
      v_13003 <- eval (extract v_12985 60 61);
      v_13004 <- eval (eq v_13003 (expression.bv_nat 1 1));
      v_13005 <- eval (eq v_13002 v_13004);
      v_13006 <- eval (notBool_ v_13005);
      v_13007 <- eval (extract v_12985 59 60);
      v_13008 <- eval (eq v_13007 (expression.bv_nat 1 1));
      v_13009 <- eval (eq v_13006 v_13008);
      v_13010 <- eval (notBool_ v_13009);
      v_13011 <- eval (extract v_12985 58 59);
      v_13012 <- eval (eq v_13011 (expression.bv_nat 1 1));
      v_13013 <- eval (eq v_13010 v_13012);
      v_13014 <- eval (notBool_ v_13013);
      v_13015 <- eval (extract v_12985 57 58);
      v_13016 <- eval (eq v_13015 (expression.bv_nat 1 1));
      v_13017 <- eval (eq v_13014 v_13016);
      v_13018 <- eval (notBool_ v_13017);
      v_13019 <- eval (extract v_12985 56 57);
      v_13020 <- eval (eq v_13019 (expression.bv_nat 1 1));
      v_13021 <- eval (eq v_13018 v_13020);
      v_13022 <- eval (notBool_ v_13021);
      v_13023 <- eval (notBool_ v_13022);
      v_13024 <- eval (mux v_13023 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13025 <- eval (extract v_12984 0 1);
      v_13026 <- eval (eq v_13025 (expression.bv_nat 1 1));
      v_13027 <- eval (extract v_12984 1 64);
      v_13028 <- eval (eq v_13027 (expression.bv_nat 63 0));
      v_13029 <- eval (bit_and v_13026 v_13028);
      v_13030 <- eval (mux v_13029 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13030;
      setRegister pf v_13024;
      setRegister af v_12992;
      setRegister zf v_12989;
      setRegister sf v_12987;
      pure ()
    pat_end
def decw1 : instruction :=
  definst "decw" $ do
    pattern fun (v_2807 : reg (bv 16)) => do
      v_5641 <- getRegister v_2807;
      v_5642 <- eval (sub v_5641 (expression.bv_nat 16 1));
      v_5643 <- eval (extract v_5642 0 1);
      v_5644 <- eval (eq v_5642 (expression.bv_nat 16 0));
      v_5645 <- eval (mux v_5644 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5646 <- eval (extract v_5641 12 16);
      v_5647 <- eval (eq v_5646 (expression.bv_nat 4 0));
      v_5648 <- eval (mux v_5647 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5649 <- eval (extract v_5642 15 16);
      v_5650 <- eval (eq v_5649 (expression.bv_nat 1 1));
      v_5651 <- eval (extract v_5642 14 15);
      v_5652 <- eval (eq v_5651 (expression.bv_nat 1 1));
      v_5653 <- eval (eq v_5650 v_5652);
      v_5654 <- eval (notBool_ v_5653);
      v_5655 <- eval (extract v_5642 13 14);
      v_5656 <- eval (eq v_5655 (expression.bv_nat 1 1));
      v_5657 <- eval (eq v_5654 v_5656);
      v_5658 <- eval (notBool_ v_5657);
      v_5659 <- eval (extract v_5642 12 13);
      v_5660 <- eval (eq v_5659 (expression.bv_nat 1 1));
      v_5661 <- eval (eq v_5658 v_5660);
      v_5662 <- eval (notBool_ v_5661);
      v_5663 <- eval (extract v_5642 11 12);
      v_5664 <- eval (eq v_5663 (expression.bv_nat 1 1));
      v_5665 <- eval (eq v_5662 v_5664);
      v_5666 <- eval (notBool_ v_5665);
      v_5667 <- eval (extract v_5642 10 11);
      v_5668 <- eval (eq v_5667 (expression.bv_nat 1 1));
      v_5669 <- eval (eq v_5666 v_5668);
      v_5670 <- eval (notBool_ v_5669);
      v_5671 <- eval (extract v_5642 9 10);
      v_5672 <- eval (eq v_5671 (expression.bv_nat 1 1));
      v_5673 <- eval (eq v_5670 v_5672);
      v_5674 <- eval (notBool_ v_5673);
      v_5675 <- eval (extract v_5642 8 9);
      v_5676 <- eval (eq v_5675 (expression.bv_nat 1 1));
      v_5677 <- eval (eq v_5674 v_5676);
      v_5678 <- eval (notBool_ v_5677);
      v_5679 <- eval (notBool_ v_5678);
      v_5680 <- eval (mux v_5679 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5681 <- eval (extract v_5641 0 1);
      v_5682 <- eval (eq v_5681 (expression.bv_nat 1 1));
      v_5683 <- eval (extract v_5641 1 16);
      v_5684 <- eval (eq v_5683 (expression.bv_nat 15 0));
      v_5685 <- eval (bit_and v_5682 v_5684);
      v_5686 <- eval (mux v_5685 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2807) v_5642;
      setRegister of v_5686;
      setRegister pf v_5680;
      setRegister af v_5648;
      setRegister zf v_5645;
      setRegister sf v_5643;
      pure ()
    pat_end;
    pattern fun (v_2803 : Mem) => do
      v_13036 <- evaluateAddress v_2803;
      v_13037 <- load v_13036 2;
      v_13038 <- eval (sub v_13037 (expression.bv_nat 16 1));
      store v_13036 v_13038 2;
      v_13040 <- eval (extract v_13038 0 1);
      v_13041 <- eval (eq v_13038 (expression.bv_nat 16 0));
      v_13042 <- eval (mux v_13041 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13043 <- eval (extract v_13037 12 16);
      v_13044 <- eval (eq v_13043 (expression.bv_nat 4 0));
      v_13045 <- eval (mux v_13044 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13046 <- eval (extract v_13038 15 16);
      v_13047 <- eval (eq v_13046 (expression.bv_nat 1 1));
      v_13048 <- eval (extract v_13038 14 15);
      v_13049 <- eval (eq v_13048 (expression.bv_nat 1 1));
      v_13050 <- eval (eq v_13047 v_13049);
      v_13051 <- eval (notBool_ v_13050);
      v_13052 <- eval (extract v_13038 13 14);
      v_13053 <- eval (eq v_13052 (expression.bv_nat 1 1));
      v_13054 <- eval (eq v_13051 v_13053);
      v_13055 <- eval (notBool_ v_13054);
      v_13056 <- eval (extract v_13038 12 13);
      v_13057 <- eval (eq v_13056 (expression.bv_nat 1 1));
      v_13058 <- eval (eq v_13055 v_13057);
      v_13059 <- eval (notBool_ v_13058);
      v_13060 <- eval (extract v_13038 11 12);
      v_13061 <- eval (eq v_13060 (expression.bv_nat 1 1));
      v_13062 <- eval (eq v_13059 v_13061);
      v_13063 <- eval (notBool_ v_13062);
      v_13064 <- eval (extract v_13038 10 11);
      v_13065 <- eval (eq v_13064 (expression.bv_nat 1 1));
      v_13066 <- eval (eq v_13063 v_13065);
      v_13067 <- eval (notBool_ v_13066);
      v_13068 <- eval (extract v_13038 9 10);
      v_13069 <- eval (eq v_13068 (expression.bv_nat 1 1));
      v_13070 <- eval (eq v_13067 v_13069);
      v_13071 <- eval (notBool_ v_13070);
      v_13072 <- eval (extract v_13038 8 9);
      v_13073 <- eval (eq v_13072 (expression.bv_nat 1 1));
      v_13074 <- eval (eq v_13071 v_13073);
      v_13075 <- eval (notBool_ v_13074);
      v_13076 <- eval (notBool_ v_13075);
      v_13077 <- eval (mux v_13076 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13078 <- eval (extract v_13037 0 1);
      v_13079 <- eval (eq v_13078 (expression.bv_nat 1 1));
      v_13080 <- eval (extract v_13037 1 16);
      v_13081 <- eval (eq v_13080 (expression.bv_nat 15 0));
      v_13082 <- eval (bit_and v_13079 v_13081);
      v_13083 <- eval (mux v_13082 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13083;
      setRegister pf v_13077;
      setRegister af v_13045;
      setRegister zf v_13042;
      setRegister sf v_13040;
      pure ()
    pat_end
def divb1 : instruction :=
  definst "divb" $ do
    pattern fun (v_2814 : reg (bv 8)) => do
      v_5696 <- getRegister rax;
      v_5697 <- eval (extract v_5696 0 48);
      v_5698 <- eval (extract v_5696 48 64);
      v_5699 <- getRegister v_2814;
      v_5700 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int8 v_5698 v_5699);
      v_5701 <- eval (concat v_5697 v_5700);
      v_5702 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int8 v_5698 v_5699);
      v_5703 <- eval (concat v_5701 v_5702);
      setRegister rax v_5703;
      setRegister of undef;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2818 : reg (bv 8)) => do
      v_5711 <- getRegister rax;
      v_5712 <- eval (extract v_5711 0 48);
      v_5713 <- eval (extract v_5711 48 64);
      v_5714 <- getRegister v_2818;
      v_5715 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int8 v_5713 v_5714);
      v_5716 <- eval (concat v_5712 v_5715);
      v_5717 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int8 v_5713 v_5714);
      v_5718 <- eval (concat v_5716 v_5717);
      setRegister rax v_5718;
      setRegister of undef;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2810 : Mem) => do
      v_11802 <- getRegister rax;
      v_11803 <- eval (extract v_11802 0 48);
      v_11804 <- eval (extract v_11802 48 64);
      v_11805 <- evaluateAddress v_2810;
      v_11806 <- load v_11805 1;
      v_11807 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int8 v_11804 v_11806);
      v_11808 <- eval (concat v_11803 v_11807);
      v_11809 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int8 v_11804 v_11806);
      v_11810 <- eval (concat v_11808 v_11809);
      setRegister rax v_11810;
      setRegister of undef;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def divl1 : instruction :=
  definst "divl" $ do
    pattern fun (v_2826 : reg (bv 32)) => do
      v_5729 <- getRegister rdx;
      v_5730 <- eval (extract v_5729 32 64);
      v_5731 <- getRegister rax;
      v_5732 <- eval (extract v_5731 32 64);
      v_5733 <- eval (concat v_5730 v_5732);
      v_5734 <- getRegister v_2826;
      v_5735 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int32 v_5733 v_5734);
      v_5736 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int32 v_5733 v_5734);
      setRegister edx v_5736;
      setRegister eax v_5735;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2821 : Mem) => do
      v_11818 <- getRegister rdx;
      v_11819 <- eval (extract v_11818 32 64);
      v_11820 <- getRegister rax;
      v_11821 <- eval (extract v_11820 32 64);
      v_11822 <- eval (concat v_11819 v_11821);
      v_11823 <- evaluateAddress v_2821;
      v_11824 <- load v_11823 4;
      v_11825 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int32 v_11822 v_11824);
      v_11826 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int32 v_11822 v_11824);
      setRegister edx v_11826;
      setRegister eax v_11825;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def divpd1 : instruction :=
  definst "divpd" $ do
    pattern fun (v_2833 : reg (bv 128)) (v_2834 : reg (bv 128)) => do
      v_5749 <- getRegister v_2834;
      v_5750 <- eval (extract v_5749 0 64);
      v_5751 <- eval (MInt2Float v_5750 53 11);
      v_5752 <- getRegister v_2833;
      v_5753 <- eval (extract v_5752 0 64);
      v_5754 <- eval (MInt2Float v_5753 53 11);
      v_5755 <- eval (_/Float__FLOAT v_5751 v_5754);
      v_5756 <- eval (Float2MInt v_5755 64);
      v_5757 <- eval (extract v_5749 64 128);
      v_5758 <- eval (MInt2Float v_5757 53 11);
      v_5759 <- eval (extract v_5752 64 128);
      v_5760 <- eval (MInt2Float v_5759 53 11);
      v_5761 <- eval (_/Float__FLOAT v_5758 v_5760);
      v_5762 <- eval (Float2MInt v_5761 64);
      v_5763 <- eval (concat v_5756 v_5762);
      setRegister (lhs.of_reg v_2834) v_5763;
      pure ()
    pat_end;
    pattern fun (v_2828 : Mem) (v_2829 : reg (bv 128)) => do
      v_11835 <- getRegister v_2829;
      v_11836 <- eval (extract v_11835 0 64);
      v_11837 <- eval (MInt2Float v_11836 53 11);
      v_11838 <- evaluateAddress v_2828;
      v_11839 <- load v_11838 16;
      v_11840 <- eval (extract v_11839 0 64);
      v_11841 <- eval (MInt2Float v_11840 53 11);
      v_11842 <- eval (_/Float__FLOAT v_11837 v_11841);
      v_11843 <- eval (Float2MInt v_11842 64);
      v_11844 <- eval (extract v_11835 64 128);
      v_11845 <- eval (MInt2Float v_11844 53 11);
      v_11846 <- eval (extract v_11839 64 128);
      v_11847 <- eval (MInt2Float v_11846 53 11);
      v_11848 <- eval (_/Float__FLOAT v_11845 v_11847);
      v_11849 <- eval (Float2MInt v_11848 64);
      v_11850 <- eval (concat v_11843 v_11849);
      setRegister (lhs.of_reg v_2829) v_11850;
      pure ()
    pat_end
def divps1 : instruction :=
  definst "divps" $ do
    pattern fun (v_2842 : reg (bv 128)) (v_2843 : reg (bv 128)) => do
      v_5769 <- getRegister v_2843;
      v_5770 <- eval (extract v_5769 0 32);
      v_5771 <- eval (MInt2Float v_5770 24 8);
      v_5772 <- getRegister v_2842;
      v_5773 <- eval (extract v_5772 0 32);
      v_5774 <- eval (MInt2Float v_5773 24 8);
      v_5775 <- eval (_/Float__FLOAT v_5771 v_5774);
      v_5776 <- eval (Float2MInt v_5775 32);
      v_5777 <- eval (extract v_5769 32 64);
      v_5778 <- eval (MInt2Float v_5777 24 8);
      v_5779 <- eval (extract v_5772 32 64);
      v_5780 <- eval (MInt2Float v_5779 24 8);
      v_5781 <- eval (_/Float__FLOAT v_5778 v_5780);
      v_5782 <- eval (Float2MInt v_5781 32);
      v_5783 <- eval (extract v_5769 64 96);
      v_5784 <- eval (MInt2Float v_5783 24 8);
      v_5785 <- eval (extract v_5772 64 96);
      v_5786 <- eval (MInt2Float v_5785 24 8);
      v_5787 <- eval (_/Float__FLOAT v_5784 v_5786);
      v_5788 <- eval (Float2MInt v_5787 32);
      v_5789 <- eval (extract v_5769 96 128);
      v_5790 <- eval (MInt2Float v_5789 24 8);
      v_5791 <- eval (extract v_5772 96 128);
      v_5792 <- eval (MInt2Float v_5791 24 8);
      v_5793 <- eval (_/Float__FLOAT v_5790 v_5792);
      v_5794 <- eval (Float2MInt v_5793 32);
      v_5795 <- eval (concat v_5788 v_5794);
      v_5796 <- eval (concat v_5782 v_5795);
      v_5797 <- eval (concat v_5776 v_5796);
      setRegister (lhs.of_reg v_2843) v_5797;
      pure ()
    pat_end;
    pattern fun (v_2837 : Mem) (v_2838 : reg (bv 128)) => do
      v_11852 <- getRegister v_2838;
      v_11853 <- eval (extract v_11852 0 32);
      v_11854 <- eval (MInt2Float v_11853 24 8);
      v_11855 <- evaluateAddress v_2837;
      v_11856 <- load v_11855 16;
      v_11857 <- eval (extract v_11856 0 32);
      v_11858 <- eval (MInt2Float v_11857 24 8);
      v_11859 <- eval (_/Float__FLOAT v_11854 v_11858);
      v_11860 <- eval (Float2MInt v_11859 32);
      v_11861 <- eval (extract v_11852 32 64);
      v_11862 <- eval (MInt2Float v_11861 24 8);
      v_11863 <- eval (extract v_11856 32 64);
      v_11864 <- eval (MInt2Float v_11863 24 8);
      v_11865 <- eval (_/Float__FLOAT v_11862 v_11864);
      v_11866 <- eval (Float2MInt v_11865 32);
      v_11867 <- eval (extract v_11852 64 96);
      v_11868 <- eval (MInt2Float v_11867 24 8);
      v_11869 <- eval (extract v_11856 64 96);
      v_11870 <- eval (MInt2Float v_11869 24 8);
      v_11871 <- eval (_/Float__FLOAT v_11868 v_11870);
      v_11872 <- eval (Float2MInt v_11871 32);
      v_11873 <- eval (extract v_11852 96 128);
      v_11874 <- eval (MInt2Float v_11873 24 8);
      v_11875 <- eval (extract v_11856 96 128);
      v_11876 <- eval (MInt2Float v_11875 24 8);
      v_11877 <- eval (_/Float__FLOAT v_11874 v_11876);
      v_11878 <- eval (Float2MInt v_11877 32);
      v_11879 <- eval (concat v_11872 v_11878);
      v_11880 <- eval (concat v_11866 v_11879);
      v_11881 <- eval (concat v_11860 v_11880);
      setRegister (lhs.of_reg v_2838) v_11881;
      pure ()
    pat_end
def divq1 : instruction :=
  definst "divq" $ do
    pattern fun (v_2850 : reg (bv 64)) => do
      v_5802 <- getRegister rdx;
      v_5803 <- getRegister rax;
      v_5804 <- eval (concat v_5802 v_5803);
      v_5805 <- getRegister v_2850;
      v_5806 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int64 v_5804 v_5805);
      v_5807 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int64 v_5804 v_5805);
      setRegister rdx v_5807;
      setRegister rax v_5806;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2846 : Mem) => do
      v_11883 <- getRegister rdx;
      v_11884 <- getRegister rax;
      v_11885 <- eval (concat v_11883 v_11884);
      v_11886 <- evaluateAddress v_2846;
      v_11887 <- load v_11886 8;
      v_11888 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int64 v_11885 v_11887);
      v_11889 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int64 v_11885 v_11887);
      setRegister rdx v_11889;
      setRegister rax v_11888;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def divsd1 : instruction :=
  definst "divsd" $ do
    pattern fun (v_2858 : reg (bv 128)) (v_2859 : reg (bv 128)) => do
      v_5820 <- getRegister v_2859;
      v_5821 <- eval (extract v_5820 0 64);
      v_5822 <- eval (extract v_5820 64 128);
      v_5823 <- eval (MInt2Float v_5822 53 11);
      v_5824 <- getRegister v_2858;
      v_5825 <- eval (extract v_5824 64 128);
      v_5826 <- eval (MInt2Float v_5825 53 11);
      v_5827 <- eval (_/Float__FLOAT v_5823 v_5826);
      v_5828 <- eval (Float2MInt v_5827 64);
      v_5829 <- eval (concat v_5821 v_5828);
      setRegister (lhs.of_reg v_2859) v_5829;
      pure ()
    pat_end;
    pattern fun (v_2853 : Mem) (v_2854 : reg (bv 128)) => do
      v_11898 <- getRegister v_2854;
      v_11899 <- eval (extract v_11898 0 64);
      v_11900 <- eval (extract v_11898 64 128);
      v_11901 <- eval (MInt2Float v_11900 53 11);
      v_11902 <- evaluateAddress v_2853;
      v_11903 <- load v_11902 8;
      v_11904 <- eval (MInt2Float v_11903 53 11);
      v_11905 <- eval (_/Float__FLOAT v_11901 v_11904);
      v_11906 <- eval (Float2MInt v_11905 64);
      v_11907 <- eval (concat v_11899 v_11906);
      setRegister (lhs.of_reg v_2854) v_11907;
      pure ()
    pat_end
def divss1 : instruction :=
  definst "divss" $ do
    pattern fun (v_2867 : reg (bv 128)) (v_2868 : reg (bv 128)) => do
      v_5835 <- getRegister v_2868;
      v_5836 <- eval (extract v_5835 0 96);
      v_5837 <- eval (extract v_5835 96 128);
      v_5838 <- eval (MInt2Float v_5837 24 8);
      v_5839 <- getRegister v_2867;
      v_5840 <- eval (extract v_5839 96 128);
      v_5841 <- eval (MInt2Float v_5840 24 8);
      v_5842 <- eval (_/Float__FLOAT v_5838 v_5841);
      v_5843 <- eval (Float2MInt v_5842 32);
      v_5844 <- eval (concat v_5836 v_5843);
      setRegister (lhs.of_reg v_2868) v_5844;
      pure ()
    pat_end;
    pattern fun (v_2862 : Mem) (v_2863 : reg (bv 128)) => do
      v_11909 <- getRegister v_2863;
      v_11910 <- eval (extract v_11909 0 96);
      v_11911 <- eval (extract v_11909 96 128);
      v_11912 <- eval (MInt2Float v_11911 24 8);
      v_11913 <- evaluateAddress v_2862;
      v_11914 <- load v_11913 4;
      v_11915 <- eval (MInt2Float v_11914 24 8);
      v_11916 <- eval (_/Float__FLOAT v_11912 v_11915);
      v_11917 <- eval (Float2MInt v_11916 32);
      v_11918 <- eval (concat v_11910 v_11917);
      setRegister (lhs.of_reg v_2863) v_11918;
      pure ()
    pat_end
def divw1 : instruction :=
  definst "divw" $ do
    pattern fun (v_2875 : reg (bv 16)) => do
      v_5849 <- getRegister rax;
      v_5850 <- eval (extract v_5849 0 48);
      v_5851 <- getRegister rdx;
      v_5852 <- eval (extract v_5851 48 64);
      v_5853 <- eval (extract v_5849 48 64);
      v_5854 <- eval (concat v_5852 v_5853);
      v_5855 <- getRegister v_2875;
      v_5856 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int16 v_5854 v_5855);
      v_5857 <- eval (concat v_5850 v_5856);
      v_5858 <- eval (extract v_5851 0 48);
      v_5859 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int16 v_5854 v_5855);
      v_5860 <- eval (concat v_5858 v_5859);
      setRegister rdx v_5860;
      setRegister rax v_5857;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2871 : Mem) => do
      v_11920 <- getRegister rax;
      v_11921 <- eval (extract v_11920 0 48);
      v_11922 <- getRegister rdx;
      v_11923 <- eval (extract v_11922 48 64);
      v_11924 <- eval (extract v_11920 48 64);
      v_11925 <- eval (concat v_11923 v_11924);
      v_11926 <- evaluateAddress v_2871;
      v_11927 <- load v_11926 2;
      v_11928 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_quotient_int16 v_11925 v_11927);
      v_11929 <- eval (concat v_11921 v_11928);
      v_11930 <- eval (extract v_11922 0 48);
      v_11931 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX div_remainder_int16 v_11925 v_11927);
      v_11932 <- eval (concat v_11930 v_11931);
      setRegister rdx v_11932;
      setRegister rax v_11929;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def dppd1 : instruction :=
  definst "dppd" $ do
    pattern fun (v_2883 : imm int) (v_2885 : reg (bv 128)) (v_2886 : reg (bv 128)) => do
      v_5874 <- eval (handleImmediateWithSignExtend v_2883 8 8);
      v_5875 <- eval (extract v_5874 6 7);
      v_5876 <- eval (eq v_5875 (expression.bv_nat 1 1));
      v_5877 <- eval (extract v_5874 3 4);
      v_5878 <- eval (eq v_5877 (expression.bv_nat 1 1));
      v_5879 <- getRegister v_2886;
      v_5880 <- eval (extract v_5879 64 128);
      v_5881 <- eval (MInt2Float v_5880 53 11);
      v_5882 <- getRegister v_2885;
      v_5883 <- eval (extract v_5882 64 128);
      v_5884 <- eval (MInt2Float v_5883 53 11);
      v_5885 <- eval (_*Float__FLOAT v_5881 v_5884);
      v_5886 <- eval (Float2MInt v_5885 64);
      v_5887 <- eval (mux v_5878 v_5886 (expression.bv_nat 64 0));
      v_5888 <- eval (MInt2Float v_5887 53 11);
      v_5889 <- eval (extract v_5874 2 3);
      v_5890 <- eval (eq v_5889 (expression.bv_nat 1 1));
      v_5891 <- eval (extract v_5879 0 64);
      v_5892 <- eval (MInt2Float v_5891 53 11);
      v_5893 <- eval (extract v_5882 0 64);
      v_5894 <- eval (MInt2Float v_5893 53 11);
      v_5895 <- eval (_*Float__FLOAT v_5892 v_5894);
      v_5896 <- eval (Float2MInt v_5895 64);
      v_5897 <- eval (mux v_5890 v_5896 (expression.bv_nat 64 0));
      v_5898 <- eval (MInt2Float v_5897 53 11);
      v_5899 <- eval (_+Float__FLOAT v_5888 v_5898);
      v_5900 <- eval (Float2MInt v_5899 64);
      v_5901 <- eval (mux v_5876 v_5900 (expression.bv_nat 64 0));
      v_5902 <- eval (extract v_5874 7 8);
      v_5903 <- eval (eq v_5902 (expression.bv_nat 1 1));
      v_5904 <- eval (mux v_5903 v_5900 (expression.bv_nat 64 0));
      v_5905 <- eval (concat v_5901 v_5904);
      setRegister (lhs.of_reg v_2886) v_5905;
      pure ()
    pat_end;
    pattern fun (v_2878 : imm int) (v_2879 : Mem) (v_2880 : reg (bv 128)) => do
      v_11941 <- eval (handleImmediateWithSignExtend v_2878 8 8);
      v_11942 <- eval (extract v_11941 6 7);
      v_11943 <- eval (eq v_11942 (expression.bv_nat 1 1));
      v_11944 <- eval (extract v_11941 3 4);
      v_11945 <- eval (eq v_11944 (expression.bv_nat 1 1));
      v_11946 <- getRegister v_2880;
      v_11947 <- eval (extract v_11946 64 128);
      v_11948 <- eval (MInt2Float v_11947 53 11);
      v_11949 <- evaluateAddress v_2879;
      v_11950 <- load v_11949 16;
      v_11951 <- eval (extract v_11950 64 128);
      v_11952 <- eval (MInt2Float v_11951 53 11);
      v_11953 <- eval (_*Float__FLOAT v_11948 v_11952);
      v_11954 <- eval (Float2MInt v_11953 64);
      v_11955 <- eval (mux v_11945 v_11954 (expression.bv_nat 64 0));
      v_11956 <- eval (MInt2Float v_11955 53 11);
      v_11957 <- eval (extract v_11941 2 3);
      v_11958 <- eval (eq v_11957 (expression.bv_nat 1 1));
      v_11959 <- eval (extract v_11946 0 64);
      v_11960 <- eval (MInt2Float v_11959 53 11);
      v_11961 <- eval (extract v_11950 0 64);
      v_11962 <- eval (MInt2Float v_11961 53 11);
      v_11963 <- eval (_*Float__FLOAT v_11960 v_11962);
      v_11964 <- eval (Float2MInt v_11963 64);
      v_11965 <- eval (mux v_11958 v_11964 (expression.bv_nat 64 0));
      v_11966 <- eval (MInt2Float v_11965 53 11);
      v_11967 <- eval (_+Float__FLOAT v_11956 v_11966);
      v_11968 <- eval (Float2MInt v_11967 64);
      v_11969 <- eval (mux v_11943 v_11968 (expression.bv_nat 64 0));
      v_11970 <- eval (extract v_11941 7 8);
      v_11971 <- eval (eq v_11970 (expression.bv_nat 1 1));
      v_11972 <- eval (mux v_11971 v_11968 (expression.bv_nat 64 0));
      v_11973 <- eval (concat v_11969 v_11972);
      setRegister (lhs.of_reg v_2880) v_11973;
      pure ()
    pat_end
def dpps1 : instruction :=
  definst "dpps" $ do
    pattern fun (v_2894 : imm int) (v_2896 : reg (bv 128)) (v_2897 : reg (bv 128)) => do
      v_5912 <- eval (handleImmediateWithSignExtend v_2894 8 8);
      v_5913 <- eval (extract v_5912 4 5);
      v_5914 <- eval (eq v_5913 (expression.bv_nat 1 1));
      v_5915 <- eval (extract v_5912 3 4);
      v_5916 <- eval (eq v_5915 (expression.bv_nat 1 1));
      v_5917 <- getRegister v_2897;
      v_5918 <- eval (extract v_5917 96 128);
      v_5919 <- eval (MInt2Float v_5918 24 8);
      v_5920 <- getRegister v_2896;
      v_5921 <- eval (extract v_5920 96 128);
      v_5922 <- eval (MInt2Float v_5921 24 8);
      v_5923 <- eval (_*Float__FLOAT v_5919 v_5922);
      v_5924 <- eval (Float2MInt v_5923 32);
      v_5925 <- eval (mux v_5916 v_5924 (expression.bv_nat 32 0));
      v_5926 <- eval (MInt2Float v_5925 24 8);
      v_5927 <- eval (extract v_5912 2 3);
      v_5928 <- eval (eq v_5927 (expression.bv_nat 1 1));
      v_5929 <- eval (extract v_5917 64 96);
      v_5930 <- eval (MInt2Float v_5929 24 8);
      v_5931 <- eval (extract v_5920 64 96);
      v_5932 <- eval (MInt2Float v_5931 24 8);
      v_5933 <- eval (_*Float__FLOAT v_5930 v_5932);
      v_5934 <- eval (Float2MInt v_5933 32);
      v_5935 <- eval (mux v_5928 v_5934 (expression.bv_nat 32 0));
      v_5936 <- eval (MInt2Float v_5935 24 8);
      v_5937 <- eval (_+Float__FLOAT v_5926 v_5936);
      v_5938 <- eval (Float2MInt v_5937 32);
      v_5939 <- eval (MInt2Float v_5938 24 8);
      v_5940 <- eval (extract v_5912 1 2);
      v_5941 <- eval (eq v_5940 (expression.bv_nat 1 1));
      v_5942 <- eval (extract v_5917 32 64);
      v_5943 <- eval (MInt2Float v_5942 24 8);
      v_5944 <- eval (extract v_5920 32 64);
      v_5945 <- eval (MInt2Float v_5944 24 8);
      v_5946 <- eval (_*Float__FLOAT v_5943 v_5945);
      v_5947 <- eval (Float2MInt v_5946 32);
      v_5948 <- eval (mux v_5941 v_5947 (expression.bv_nat 32 0));
      v_5949 <- eval (MInt2Float v_5948 24 8);
      v_5950 <- eval (extract v_5912 0 1);
      v_5951 <- eval (eq v_5950 (expression.bv_nat 1 1));
      v_5952 <- eval (extract v_5917 0 32);
      v_5953 <- eval (MInt2Float v_5952 24 8);
      v_5954 <- eval (extract v_5920 0 32);
      v_5955 <- eval (MInt2Float v_5954 24 8);
      v_5956 <- eval (_*Float__FLOAT v_5953 v_5955);
      v_5957 <- eval (Float2MInt v_5956 32);
      v_5958 <- eval (mux v_5951 v_5957 (expression.bv_nat 32 0));
      v_5959 <- eval (MInt2Float v_5958 24 8);
      v_5960 <- eval (_+Float__FLOAT v_5949 v_5959);
      v_5961 <- eval (Float2MInt v_5960 32);
      v_5962 <- eval (MInt2Float v_5961 24 8);
      v_5963 <- eval (_+Float__FLOAT v_5939 v_5962);
      v_5964 <- eval (Float2MInt v_5963 32);
      v_5965 <- eval (mux v_5914 v_5964 (expression.bv_nat 32 0));
      v_5966 <- eval (extract v_5912 5 6);
      v_5967 <- eval (eq v_5966 (expression.bv_nat 1 1));
      v_5968 <- eval (mux v_5967 v_5964 (expression.bv_nat 32 0));
      v_5969 <- eval (concat v_5965 v_5968);
      v_5970 <- eval (extract v_5912 6 7);
      v_5971 <- eval (eq v_5970 (expression.bv_nat 1 1));
      v_5972 <- eval (mux v_5971 v_5964 (expression.bv_nat 32 0));
      v_5973 <- eval (concat v_5969 v_5972);
      v_5974 <- eval (extract v_5912 7 8);
      v_5975 <- eval (eq v_5974 (expression.bv_nat 1 1));
      v_5976 <- eval (mux v_5975 v_5964 (expression.bv_nat 32 0));
      v_5977 <- eval (concat v_5973 v_5976);
      setRegister (lhs.of_reg v_2897) v_5977;
      pure ()
    pat_end;
    pattern fun (v_2889 : imm int) (v_2890 : Mem) (v_2891 : reg (bv 128)) => do
      v_11975 <- eval (handleImmediateWithSignExtend v_2889 8 8);
      v_11976 <- eval (extract v_11975 4 5);
      v_11977 <- eval (eq v_11976 (expression.bv_nat 1 1));
      v_11978 <- eval (extract v_11975 3 4);
      v_11979 <- eval (eq v_11978 (expression.bv_nat 1 1));
      v_11980 <- getRegister v_2891;
      v_11981 <- eval (extract v_11980 96 128);
      v_11982 <- eval (MInt2Float v_11981 24 8);
      v_11983 <- evaluateAddress v_2890;
      v_11984 <- load v_11983 16;
      v_11985 <- eval (extract v_11984 96 128);
      v_11986 <- eval (MInt2Float v_11985 24 8);
      v_11987 <- eval (_*Float__FLOAT v_11982 v_11986);
      v_11988 <- eval (Float2MInt v_11987 32);
      v_11989 <- eval (mux v_11979 v_11988 (expression.bv_nat 32 0));
      v_11990 <- eval (MInt2Float v_11989 24 8);
      v_11991 <- eval (extract v_11975 2 3);
      v_11992 <- eval (eq v_11991 (expression.bv_nat 1 1));
      v_11993 <- eval (extract v_11980 64 96);
      v_11994 <- eval (MInt2Float v_11993 24 8);
      v_11995 <- eval (extract v_11984 64 96);
      v_11996 <- eval (MInt2Float v_11995 24 8);
      v_11997 <- eval (_*Float__FLOAT v_11994 v_11996);
      v_11998 <- eval (Float2MInt v_11997 32);
      v_11999 <- eval (mux v_11992 v_11998 (expression.bv_nat 32 0));
      v_12000 <- eval (MInt2Float v_11999 24 8);
      v_12001 <- eval (_+Float__FLOAT v_11990 v_12000);
      v_12002 <- eval (Float2MInt v_12001 32);
      v_12003 <- eval (MInt2Float v_12002 24 8);
      v_12004 <- eval (extract v_11975 1 2);
      v_12005 <- eval (eq v_12004 (expression.bv_nat 1 1));
      v_12006 <- eval (extract v_11980 32 64);
      v_12007 <- eval (MInt2Float v_12006 24 8);
      v_12008 <- eval (extract v_11984 32 64);
      v_12009 <- eval (MInt2Float v_12008 24 8);
      v_12010 <- eval (_*Float__FLOAT v_12007 v_12009);
      v_12011 <- eval (Float2MInt v_12010 32);
      v_12012 <- eval (mux v_12005 v_12011 (expression.bv_nat 32 0));
      v_12013 <- eval (MInt2Float v_12012 24 8);
      v_12014 <- eval (extract v_11975 0 1);
      v_12015 <- eval (eq v_12014 (expression.bv_nat 1 1));
      v_12016 <- eval (extract v_11980 0 32);
      v_12017 <- eval (MInt2Float v_12016 24 8);
      v_12018 <- eval (extract v_11984 0 32);
      v_12019 <- eval (MInt2Float v_12018 24 8);
      v_12020 <- eval (_*Float__FLOAT v_12017 v_12019);
      v_12021 <- eval (Float2MInt v_12020 32);
      v_12022 <- eval (mux v_12015 v_12021 (expression.bv_nat 32 0));
      v_12023 <- eval (MInt2Float v_12022 24 8);
      v_12024 <- eval (_+Float__FLOAT v_12013 v_12023);
      v_12025 <- eval (Float2MInt v_12024 32);
      v_12026 <- eval (MInt2Float v_12025 24 8);
      v_12027 <- eval (_+Float__FLOAT v_12003 v_12026);
      v_12028 <- eval (Float2MInt v_12027 32);
      v_12029 <- eval (mux v_11977 v_12028 (expression.bv_nat 32 0));
      v_12030 <- eval (extract v_11975 5 6);
      v_12031 <- eval (eq v_12030 (expression.bv_nat 1 1));
      v_12032 <- eval (mux v_12031 v_12028 (expression.bv_nat 32 0));
      v_12033 <- eval (concat v_12029 v_12032);
      v_12034 <- eval (extract v_11975 6 7);
      v_12035 <- eval (eq v_12034 (expression.bv_nat 1 1));
      v_12036 <- eval (mux v_12035 v_12028 (expression.bv_nat 32 0));
      v_12037 <- eval (concat v_12033 v_12036);
      v_12038 <- eval (extract v_11975 7 8);
      v_12039 <- eval (eq v_12038 (expression.bv_nat 1 1));
      v_12040 <- eval (mux v_12039 v_12028 (expression.bv_nat 32 0));
      v_12041 <- eval (concat v_12037 v_12040);
      setRegister (lhs.of_reg v_2891) v_12041;
      pure ()
    pat_end
def extractps1 : instruction :=
  definst "extractps" $ do
    pattern fun (v_2905 : imm int) (v_2907 : reg (bv 128)) (v_2909 : reg (bv 32)) => do
      v_5984 <- getRegister v_2907;
      v_5985 <- eval (handleImmediateWithSignExtend v_2905 8 8);
      v_5986 <- eval (extract v_5985 6 8);
      v_5987 <- eval (concat (expression.bv_nat 126 0) v_5986);
      v_5988 <- eval (shl v_5987 5);
      v_5989 <- eval (bitwidthMInt v_5987);
      v_5990 <- eval (extract v_5988 0 v_5989);
      v_5991 <- eval (uvalueMInt v_5990);
      v_5992 <- eval (lshr v_5984 v_5991);
      v_5993 <- eval (extract v_5992 96 128);
      setRegister (lhs.of_reg v_2909) v_5993;
      pure ()
    pat_end;
    pattern fun (v_2911 : imm int) (v_2914 : reg (bv 128)) (v_2913 : reg (bv 64)) => do
      v_5995 <- getRegister v_2914;
      v_5996 <- eval (handleImmediateWithSignExtend v_2911 8 8);
      v_5997 <- eval (extract v_5996 6 8);
      v_5998 <- eval (concat (expression.bv_nat 126 0) v_5997);
      v_5999 <- eval (shl v_5998 5);
      v_6000 <- eval (bitwidthMInt v_5998);
      v_6001 <- eval (extract v_5999 0 v_6000);
      v_6002 <- eval (uvalueMInt v_6001);
      v_6003 <- eval (lshr v_5995 v_6002);
      v_6004 <- eval (extract v_6003 96 128);
      v_6005 <- eval (concat (expression.bv_nat 32 0) v_6004);
      setRegister (lhs.of_reg v_2913) v_6005;
      pure ()
    pat_end;
    pattern fun (v_2900 : imm int) (v_2902 : reg (bv 128)) (v_2901 : Mem) => do
      v_13089 <- evaluateAddress v_2901;
      v_13090 <- getRegister v_2902;
      v_13091 <- eval (handleImmediateWithSignExtend v_2900 8 8);
      v_13092 <- eval (extract v_13091 6 8);
      v_13093 <- eval (concat (expression.bv_nat 126 0) v_13092);
      v_13094 <- eval (shl v_13093 5);
      v_13095 <- eval (bitwidthMInt v_13093);
      v_13096 <- eval (extract v_13094 0 v_13095);
      v_13097 <- eval (uvalueMInt v_13096);
      v_13098 <- eval (lshr v_13090 v_13097);
      v_13099 <- eval (extract v_13098 96 128);
      store v_13089 v_13099 4;
      pure ()
    pat_end
def haddpd1 : instruction :=
  definst "haddpd" $ do
    pattern fun (v_2922 : reg (bv 128)) (v_2923 : reg (bv 128)) => do
      v_6011 <- getRegister v_2922;
      v_6012 <- eval (extract v_6011 64 128);
      v_6013 <- eval (MInt2Float v_6012 53 11);
      v_6014 <- eval (extract v_6011 0 64);
      v_6015 <- eval (MInt2Float v_6014 53 11);
      v_6016 <- eval (_+Float__FLOAT v_6013 v_6015);
      v_6017 <- eval (Float2MInt v_6016 64);
      v_6018 <- getRegister v_2923;
      v_6019 <- eval (extract v_6018 64 128);
      v_6020 <- eval (MInt2Float v_6019 53 11);
      v_6021 <- eval (extract v_6018 0 64);
      v_6022 <- eval (MInt2Float v_6021 53 11);
      v_6023 <- eval (_+Float__FLOAT v_6020 v_6022);
      v_6024 <- eval (Float2MInt v_6023 64);
      v_6025 <- eval (concat v_6017 v_6024);
      setRegister (lhs.of_reg v_2923) v_6025;
      pure ()
    pat_end;
    pattern fun (v_2917 : Mem) (v_2918 : reg (bv 128)) => do
      v_12044 <- evaluateAddress v_2917;
      v_12045 <- load v_12044 16;
      v_12046 <- eval (extract v_12045 64 128);
      v_12047 <- eval (MInt2Float v_12046 53 11);
      v_12048 <- eval (extract v_12045 0 64);
      v_12049 <- eval (MInt2Float v_12048 53 11);
      v_12050 <- eval (_+Float__FLOAT v_12047 v_12049);
      v_12051 <- eval (Float2MInt v_12050 64);
      v_12052 <- getRegister v_2918;
      v_12053 <- eval (extract v_12052 64 128);
      v_12054 <- eval (MInt2Float v_12053 53 11);
      v_12055 <- eval (extract v_12052 0 64);
      v_12056 <- eval (MInt2Float v_12055 53 11);
      v_12057 <- eval (_+Float__FLOAT v_12054 v_12056);
      v_12058 <- eval (Float2MInt v_12057 64);
      v_12059 <- eval (concat v_12051 v_12058);
      setRegister (lhs.of_reg v_2918) v_12059;
      pure ()
    pat_end
def haddps1 : instruction :=
  definst "haddps" $ do
    pattern fun (v_2931 : reg (bv 128)) (v_2932 : reg (bv 128)) => do
      v_6031 <- getRegister v_2931;
      v_6032 <- eval (extract v_6031 32 64);
      v_6033 <- eval (MInt2Float v_6032 24 8);
      v_6034 <- eval (extract v_6031 0 32);
      v_6035 <- eval (MInt2Float v_6034 24 8);
      v_6036 <- eval (_+Float__FLOAT v_6033 v_6035);
      v_6037 <- eval (Float2MInt v_6036 32);
      v_6038 <- eval (extract v_6031 96 128);
      v_6039 <- eval (MInt2Float v_6038 24 8);
      v_6040 <- eval (extract v_6031 64 96);
      v_6041 <- eval (MInt2Float v_6040 24 8);
      v_6042 <- eval (_+Float__FLOAT v_6039 v_6041);
      v_6043 <- eval (Float2MInt v_6042 32);
      v_6044 <- eval (concat v_6037 v_6043);
      v_6045 <- getRegister v_2932;
      v_6046 <- eval (extract v_6045 32 64);
      v_6047 <- eval (MInt2Float v_6046 24 8);
      v_6048 <- eval (extract v_6045 0 32);
      v_6049 <- eval (MInt2Float v_6048 24 8);
      v_6050 <- eval (_+Float__FLOAT v_6047 v_6049);
      v_6051 <- eval (Float2MInt v_6050 32);
      v_6052 <- eval (concat v_6044 v_6051);
      v_6053 <- eval (extract v_6045 96 128);
      v_6054 <- eval (MInt2Float v_6053 24 8);
      v_6055 <- eval (extract v_6045 64 96);
      v_6056 <- eval (MInt2Float v_6055 24 8);
      v_6057 <- eval (_+Float__FLOAT v_6054 v_6056);
      v_6058 <- eval (Float2MInt v_6057 32);
      v_6059 <- eval (concat v_6052 v_6058);
      setRegister (lhs.of_reg v_2932) v_6059;
      pure ()
    pat_end;
    pattern fun (v_2926 : Mem) (v_2927 : reg (bv 128)) => do
      v_12061 <- evaluateAddress v_2926;
      v_12062 <- load v_12061 16;
      v_12063 <- eval (extract v_12062 32 64);
      v_12064 <- eval (MInt2Float v_12063 24 8);
      v_12065 <- eval (extract v_12062 0 32);
      v_12066 <- eval (MInt2Float v_12065 24 8);
      v_12067 <- eval (_+Float__FLOAT v_12064 v_12066);
      v_12068 <- eval (Float2MInt v_12067 32);
      v_12069 <- eval (extract v_12062 96 128);
      v_12070 <- eval (MInt2Float v_12069 24 8);
      v_12071 <- eval (extract v_12062 64 96);
      v_12072 <- eval (MInt2Float v_12071 24 8);
      v_12073 <- eval (_+Float__FLOAT v_12070 v_12072);
      v_12074 <- eval (Float2MInt v_12073 32);
      v_12075 <- eval (concat v_12068 v_12074);
      v_12076 <- getRegister v_2927;
      v_12077 <- eval (extract v_12076 32 64);
      v_12078 <- eval (MInt2Float v_12077 24 8);
      v_12079 <- eval (extract v_12076 0 32);
      v_12080 <- eval (MInt2Float v_12079 24 8);
      v_12081 <- eval (_+Float__FLOAT v_12078 v_12080);
      v_12082 <- eval (Float2MInt v_12081 32);
      v_12083 <- eval (concat v_12075 v_12082);
      v_12084 <- eval (extract v_12076 96 128);
      v_12085 <- eval (MInt2Float v_12084 24 8);
      v_12086 <- eval (extract v_12076 64 96);
      v_12087 <- eval (MInt2Float v_12086 24 8);
      v_12088 <- eval (_+Float__FLOAT v_12085 v_12087);
      v_12089 <- eval (Float2MInt v_12088 32);
      v_12090 <- eval (concat v_12083 v_12089);
      setRegister (lhs.of_reg v_2927) v_12090;
      pure ()
    pat_end
def hsubpd1 : instruction :=
  definst "hsubpd" $ do
    pattern fun (v_2940 : reg (bv 128)) (v_2941 : reg (bv 128)) => do
      v_6065 <- getRegister v_2940;
      v_6066 <- eval (extract v_6065 64 128);
      v_6067 <- eval (MInt2Float v_6066 53 11);
      v_6068 <- eval (extract v_6065 0 64);
      v_6069 <- eval (MInt2Float v_6068 53 11);
      v_6070 <- eval (_-Float__FLOAT v_6067 v_6069);
      v_6071 <- eval (Float2MInt v_6070 64);
      v_6072 <- getRegister v_2941;
      v_6073 <- eval (extract v_6072 64 128);
      v_6074 <- eval (MInt2Float v_6073 53 11);
      v_6075 <- eval (extract v_6072 0 64);
      v_6076 <- eval (MInt2Float v_6075 53 11);
      v_6077 <- eval (_-Float__FLOAT v_6074 v_6076);
      v_6078 <- eval (Float2MInt v_6077 64);
      v_6079 <- eval (concat v_6071 v_6078);
      setRegister (lhs.of_reg v_2941) v_6079;
      pure ()
    pat_end;
    pattern fun (v_2935 : Mem) (v_2936 : reg (bv 128)) => do
      v_12092 <- evaluateAddress v_2935;
      v_12093 <- load v_12092 16;
      v_12094 <- eval (extract v_12093 64 128);
      v_12095 <- eval (MInt2Float v_12094 53 11);
      v_12096 <- eval (extract v_12093 0 64);
      v_12097 <- eval (MInt2Float v_12096 53 11);
      v_12098 <- eval (_-Float__FLOAT v_12095 v_12097);
      v_12099 <- eval (Float2MInt v_12098 64);
      v_12100 <- getRegister v_2936;
      v_12101 <- eval (extract v_12100 64 128);
      v_12102 <- eval (MInt2Float v_12101 53 11);
      v_12103 <- eval (extract v_12100 0 64);
      v_12104 <- eval (MInt2Float v_12103 53 11);
      v_12105 <- eval (_-Float__FLOAT v_12102 v_12104);
      v_12106 <- eval (Float2MInt v_12105 64);
      v_12107 <- eval (concat v_12099 v_12106);
      setRegister (lhs.of_reg v_2936) v_12107;
      pure ()
    pat_end
def hsubps1 : instruction :=
  definst "hsubps" $ do
    pattern fun (v_2949 : reg (bv 128)) (v_2950 : reg (bv 128)) => do
      v_6085 <- getRegister v_2949;
      v_6086 <- eval (extract v_6085 32 64);
      v_6087 <- eval (MInt2Float v_6086 24 8);
      v_6088 <- eval (extract v_6085 0 32);
      v_6089 <- eval (MInt2Float v_6088 24 8);
      v_6090 <- eval (_-Float__FLOAT v_6087 v_6089);
      v_6091 <- eval (Float2MInt v_6090 32);
      v_6092 <- eval (extract v_6085 96 128);
      v_6093 <- eval (MInt2Float v_6092 24 8);
      v_6094 <- eval (extract v_6085 64 96);
      v_6095 <- eval (MInt2Float v_6094 24 8);
      v_6096 <- eval (_-Float__FLOAT v_6093 v_6095);
      v_6097 <- eval (Float2MInt v_6096 32);
      v_6098 <- eval (concat v_6091 v_6097);
      v_6099 <- getRegister v_2950;
      v_6100 <- eval (extract v_6099 32 64);
      v_6101 <- eval (MInt2Float v_6100 24 8);
      v_6102 <- eval (extract v_6099 0 32);
      v_6103 <- eval (MInt2Float v_6102 24 8);
      v_6104 <- eval (_-Float__FLOAT v_6101 v_6103);
      v_6105 <- eval (Float2MInt v_6104 32);
      v_6106 <- eval (concat v_6098 v_6105);
      v_6107 <- eval (extract v_6099 96 128);
      v_6108 <- eval (MInt2Float v_6107 24 8);
      v_6109 <- eval (extract v_6099 64 96);
      v_6110 <- eval (MInt2Float v_6109 24 8);
      v_6111 <- eval (_-Float__FLOAT v_6108 v_6110);
      v_6112 <- eval (Float2MInt v_6111 32);
      v_6113 <- eval (concat v_6106 v_6112);
      setRegister (lhs.of_reg v_2950) v_6113;
      pure ()
    pat_end;
    pattern fun (v_2944 : Mem) (v_2945 : reg (bv 128)) => do
      v_12109 <- evaluateAddress v_2944;
      v_12110 <- load v_12109 16;
      v_12111 <- eval (extract v_12110 32 64);
      v_12112 <- eval (MInt2Float v_12111 24 8);
      v_12113 <- eval (extract v_12110 0 32);
      v_12114 <- eval (MInt2Float v_12113 24 8);
      v_12115 <- eval (_-Float__FLOAT v_12112 v_12114);
      v_12116 <- eval (Float2MInt v_12115 32);
      v_12117 <- eval (extract v_12110 96 128);
      v_12118 <- eval (MInt2Float v_12117 24 8);
      v_12119 <- eval (extract v_12110 64 96);
      v_12120 <- eval (MInt2Float v_12119 24 8);
      v_12121 <- eval (_-Float__FLOAT v_12118 v_12120);
      v_12122 <- eval (Float2MInt v_12121 32);
      v_12123 <- eval (concat v_12116 v_12122);
      v_12124 <- getRegister v_2945;
      v_12125 <- eval (extract v_12124 32 64);
      v_12126 <- eval (MInt2Float v_12125 24 8);
      v_12127 <- eval (extract v_12124 0 32);
      v_12128 <- eval (MInt2Float v_12127 24 8);
      v_12129 <- eval (_-Float__FLOAT v_12126 v_12128);
      v_12130 <- eval (Float2MInt v_12129 32);
      v_12131 <- eval (concat v_12123 v_12130);
      v_12132 <- eval (extract v_12124 96 128);
      v_12133 <- eval (MInt2Float v_12132 24 8);
      v_12134 <- eval (extract v_12124 64 96);
      v_12135 <- eval (MInt2Float v_12134 24 8);
      v_12136 <- eval (_-Float__FLOAT v_12133 v_12135);
      v_12137 <- eval (Float2MInt v_12136 32);
      v_12138 <- eval (concat v_12131 v_12137);
      setRegister (lhs.of_reg v_2945) v_12138;
      pure ()
    pat_end
def idivb1 : instruction :=
  definst "idivb" $ do
    pattern fun (v_2957 : reg (bv 8)) => do
      v_6118 <- getRegister rax;
      v_6119 <- eval (extract v_6118 0 48);
      v_6120 <- eval (extract v_6118 48 64);
      v_6121 <- getRegister v_2957;
      v_6122 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int8 v_6120 v_6121);
      v_6123 <- eval (concat v_6119 v_6122);
      v_6124 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int8 v_6120 v_6121);
      v_6125 <- eval (concat v_6123 v_6124);
      setRegister rax v_6125;
      setRegister of undef;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2961 : reg (bv 8)) => do
      v_6133 <- getRegister rax;
      v_6134 <- eval (extract v_6133 0 48);
      v_6135 <- eval (extract v_6133 48 64);
      v_6136 <- getRegister v_2961;
      v_6137 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int8 v_6135 v_6136);
      v_6138 <- eval (concat v_6134 v_6137);
      v_6139 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int8 v_6135 v_6136);
      v_6140 <- eval (concat v_6138 v_6139);
      setRegister rax v_6140;
      setRegister of undef;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2953 : Mem) => do
      v_12140 <- getRegister rax;
      v_12141 <- eval (extract v_12140 0 48);
      v_12142 <- eval (extract v_12140 48 64);
      v_12143 <- evaluateAddress v_2953;
      v_12144 <- load v_12143 1;
      v_12145 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int8 v_12142 v_12144);
      v_12146 <- eval (concat v_12141 v_12145);
      v_12147 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int8 v_12142 v_12144);
      v_12148 <- eval (concat v_12146 v_12147);
      setRegister rax v_12148;
      setRegister of undef;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def idivl1 : instruction :=
  definst "idivl" $ do
    pattern fun (v_2969 : reg (bv 32)) => do
      v_6151 <- getRegister rdx;
      v_6152 <- eval (extract v_6151 32 64);
      v_6153 <- getRegister rax;
      v_6154 <- eval (extract v_6153 32 64);
      v_6155 <- eval (concat v_6152 v_6154);
      v_6156 <- getRegister v_2969;
      v_6157 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int32 v_6155 v_6156);
      v_6158 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int32 v_6155 v_6156);
      setRegister edx v_6158;
      setRegister eax v_6157;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2964 : Mem) => do
      v_12156 <- getRegister rdx;
      v_12157 <- eval (extract v_12156 32 64);
      v_12158 <- getRegister rax;
      v_12159 <- eval (extract v_12158 32 64);
      v_12160 <- eval (concat v_12157 v_12159);
      v_12161 <- evaluateAddress v_2964;
      v_12162 <- load v_12161 4;
      v_12163 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int32 v_12160 v_12162);
      v_12164 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int32 v_12160 v_12162);
      setRegister edx v_12164;
      setRegister eax v_12163;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def idivq1 : instruction :=
  definst "idivq" $ do
    pattern fun (v_2975 : reg (bv 64)) => do
      v_6170 <- getRegister rdx;
      v_6171 <- getRegister rax;
      v_6172 <- eval (concat v_6170 v_6171);
      v_6173 <- getRegister v_2975;
      v_6174 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int64 v_6172 v_6173);
      v_6175 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int64 v_6172 v_6173);
      setRegister rdx v_6175;
      setRegister rax v_6174;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2971 : Mem) => do
      v_12173 <- getRegister rdx;
      v_12174 <- getRegister rax;
      v_12175 <- eval (concat v_12173 v_12174);
      v_12176 <- evaluateAddress v_2971;
      v_12177 <- load v_12176 8;
      v_12178 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int64 v_12175 v_12177);
      v_12179 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int64 v_12175 v_12177);
      setRegister rdx v_12179;
      setRegister rax v_12178;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def idivw1 : instruction :=
  definst "idivw" $ do
    pattern fun (v_2982 : reg (bv 16)) => do
      v_6187 <- getRegister rax;
      v_6188 <- eval (extract v_6187 0 48);
      v_6189 <- getRegister rdx;
      v_6190 <- eval (extract v_6189 48 64);
      v_6191 <- eval (extract v_6187 48 64);
      v_6192 <- eval (concat v_6190 v_6191);
      v_6193 <- getRegister v_2982;
      v_6194 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int16 v_6192 v_6193);
      v_6195 <- eval (concat v_6188 v_6194);
      v_6196 <- eval (extract v_6189 0 48);
      v_6197 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int16 v_6192 v_6193);
      v_6198 <- eval (concat v_6196 v_6197);
      setRegister rdx v_6198;
      setRegister rax v_6195;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end;
    pattern fun (v_2978 : Mem) => do
      v_12188 <- getRegister rax;
      v_12189 <- eval (extract v_12188 0 48);
      v_12190 <- getRegister rdx;
      v_12191 <- eval (extract v_12190 48 64);
      v_12192 <- eval (extract v_12188 48 64);
      v_12193 <- eval (concat v_12191 v_12192);
      v_12194 <- evaluateAddress v_2978;
      v_12195 <- load v_12194 2;
      v_12196 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_quotient_int16 v_12193 v_12195);
      v_12197 <- eval (concat v_12189 v_12196);
      v_12198 <- eval (extract v_12190 0 48);
      v_12199 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX idiv_remainder_int16 v_12193 v_12195);
      v_12200 <- eval (concat v_12198 v_12199);
      setRegister rdx v_12200;
      setRegister rax v_12197;
      setRegister of undef;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf undef;
      pure ()
    pat_end
def imulb1 : instruction :=
  definst "imulb" $ do
    pattern fun (v_2989 : reg (bv 8)) => do
      v_6210 <- getRegister v_2989;
      v_6211 <- eval (svalueMInt v_6210);
      v_6212 <- eval (mi 16 v_6211);
      v_6213 <- getRegister rax;
      v_6214 <- eval (extract v_6213 56 64);
      v_6215 <- eval (svalueMInt v_6214);
      v_6216 <- eval (mi 16 v_6215);
      v_6217 <- eval (mul v_6212 v_6216);
      v_6218 <- eval (extract v_6217 8 16);
      v_6219 <- eval (svalueMInt v_6218);
      v_6220 <- eval (mi 16 v_6219);
      v_6221 <- eval (eq v_6217 v_6220);
      v_6222 <- eval (notBool_ v_6221);
      v_6223 <- eval (mux v_6222 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6224 <- eval (extract v_6213 0 48);
      v_6225 <- eval (concat v_6224 v_6217);
      setRegister rax v_6225;
      setRegister of v_6223;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_6223;
      pure ()
    pat_end;
    pattern fun (v_2993 : reg (bv 8)) => do
      v_6233 <- getRegister v_2993;
      v_6234 <- eval (svalueMInt v_6233);
      v_6235 <- eval (mi 16 v_6234);
      v_6236 <- getRegister rax;
      v_6237 <- eval (extract v_6236 56 64);
      v_6238 <- eval (svalueMInt v_6237);
      v_6239 <- eval (mi 16 v_6238);
      v_6240 <- eval (mul v_6235 v_6239);
      v_6241 <- eval (extract v_6240 8 16);
      v_6242 <- eval (svalueMInt v_6241);
      v_6243 <- eval (mi 16 v_6242);
      v_6244 <- eval (eq v_6240 v_6243);
      v_6245 <- eval (notBool_ v_6244);
      v_6246 <- eval (mux v_6245 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6247 <- eval (extract v_6236 0 48);
      v_6248 <- eval (concat v_6247 v_6240);
      setRegister rax v_6248;
      setRegister of v_6246;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_6246;
      pure ()
    pat_end;
    pattern fun (v_2985 : Mem) => do
      v_12209 <- evaluateAddress v_2985;
      v_12210 <- load v_12209 1;
      v_12211 <- eval (svalueMInt v_12210);
      v_12212 <- eval (mi 16 v_12211);
      v_12213 <- getRegister rax;
      v_12214 <- eval (extract v_12213 56 64);
      v_12215 <- eval (svalueMInt v_12214);
      v_12216 <- eval (mi 16 v_12215);
      v_12217 <- eval (mul v_12212 v_12216);
      v_12218 <- eval (extract v_12217 8 16);
      v_12219 <- eval (svalueMInt v_12218);
      v_12220 <- eval (mi 16 v_12219);
      v_12221 <- eval (eq v_12217 v_12220);
      v_12222 <- eval (notBool_ v_12221);
      v_12223 <- eval (mux v_12222 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12224 <- eval (extract v_12213 0 48);
      v_12225 <- eval (concat v_12224 v_12217);
      setRegister rax v_12225;
      setRegister of v_12223;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_12223;
      pure ()
    pat_end
def imull1 : instruction :=
  definst "imull" $ do
    pattern fun (v_3001 : reg (bv 32)) => do
      v_6259 <- getRegister v_3001;
      v_6260 <- eval (svalueMInt v_6259);
      v_6261 <- eval (mi 64 v_6260);
      v_6262 <- getRegister rax;
      v_6263 <- eval (extract v_6262 32 64);
      v_6264 <- eval (svalueMInt v_6263);
      v_6265 <- eval (mi 64 v_6264);
      v_6266 <- eval (mul v_6261 v_6265);
      v_6267 <- eval (extract v_6266 32 64);
      v_6268 <- eval (svalueMInt v_6267);
      v_6269 <- eval (mi 64 v_6268);
      v_6270 <- eval (eq v_6266 v_6269);
      v_6271 <- eval (notBool_ v_6270);
      v_6272 <- eval (mux v_6271 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6273 <- eval (extract v_6266 0 32);
      setRegister edx v_6273;
      setRegister eax v_6267;
      setRegister of v_6272;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_6272;
      pure ()
    pat_end;
    pattern fun (v_3019 : reg (bv 32)) (v_3020 : reg (bv 32)) => do
      v_6296 <- getRegister v_3020;
      v_6297 <- eval (svalueMInt v_6296);
      v_6298 <- eval (mi 64 v_6297);
      v_6299 <- getRegister v_3019;
      v_6300 <- eval (svalueMInt v_6299);
      v_6301 <- eval (mi 64 v_6300);
      v_6302 <- eval (mul v_6298 v_6301);
      v_6303 <- eval (extract v_6302 32 64);
      v_6304 <- eval (svalueMInt v_6303);
      v_6305 <- eval (mi 64 v_6304);
      v_6306 <- eval (eq v_6302 v_6305);
      v_6307 <- eval (notBool_ v_6306);
      v_6308 <- eval (mux v_6307 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3020) v_6303;
      setRegister of v_6308;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_6308;
      pure ()
    pat_end;
    pattern fun (v_3022 : imm int) (v_3025 : reg (bv 32)) (v_3026 : reg (bv 32)) => do
      v_6316 <- getRegister v_3025;
      v_6317 <- eval (svalueMInt v_6316);
      v_6318 <- eval (mi 64 v_6317);
      v_6319 <- eval (handleImmediateWithSignExtend v_3022 32 32);
      v_6320 <- eval (svalueMInt v_6319);
      v_6321 <- eval (mi 64 v_6320);
      v_6322 <- eval (mul v_6318 v_6321);
      v_6323 <- eval (extract v_6322 32 64);
      v_6324 <- eval (svalueMInt v_6323);
      v_6325 <- eval (mi 64 v_6324);
      v_6326 <- eval (eq v_6322 v_6325);
      v_6327 <- eval (notBool_ v_6326);
      v_6328 <- eval (mux v_6327 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3026) v_6323;
      setRegister of v_6328;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_6328;
      pure ()
    pat_end;
    pattern fun (v_3028 : imm int) (v_3031 : reg (bv 32)) (v_3032 : reg (bv 32)) => do
      v_6336 <- getRegister v_3031;
      v_6337 <- eval (svalueMInt v_6336);
      v_6338 <- eval (mi 64 v_6337);
      v_6339 <- eval (handleImmediateWithSignExtend v_3028 8 8);
      v_6340 <- eval (svalueMInt v_6339);
      v_6341 <- eval (mi 64 v_6340);
      v_6342 <- eval (mul v_6338 v_6341);
      v_6343 <- eval (extract v_6342 32 64);
      v_6344 <- eval (svalueMInt v_6343);
      v_6345 <- eval (mi 64 v_6344);
      v_6346 <- eval (eq v_6342 v_6345);
      v_6347 <- eval (notBool_ v_6346);
      v_6348 <- eval (mux v_6347 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3032) v_6343;
      setRegister of v_6348;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_6348;
      pure ()
    pat_end;
    pattern fun (v_2996 : Mem) => do
      v_12233 <- evaluateAddress v_2996;
      v_12234 <- load v_12233 4;
      v_12235 <- eval (svalueMInt v_12234);
      v_12236 <- eval (mi 64 v_12235);
      v_12237 <- getRegister rax;
      v_12238 <- eval (extract v_12237 32 64);
      v_12239 <- eval (svalueMInt v_12238);
      v_12240 <- eval (mi 64 v_12239);
      v_12241 <- eval (mul v_12236 v_12240);
      v_12242 <- eval (extract v_12241 32 64);
      v_12243 <- eval (svalueMInt v_12242);
      v_12244 <- eval (mi 64 v_12243);
      v_12245 <- eval (eq v_12241 v_12244);
      v_12246 <- eval (notBool_ v_12245);
      v_12247 <- eval (mux v_12246 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12248 <- eval (extract v_12241 0 32);
      setRegister edx v_12248;
      setRegister eax v_12242;
      setRegister of v_12247;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_12247;
      pure ()
    pat_end;
    pattern fun (v_3003 : Mem) (v_3005 : reg (bv 32)) => do
      v_12257 <- getRegister v_3005;
      v_12258 <- eval (svalueMInt v_12257);
      v_12259 <- eval (mi 64 v_12258);
      v_12260 <- evaluateAddress v_3003;
      v_12261 <- load v_12260 4;
      v_12262 <- eval (svalueMInt v_12261);
      v_12263 <- eval (mi 64 v_12262);
      v_12264 <- eval (mul v_12259 v_12263);
      v_12265 <- eval (extract v_12264 32 64);
      v_12266 <- eval (svalueMInt v_12265);
      v_12267 <- eval (mi 64 v_12266);
      v_12268 <- eval (eq v_12264 v_12267);
      v_12269 <- eval (notBool_ v_12268);
      v_12270 <- eval (mux v_12269 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3005) v_12265;
      setRegister of v_12270;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_12270;
      pure ()
    pat_end;
    pattern fun (v_3008 : imm int) (v_3007 : Mem) (v_3010 : reg (bv 32)) => do
      v_12278 <- evaluateAddress v_3007;
      v_12279 <- load v_12278 4;
      v_12280 <- eval (svalueMInt v_12279);
      v_12281 <- eval (mi 64 v_12280);
      v_12282 <- eval (handleImmediateWithSignExtend v_3008 32 32);
      v_12283 <- eval (svalueMInt v_12282);
      v_12284 <- eval (mi 64 v_12283);
      v_12285 <- eval (mul v_12281 v_12284);
      v_12286 <- eval (extract v_12285 32 64);
      v_12287 <- eval (svalueMInt v_12286);
      v_12288 <- eval (mi 64 v_12287);
      v_12289 <- eval (eq v_12285 v_12288);
      v_12290 <- eval (notBool_ v_12289);
      v_12291 <- eval (mux v_12290 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3010) v_12286;
      setRegister of v_12291;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf undef;
      setRegister sf undef;
      setRegister cf v_12291;
      pure ()
    pat_end;
    pattern fun (v_3008 : imm int) (v_3007 : Mem) (v_3010 : reg (bv 32)) => do
      v_12299 <- evaluateAddress v_3007;
      v_12300 <- load v_12299 4;
      v_12301 <- eval (svalueMInt v_12300);
      v_12302 <- eval (mi 64 v_12301);
      v_12303 <- eval (handleImmediateWithSignExtend v_3008 8 8);
      v_12304 <- eval (svalueMInt v_12303);
      v_12305 <- eval (mi 64 v_12304);
      v_12306 <- eval (mul v_12302 v_12305);
      v_12307 <- eval (extract v_12306 32 64);
      v_12308 <- eval (svalueMInt v_12307);
      v_12309 <- eval (mi 64 v_12308);
      v_12310 <- eval (eq v_12306 v_12309);
      v_12311 <- eval (notBool_ v_12310);
      v_12312 <- eval (mux v_12311 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3010) v_12307;
      setRegister of v_12312;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf undef;
      setRegister sf undef;
      setRegister cf v_12312;
      pure ()
    pat_end;
    pattern fun (v_3012 : imm int) (v_3013 : Mem) (v_3015 : reg (bv 32)) => do
      v_12320 <- evaluateAddress v_3013;
      v_12321 <- load v_12320 4;
      v_12322 <- eval (svalueMInt v_12321);
      v_12323 <- eval (mi 64 v_12322);
      v_12324 <- eval (handleImmediateWithSignExtend v_3012 32 32);
      v_12325 <- eval (svalueMInt v_12324);
      v_12326 <- eval (mi 64 v_12325);
      v_12327 <- eval (mul v_12323 v_12326);
      v_12328 <- eval (extract v_12327 32 64);
      v_12329 <- eval (svalueMInt v_12328);
      v_12330 <- eval (mi 64 v_12329);
      v_12331 <- eval (eq v_12327 v_12330);
      v_12332 <- eval (notBool_ v_12331);
      v_12333 <- eval (mux v_12332 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3015) v_12328;
      setRegister of v_12333;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_12333;
      pure ()
    pat_end;
    pattern fun (v_3012 : imm int) (v_3013 : Mem) (v_3015 : reg (bv 32)) => do
      v_12341 <- evaluateAddress v_3013;
      v_12342 <- load v_12341 4;
      v_12343 <- eval (svalueMInt v_12342);
      v_12344 <- eval (mi 64 v_12343);
      v_12345 <- eval (handleImmediateWithSignExtend v_3012 8 8);
      v_12346 <- eval (svalueMInt v_12345);
      v_12347 <- eval (mi 64 v_12346);
      v_12348 <- eval (mul v_12344 v_12347);
      v_12349 <- eval (extract v_12348 32 64);
      v_12350 <- eval (svalueMInt v_12349);
      v_12351 <- eval (mi 64 v_12350);
      v_12352 <- eval (eq v_12348 v_12351);
      v_12353 <- eval (notBool_ v_12352);
      v_12354 <- eval (mux v_12353 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3015) v_12349;
      setRegister of v_12354;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_12354;
      pure ()
    pat_end
def imulq1 : instruction :=
  definst "imulq" $ do
    pattern fun (v_3038 : reg (bv 64)) => do
      v_6359 <- getRegister v_3038;
      v_6360 <- eval (svalueMInt v_6359);
      v_6361 <- eval (mi 128 v_6360);
      v_6362 <- getRegister rax;
      v_6363 <- eval (svalueMInt v_6362);
      v_6364 <- eval (mi 128 v_6363);
      v_6365 <- eval (mul v_6361 v_6364);
      v_6366 <- eval (extract v_6365 64 128);
      v_6367 <- eval (svalueMInt v_6366);
      v_6368 <- eval (mi 128 v_6367);
      v_6369 <- eval (eq v_6365 v_6368);
      v_6370 <- eval (notBool_ v_6369);
      v_6371 <- eval (mux v_6370 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6372 <- eval (extract v_6365 0 64);
      setRegister rdx v_6372;
      setRegister rax v_6366;
      setRegister of v_6371;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_6371;
      pure ()
    pat_end;
    pattern fun (v_3056 : reg (bv 64)) (v_3057 : reg (bv 64)) => do
      v_6395 <- getRegister v_3057;
      v_6396 <- eval (svalueMInt v_6395);
      v_6397 <- eval (mi 128 v_6396);
      v_6398 <- getRegister v_3056;
      v_6399 <- eval (svalueMInt v_6398);
      v_6400 <- eval (mi 128 v_6399);
      v_6401 <- eval (mul v_6397 v_6400);
      v_6402 <- eval (extract v_6401 64 128);
      v_6403 <- eval (svalueMInt v_6402);
      v_6404 <- eval (mi 128 v_6403);
      v_6405 <- eval (eq v_6401 v_6404);
      v_6406 <- eval (notBool_ v_6405);
      v_6407 <- eval (mux v_6406 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3057) v_6402;
      setRegister of v_6407;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_6407;
      pure ()
    pat_end;
    pattern fun (v_3060 : imm int) (v_3062 : reg (bv 64)) (v_3063 : reg (bv 64)) => do
      v_6415 <- getRegister v_3062;
      v_6416 <- eval (svalueMInt v_6415);
      v_6417 <- eval (mi 128 v_6416);
      v_6418 <- eval (handleImmediateWithSignExtend v_3060 32 32);
      v_6419 <- eval (svalueMInt v_6418);
      v_6420 <- eval (mi 128 v_6419);
      v_6421 <- eval (mul v_6417 v_6420);
      v_6422 <- eval (extract v_6421 64 128);
      v_6423 <- eval (svalueMInt v_6422);
      v_6424 <- eval (mi 128 v_6423);
      v_6425 <- eval (eq v_6421 v_6424);
      v_6426 <- eval (notBool_ v_6425);
      v_6427 <- eval (mux v_6426 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3063) v_6422;
      setRegister of v_6427;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_6427;
      pure ()
    pat_end;
    pattern fun (v_3066 : imm int) (v_3068 : reg (bv 64)) (v_3069 : reg (bv 64)) => do
      v_6435 <- getRegister v_3068;
      v_6436 <- eval (svalueMInt v_6435);
      v_6437 <- eval (mi 128 v_6436);
      v_6438 <- eval (handleImmediateWithSignExtend v_3066 8 8);
      v_6439 <- eval (svalueMInt v_6438);
      v_6440 <- eval (mi 128 v_6439);
      v_6441 <- eval (mul v_6437 v_6440);
      v_6442 <- eval (extract v_6441 64 128);
      v_6443 <- eval (svalueMInt v_6442);
      v_6444 <- eval (mi 128 v_6443);
      v_6445 <- eval (eq v_6441 v_6444);
      v_6446 <- eval (notBool_ v_6445);
      v_6447 <- eval (mux v_6446 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3069) v_6442;
      setRegister of v_6447;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_6447;
      pure ()
    pat_end;
    pattern fun (v_3034 : Mem) => do
      v_12362 <- evaluateAddress v_3034;
      v_12363 <- load v_12362 8;
      v_12364 <- eval (svalueMInt v_12363);
      v_12365 <- eval (mi 128 v_12364);
      v_12366 <- getRegister rax;
      v_12367 <- eval (svalueMInt v_12366);
      v_12368 <- eval (mi 128 v_12367);
      v_12369 <- eval (mul v_12365 v_12368);
      v_12370 <- eval (extract v_12369 64 128);
      v_12371 <- eval (svalueMInt v_12370);
      v_12372 <- eval (mi 128 v_12371);
      v_12373 <- eval (eq v_12369 v_12372);
      v_12374 <- eval (notBool_ v_12373);
      v_12375 <- eval (mux v_12374 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12376 <- eval (extract v_12369 0 64);
      setRegister rdx v_12376;
      setRegister rax v_12370;
      setRegister of v_12375;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_12375;
      pure ()
    pat_end;
    pattern fun (v_3041 : Mem) (v_3042 : reg (bv 64)) => do
      v_12385 <- getRegister v_3042;
      v_12386 <- eval (svalueMInt v_12385);
      v_12387 <- eval (mi 128 v_12386);
      v_12388 <- evaluateAddress v_3041;
      v_12389 <- load v_12388 8;
      v_12390 <- eval (svalueMInt v_12389);
      v_12391 <- eval (mi 128 v_12390);
      v_12392 <- eval (mul v_12387 v_12391);
      v_12393 <- eval (extract v_12392 64 128);
      v_12394 <- eval (svalueMInt v_12393);
      v_12395 <- eval (mi 128 v_12394);
      v_12396 <- eval (eq v_12392 v_12395);
      v_12397 <- eval (notBool_ v_12396);
      v_12398 <- eval (mux v_12397 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3042) v_12393;
      setRegister of v_12398;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_12398;
      pure ()
    pat_end;
    pattern fun (v_3046 : imm int) (v_3045 : Mem) (v_3047 : reg (bv 64)) => do
      v_12406 <- evaluateAddress v_3045;
      v_12407 <- load v_12406 8;
      v_12408 <- eval (svalueMInt v_12407);
      v_12409 <- eval (mi 128 v_12408);
      v_12410 <- eval (handleImmediateWithSignExtend v_3046 32 32);
      v_12411 <- eval (svalueMInt v_12410);
      v_12412 <- eval (mi 128 v_12411);
      v_12413 <- eval (mul v_12409 v_12412);
      v_12414 <- eval (extract v_12413 64 128);
      v_12415 <- eval (svalueMInt v_12414);
      v_12416 <- eval (mi 128 v_12415);
      v_12417 <- eval (eq v_12413 v_12416);
      v_12418 <- eval (notBool_ v_12417);
      v_12419 <- eval (mux v_12418 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3047) v_12414;
      setRegister of v_12419;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_12419;
      pure ()
    pat_end;
    pattern fun (v_3046 : imm int) (v_3045 : Mem) (v_3047 : reg (bv 64)) => do
      v_12427 <- evaluateAddress v_3045;
      v_12428 <- load v_12427 8;
      v_12429 <- eval (svalueMInt v_12428);
      v_12430 <- eval (mi 128 v_12429);
      v_12431 <- eval (handleImmediateWithSignExtend v_3046 8 8);
      v_12432 <- eval (svalueMInt v_12431);
      v_12433 <- eval (mi 128 v_12432);
      v_12434 <- eval (mul v_12430 v_12433);
      v_12435 <- eval (extract v_12434 64 128);
      v_12436 <- eval (svalueMInt v_12435);
      v_12437 <- eval (mi 128 v_12436);
      v_12438 <- eval (eq v_12434 v_12437);
      v_12439 <- eval (notBool_ v_12438);
      v_12440 <- eval (mux v_12439 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3047) v_12435;
      setRegister of v_12440;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_12440;
      pure ()
    pat_end;
    pattern fun (v_3050 : imm int) (v_3051 : Mem) (v_3052 : reg (bv 64)) => do
      v_12448 <- evaluateAddress v_3051;
      v_12449 <- load v_12448 8;
      v_12450 <- eval (svalueMInt v_12449);
      v_12451 <- eval (mi 128 v_12450);
      v_12452 <- eval (handleImmediateWithSignExtend v_3050 32 32);
      v_12453 <- eval (svalueMInt v_12452);
      v_12454 <- eval (mi 128 v_12453);
      v_12455 <- eval (mul v_12451 v_12454);
      v_12456 <- eval (extract v_12455 64 128);
      v_12457 <- eval (svalueMInt v_12456);
      v_12458 <- eval (mi 128 v_12457);
      v_12459 <- eval (eq v_12455 v_12458);
      v_12460 <- eval (notBool_ v_12459);
      v_12461 <- eval (mux v_12460 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3052) v_12456;
      setRegister of v_12461;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_12461;
      pure ()
    pat_end;
    pattern fun (v_3050 : imm int) (v_3051 : Mem) (v_3052 : reg (bv 64)) => do
      v_12469 <- evaluateAddress v_3051;
      v_12470 <- load v_12469 8;
      v_12471 <- eval (svalueMInt v_12470);
      v_12472 <- eval (mi 128 v_12471);
      v_12473 <- eval (handleImmediateWithSignExtend v_3050 8 8);
      v_12474 <- eval (svalueMInt v_12473);
      v_12475 <- eval (mi 128 v_12474);
      v_12476 <- eval (mul v_12472 v_12475);
      v_12477 <- eval (extract v_12476 64 128);
      v_12478 <- eval (svalueMInt v_12477);
      v_12479 <- eval (mi 128 v_12478);
      v_12480 <- eval (eq v_12476 v_12479);
      v_12481 <- eval (notBool_ v_12480);
      v_12482 <- eval (mux v_12481 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3052) v_12477;
      setRegister of v_12482;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_12482;
      pure ()
    pat_end
def imulw1 : instruction :=
  definst "imulw" $ do
    pattern fun (v_3076 : reg (bv 16)) => do
      v_6458 <- getRegister v_3076;
      v_6459 <- eval (svalueMInt v_6458);
      v_6460 <- eval (mi 32 v_6459);
      v_6461 <- getRegister rax;
      v_6462 <- eval (extract v_6461 48 64);
      v_6463 <- eval (svalueMInt v_6462);
      v_6464 <- eval (mi 32 v_6463);
      v_6465 <- eval (mul v_6460 v_6464);
      v_6466 <- eval (extract v_6465 16 32);
      v_6467 <- eval (svalueMInt v_6466);
      v_6468 <- eval (mi 32 v_6467);
      v_6469 <- eval (eq v_6465 v_6468);
      v_6470 <- eval (notBool_ v_6469);
      v_6471 <- eval (mux v_6470 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6472 <- eval (extract v_6461 0 48);
      v_6473 <- eval (concat v_6472 v_6466);
      v_6474 <- getRegister rdx;
      v_6475 <- eval (extract v_6474 0 48);
      v_6476 <- eval (extract v_6465 0 16);
      v_6477 <- eval (concat v_6475 v_6476);
      setRegister rdx v_6477;
      setRegister rax v_6473;
      setRegister of v_6471;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_6471;
      pure ()
    pat_end;
    pattern fun (v_3094 : reg (bv 16)) (v_3095 : reg (bv 16)) => do
      v_6500 <- getRegister v_3095;
      v_6501 <- eval (svalueMInt v_6500);
      v_6502 <- eval (mi 32 v_6501);
      v_6503 <- getRegister v_3094;
      v_6504 <- eval (svalueMInt v_6503);
      v_6505 <- eval (mi 32 v_6504);
      v_6506 <- eval (mul v_6502 v_6505);
      v_6507 <- eval (extract v_6506 16 32);
      v_6508 <- eval (svalueMInt v_6507);
      v_6509 <- eval (mi 32 v_6508);
      v_6510 <- eval (eq v_6506 v_6509);
      v_6511 <- eval (notBool_ v_6510);
      v_6512 <- eval (mux v_6511 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3095) v_6507;
      setRegister of v_6512;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_6512;
      pure ()
    pat_end;
    pattern fun (v_3098 : imm int) (v_3100 : reg (bv 16)) (v_3101 : reg (bv 16)) => do
      v_6520 <- getRegister v_3100;
      v_6521 <- eval (svalueMInt v_6520);
      v_6522 <- eval (mi 32 v_6521);
      v_6523 <- eval (handleImmediateWithSignExtend v_3098 16 16);
      v_6524 <- eval (svalueMInt v_6523);
      v_6525 <- eval (mi 32 v_6524);
      v_6526 <- eval (mul v_6522 v_6525);
      v_6527 <- eval (extract v_6526 16 32);
      v_6528 <- eval (svalueMInt v_6527);
      v_6529 <- eval (mi 32 v_6528);
      v_6530 <- eval (eq v_6526 v_6529);
      v_6531 <- eval (notBool_ v_6530);
      v_6532 <- eval (mux v_6531 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3101) v_6527;
      setRegister of v_6532;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_6532;
      pure ()
    pat_end;
    pattern fun (v_3104 : imm int) (v_3106 : reg (bv 16)) (v_3107 : reg (bv 16)) => do
      v_6540 <- getRegister v_3106;
      v_6541 <- eval (svalueMInt v_6540);
      v_6542 <- eval (mi 32 v_6541);
      v_6543 <- eval (handleImmediateWithSignExtend v_3104 8 8);
      v_6544 <- eval (svalueMInt v_6543);
      v_6545 <- eval (mi 32 v_6544);
      v_6546 <- eval (mul v_6542 v_6545);
      v_6547 <- eval (extract v_6546 16 32);
      v_6548 <- eval (svalueMInt v_6547);
      v_6549 <- eval (mi 32 v_6548);
      v_6550 <- eval (eq v_6546 v_6549);
      v_6551 <- eval (notBool_ v_6550);
      v_6552 <- eval (mux v_6551 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3107) v_6547;
      setRegister of v_6552;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_6552;
      pure ()
    pat_end;
    pattern fun (v_3072 : Mem) => do
      v_12490 <- evaluateAddress v_3072;
      v_12491 <- load v_12490 2;
      v_12492 <- eval (svalueMInt v_12491);
      v_12493 <- eval (mi 32 v_12492);
      v_12494 <- getRegister rax;
      v_12495 <- eval (extract v_12494 48 64);
      v_12496 <- eval (svalueMInt v_12495);
      v_12497 <- eval (mi 32 v_12496);
      v_12498 <- eval (mul v_12493 v_12497);
      v_12499 <- eval (extract v_12498 16 32);
      v_12500 <- eval (svalueMInt v_12499);
      v_12501 <- eval (mi 32 v_12500);
      v_12502 <- eval (eq v_12498 v_12501);
      v_12503 <- eval (notBool_ v_12502);
      v_12504 <- eval (mux v_12503 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12505 <- eval (extract v_12494 0 48);
      v_12506 <- eval (concat v_12505 v_12499);
      v_12507 <- getRegister rdx;
      v_12508 <- eval (extract v_12507 0 48);
      v_12509 <- eval (extract v_12498 0 16);
      v_12510 <- eval (concat v_12508 v_12509);
      setRegister rdx v_12510;
      setRegister rax v_12506;
      setRegister of v_12504;
      setRegister zf undef;
      setRegister pf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_12504;
      pure ()
    pat_end;
    pattern fun (v_3079 : Mem) (v_3080 : reg (bv 16)) => do
      v_12519 <- getRegister v_3080;
      v_12520 <- eval (svalueMInt v_12519);
      v_12521 <- eval (mi 32 v_12520);
      v_12522 <- evaluateAddress v_3079;
      v_12523 <- load v_12522 2;
      v_12524 <- eval (svalueMInt v_12523);
      v_12525 <- eval (mi 32 v_12524);
      v_12526 <- eval (mul v_12521 v_12525);
      v_12527 <- eval (extract v_12526 16 32);
      v_12528 <- eval (svalueMInt v_12527);
      v_12529 <- eval (mi 32 v_12528);
      v_12530 <- eval (eq v_12526 v_12529);
      v_12531 <- eval (notBool_ v_12530);
      v_12532 <- eval (mux v_12531 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3080) v_12527;
      setRegister of v_12532;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf undef;
      setRegister sf undef;
      setRegister cf v_12532;
      pure ()
    pat_end;
    pattern fun (v_3084 : imm int) (v_3083 : Mem) (v_3085 : reg (bv 16)) => do
      v_12540 <- evaluateAddress v_3083;
      v_12541 <- load v_12540 2;
      v_12542 <- eval (svalueMInt v_12541);
      v_12543 <- eval (mi 32 v_12542);
      v_12544 <- eval (handleImmediateWithSignExtend v_3084 16 16);
      v_12545 <- eval (svalueMInt v_12544);
      v_12546 <- eval (mi 32 v_12545);
      v_12547 <- eval (mul v_12543 v_12546);
      v_12548 <- eval (extract v_12547 16 32);
      v_12549 <- eval (svalueMInt v_12548);
      v_12550 <- eval (mi 32 v_12549);
      v_12551 <- eval (eq v_12547 v_12550);
      v_12552 <- eval (notBool_ v_12551);
      v_12553 <- eval (mux v_12552 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3085) v_12548;
      setRegister of v_12553;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_12553;
      pure ()
    pat_end;
    pattern fun (v_3084 : imm int) (v_3083 : Mem) (v_3085 : reg (bv 16)) => do
      v_12561 <- evaluateAddress v_3083;
      v_12562 <- load v_12561 2;
      v_12563 <- eval (svalueMInt v_12562);
      v_12564 <- eval (mi 32 v_12563);
      v_12565 <- eval (handleImmediateWithSignExtend v_3084 8 8);
      v_12566 <- eval (svalueMInt v_12565);
      v_12567 <- eval (mi 32 v_12566);
      v_12568 <- eval (mul v_12564 v_12567);
      v_12569 <- eval (extract v_12568 16 32);
      v_12570 <- eval (svalueMInt v_12569);
      v_12571 <- eval (mi 32 v_12570);
      v_12572 <- eval (eq v_12568 v_12571);
      v_12573 <- eval (notBool_ v_12572);
      v_12574 <- eval (mux v_12573 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3085) v_12569;
      setRegister of v_12574;
      setRegister pf undef;
      setRegister zf undef;
      setRegister af undef;
      setRegister sf undef;
      setRegister cf v_12574;
      pure ()
    pat_end;
    pattern fun (v_3088 : imm int) (v_3089 : Mem) (v_3090 : reg (bv 16)) => do
      v_12582 <- evaluateAddress v_3089;
      v_12583 <- load v_12582 2;
      v_12584 <- eval (svalueMInt v_12583);
      v_12585 <- eval (mi 32 v_12584);
      v_12586 <- eval (handleImmediateWithSignExtend v_3088 16 16);
      v_12587 <- eval (svalueMInt v_12586);
      v_12588 <- eval (mi 32 v_12587);
      v_12589 <- eval (mul v_12585 v_12588);
      v_12590 <- eval (extract v_12589 16 32);
      v_12591 <- eval (svalueMInt v_12590);
      v_12592 <- eval (mi 32 v_12591);
      v_12593 <- eval (eq v_12589 v_12592);
      v_12594 <- eval (notBool_ v_12593);
      v_12595 <- eval (mux v_12594 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3090) v_12590;
      setRegister of v_12595;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf undef;
      setRegister sf undef;
      setRegister cf v_12595;
      pure ()
    pat_end;
    pattern fun (v_3088 : imm int) (v_3089 : Mem) (v_3090 : reg (bv 16)) => do
      v_12603 <- evaluateAddress v_3089;
      v_12604 <- load v_12603 2;
      v_12605 <- eval (svalueMInt v_12604);
      v_12606 <- eval (mi 32 v_12605);
      v_12607 <- eval (handleImmediateWithSignExtend v_3088 8 8);
      v_12608 <- eval (svalueMInt v_12607);
      v_12609 <- eval (mi 32 v_12608);
      v_12610 <- eval (mul v_12606 v_12609);
      v_12611 <- eval (extract v_12610 16 32);
      v_12612 <- eval (svalueMInt v_12611);
      v_12613 <- eval (mi 32 v_12612);
      v_12614 <- eval (eq v_12610 v_12613);
      v_12615 <- eval (notBool_ v_12614);
      v_12616 <- eval (mux v_12615 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3090) v_12611;
      setRegister of v_12616;
      setRegister pf undef;
      setRegister af undef;
      setRegister zf undef;
      setRegister sf undef;
      setRegister cf v_12616;
      pure ()
    pat_end
def incb1 : instruction :=
  definst "incb" $ do
    pattern fun (v_3114 : reg (bv 8)) => do
      v_6563 <- getRegister v_3114;
      v_6564 <- eval (add v_6563 (expression.bv_nat 8 1));
      v_6565 <- eval (extract v_6564 0 1);
      v_6566 <- eval (eq v_6564 (expression.bv_nat 8 0));
      v_6567 <- eval (mux v_6566 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6568 <- eval (extract v_6563 4 8);
      v_6569 <- eval (eq v_6568 (expression.bv_nat 4 15));
      v_6570 <- eval (mux v_6569 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6571 <- eval (extract v_6564 7 8);
      v_6572 <- eval (eq v_6571 (expression.bv_nat 1 1));
      v_6573 <- eval (extract v_6564 6 7);
      v_6574 <- eval (eq v_6573 (expression.bv_nat 1 1));
      v_6575 <- eval (eq v_6572 v_6574);
      v_6576 <- eval (notBool_ v_6575);
      v_6577 <- eval (extract v_6564 5 6);
      v_6578 <- eval (eq v_6577 (expression.bv_nat 1 1));
      v_6579 <- eval (eq v_6576 v_6578);
      v_6580 <- eval (notBool_ v_6579);
      v_6581 <- eval (extract v_6564 4 5);
      v_6582 <- eval (eq v_6581 (expression.bv_nat 1 1));
      v_6583 <- eval (eq v_6580 v_6582);
      v_6584 <- eval (notBool_ v_6583);
      v_6585 <- eval (extract v_6564 3 4);
      v_6586 <- eval (eq v_6585 (expression.bv_nat 1 1));
      v_6587 <- eval (eq v_6584 v_6586);
      v_6588 <- eval (notBool_ v_6587);
      v_6589 <- eval (extract v_6564 2 3);
      v_6590 <- eval (eq v_6589 (expression.bv_nat 1 1));
      v_6591 <- eval (eq v_6588 v_6590);
      v_6592 <- eval (notBool_ v_6591);
      v_6593 <- eval (extract v_6564 1 2);
      v_6594 <- eval (eq v_6593 (expression.bv_nat 1 1));
      v_6595 <- eval (eq v_6592 v_6594);
      v_6596 <- eval (notBool_ v_6595);
      v_6597 <- eval (eq v_6565 (expression.bv_nat 1 1));
      v_6598 <- eval (eq v_6596 v_6597);
      v_6599 <- eval (notBool_ v_6598);
      v_6600 <- eval (notBool_ v_6599);
      v_6601 <- eval (mux v_6600 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6602 <- eval (extract v_6563 0 1);
      v_6603 <- eval (eq v_6602 (expression.bv_nat 1 1));
      v_6604 <- eval (notBool_ v_6603);
      v_6605 <- eval (extract v_6563 1 8);
      v_6606 <- eval (eq v_6605 (expression.bv_nat 7 127));
      v_6607 <- eval (bit_and v_6604 v_6606);
      v_6608 <- eval (mux v_6607 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3114) v_6564;
      setRegister of v_6608;
      setRegister pf v_6601;
      setRegister af v_6570;
      setRegister zf v_6567;
      setRegister sf v_6565;
      pure ()
    pat_end;
    pattern fun (v_3118 : reg (bv 8)) => do
      v_6615 <- getRegister v_3118;
      v_6616 <- eval (add v_6615 (expression.bv_nat 8 1));
      v_6617 <- eval (extract v_6616 0 1);
      v_6618 <- eval (extract v_6615 4 8);
      v_6619 <- eval (eq v_6618 (expression.bv_nat 4 15));
      v_6620 <- eval (mux v_6619 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6621 <- eval (eq v_6616 (expression.bv_nat 8 0));
      v_6622 <- eval (mux v_6621 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6623 <- eval (extract v_6616 7 8);
      v_6624 <- eval (eq v_6623 (expression.bv_nat 1 1));
      v_6625 <- eval (extract v_6616 6 7);
      v_6626 <- eval (eq v_6625 (expression.bv_nat 1 1));
      v_6627 <- eval (eq v_6624 v_6626);
      v_6628 <- eval (notBool_ v_6627);
      v_6629 <- eval (extract v_6616 5 6);
      v_6630 <- eval (eq v_6629 (expression.bv_nat 1 1));
      v_6631 <- eval (eq v_6628 v_6630);
      v_6632 <- eval (notBool_ v_6631);
      v_6633 <- eval (extract v_6616 4 5);
      v_6634 <- eval (eq v_6633 (expression.bv_nat 1 1));
      v_6635 <- eval (eq v_6632 v_6634);
      v_6636 <- eval (notBool_ v_6635);
      v_6637 <- eval (extract v_6616 3 4);
      v_6638 <- eval (eq v_6637 (expression.bv_nat 1 1));
      v_6639 <- eval (eq v_6636 v_6638);
      v_6640 <- eval (notBool_ v_6639);
      v_6641 <- eval (extract v_6616 2 3);
      v_6642 <- eval (eq v_6641 (expression.bv_nat 1 1));
      v_6643 <- eval (eq v_6640 v_6642);
      v_6644 <- eval (notBool_ v_6643);
      v_6645 <- eval (extract v_6616 1 2);
      v_6646 <- eval (eq v_6645 (expression.bv_nat 1 1));
      v_6647 <- eval (eq v_6644 v_6646);
      v_6648 <- eval (notBool_ v_6647);
      v_6649 <- eval (eq v_6617 (expression.bv_nat 1 1));
      v_6650 <- eval (eq v_6648 v_6649);
      v_6651 <- eval (notBool_ v_6650);
      v_6652 <- eval (notBool_ v_6651);
      v_6653 <- eval (mux v_6652 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6654 <- eval (extract v_6615 0 1);
      v_6655 <- eval (eq v_6654 (expression.bv_nat 1 1));
      v_6656 <- eval (notBool_ v_6655);
      v_6657 <- eval (extract v_6615 1 8);
      v_6658 <- eval (eq v_6657 (expression.bv_nat 7 127));
      v_6659 <- eval (bit_and v_6656 v_6658);
      v_6660 <- eval (mux v_6659 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3118) v_6616;
      setRegister of v_6660;
      setRegister pf v_6653;
      setRegister zf v_6622;
      setRegister af v_6620;
      setRegister sf v_6617;
      pure ()
    pat_end;
    pattern fun (v_3110 : Mem) => do
      v_13101 <- evaluateAddress v_3110;
      v_13102 <- load v_13101 1;
      v_13103 <- eval (add v_13102 (expression.bv_nat 8 1));
      store v_13101 v_13103 1;
      v_13105 <- eval (extract v_13103 0 1);
      v_13106 <- eval (eq v_13103 (expression.bv_nat 8 0));
      v_13107 <- eval (mux v_13106 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13108 <- eval (extract v_13102 4 8);
      v_13109 <- eval (eq v_13108 (expression.bv_nat 4 15));
      v_13110 <- eval (mux v_13109 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13111 <- eval (extract v_13103 7 8);
      v_13112 <- eval (eq v_13111 (expression.bv_nat 1 1));
      v_13113 <- eval (extract v_13103 6 7);
      v_13114 <- eval (eq v_13113 (expression.bv_nat 1 1));
      v_13115 <- eval (eq v_13112 v_13114);
      v_13116 <- eval (notBool_ v_13115);
      v_13117 <- eval (extract v_13103 5 6);
      v_13118 <- eval (eq v_13117 (expression.bv_nat 1 1));
      v_13119 <- eval (eq v_13116 v_13118);
      v_13120 <- eval (notBool_ v_13119);
      v_13121 <- eval (extract v_13103 4 5);
      v_13122 <- eval (eq v_13121 (expression.bv_nat 1 1));
      v_13123 <- eval (eq v_13120 v_13122);
      v_13124 <- eval (notBool_ v_13123);
      v_13125 <- eval (extract v_13103 3 4);
      v_13126 <- eval (eq v_13125 (expression.bv_nat 1 1));
      v_13127 <- eval (eq v_13124 v_13126);
      v_13128 <- eval (notBool_ v_13127);
      v_13129 <- eval (extract v_13103 2 3);
      v_13130 <- eval (eq v_13129 (expression.bv_nat 1 1));
      v_13131 <- eval (eq v_13128 v_13130);
      v_13132 <- eval (notBool_ v_13131);
      v_13133 <- eval (extract v_13103 1 2);
      v_13134 <- eval (eq v_13133 (expression.bv_nat 1 1));
      v_13135 <- eval (eq v_13132 v_13134);
      v_13136 <- eval (notBool_ v_13135);
      v_13137 <- eval (eq v_13105 (expression.bv_nat 1 1));
      v_13138 <- eval (eq v_13136 v_13137);
      v_13139 <- eval (notBool_ v_13138);
      v_13140 <- eval (notBool_ v_13139);
      v_13141 <- eval (mux v_13140 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13142 <- eval (extract v_13102 0 1);
      v_13143 <- eval (eq v_13142 (expression.bv_nat 1 1));
      v_13144 <- eval (notBool_ v_13143);
      v_13145 <- eval (extract v_13102 1 8);
      v_13146 <- eval (eq v_13145 (expression.bv_nat 7 127));
      v_13147 <- eval (bit_and v_13144 v_13146);
      v_13148 <- eval (mux v_13147 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13148;
      setRegister pf v_13141;
      setRegister af v_13110;
      setRegister zf v_13107;
      setRegister sf v_13105;
      pure ()
    pat_end
def incl1 : instruction :=
  definst "incl" $ do
    pattern fun (v_3126 : reg (bv 32)) => do
      v_6670 <- getRegister v_3126;
      v_6671 <- eval (add v_6670 (expression.bv_nat 32 1));
      v_6672 <- eval (extract v_6671 0 1);
      v_6673 <- eval (eq v_6671 (expression.bv_nat 32 0));
      v_6674 <- eval (mux v_6673 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6675 <- eval (extract v_6670 28 32);
      v_6676 <- eval (eq v_6675 (expression.bv_nat 4 15));
      v_6677 <- eval (mux v_6676 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6678 <- eval (extract v_6671 31 32);
      v_6679 <- eval (eq v_6678 (expression.bv_nat 1 1));
      v_6680 <- eval (extract v_6671 30 31);
      v_6681 <- eval (eq v_6680 (expression.bv_nat 1 1));
      v_6682 <- eval (eq v_6679 v_6681);
      v_6683 <- eval (notBool_ v_6682);
      v_6684 <- eval (extract v_6671 29 30);
      v_6685 <- eval (eq v_6684 (expression.bv_nat 1 1));
      v_6686 <- eval (eq v_6683 v_6685);
      v_6687 <- eval (notBool_ v_6686);
      v_6688 <- eval (extract v_6671 28 29);
      v_6689 <- eval (eq v_6688 (expression.bv_nat 1 1));
      v_6690 <- eval (eq v_6687 v_6689);
      v_6691 <- eval (notBool_ v_6690);
      v_6692 <- eval (extract v_6671 27 28);
      v_6693 <- eval (eq v_6692 (expression.bv_nat 1 1));
      v_6694 <- eval (eq v_6691 v_6693);
      v_6695 <- eval (notBool_ v_6694);
      v_6696 <- eval (extract v_6671 26 27);
      v_6697 <- eval (eq v_6696 (expression.bv_nat 1 1));
      v_6698 <- eval (eq v_6695 v_6697);
      v_6699 <- eval (notBool_ v_6698);
      v_6700 <- eval (extract v_6671 25 26);
      v_6701 <- eval (eq v_6700 (expression.bv_nat 1 1));
      v_6702 <- eval (eq v_6699 v_6701);
      v_6703 <- eval (notBool_ v_6702);
      v_6704 <- eval (extract v_6671 24 25);
      v_6705 <- eval (eq v_6704 (expression.bv_nat 1 1));
      v_6706 <- eval (eq v_6703 v_6705);
      v_6707 <- eval (notBool_ v_6706);
      v_6708 <- eval (notBool_ v_6707);
      v_6709 <- eval (mux v_6708 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6710 <- eval (extract v_6670 0 1);
      v_6711 <- eval (eq v_6710 (expression.bv_nat 1 1));
      v_6712 <- eval (notBool_ v_6711);
      v_6713 <- eval (extract v_6670 1 32);
      v_6714 <- eval (eq v_6713 (expression.bv_nat 31 2147483647));
      v_6715 <- eval (bit_and v_6712 v_6714);
      v_6716 <- eval (mux v_6715 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3126) v_6671;
      setRegister of v_6716;
      setRegister pf v_6709;
      setRegister af v_6677;
      setRegister zf v_6674;
      setRegister sf v_6672;
      pure ()
    pat_end;
    pattern fun (v_3121 : Mem) => do
      v_13154 <- evaluateAddress v_3121;
      v_13155 <- load v_13154 4;
      v_13156 <- eval (add v_13155 (expression.bv_nat 32 1));
      store v_13154 v_13156 4;
      v_13158 <- eval (extract v_13156 0 1);
      v_13159 <- eval (eq v_13156 (expression.bv_nat 32 0));
      v_13160 <- eval (mux v_13159 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13161 <- eval (extract v_13155 28 32);
      v_13162 <- eval (eq v_13161 (expression.bv_nat 4 15));
      v_13163 <- eval (mux v_13162 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13164 <- eval (extract v_13156 31 32);
      v_13165 <- eval (eq v_13164 (expression.bv_nat 1 1));
      v_13166 <- eval (extract v_13156 30 31);
      v_13167 <- eval (eq v_13166 (expression.bv_nat 1 1));
      v_13168 <- eval (eq v_13165 v_13167);
      v_13169 <- eval (notBool_ v_13168);
      v_13170 <- eval (extract v_13156 29 30);
      v_13171 <- eval (eq v_13170 (expression.bv_nat 1 1));
      v_13172 <- eval (eq v_13169 v_13171);
      v_13173 <- eval (notBool_ v_13172);
      v_13174 <- eval (extract v_13156 28 29);
      v_13175 <- eval (eq v_13174 (expression.bv_nat 1 1));
      v_13176 <- eval (eq v_13173 v_13175);
      v_13177 <- eval (notBool_ v_13176);
      v_13178 <- eval (extract v_13156 27 28);
      v_13179 <- eval (eq v_13178 (expression.bv_nat 1 1));
      v_13180 <- eval (eq v_13177 v_13179);
      v_13181 <- eval (notBool_ v_13180);
      v_13182 <- eval (extract v_13156 26 27);
      v_13183 <- eval (eq v_13182 (expression.bv_nat 1 1));
      v_13184 <- eval (eq v_13181 v_13183);
      v_13185 <- eval (notBool_ v_13184);
      v_13186 <- eval (extract v_13156 25 26);
      v_13187 <- eval (eq v_13186 (expression.bv_nat 1 1));
      v_13188 <- eval (eq v_13185 v_13187);
      v_13189 <- eval (notBool_ v_13188);
      v_13190 <- eval (extract v_13156 24 25);
      v_13191 <- eval (eq v_13190 (expression.bv_nat 1 1));
      v_13192 <- eval (eq v_13189 v_13191);
      v_13193 <- eval (notBool_ v_13192);
      v_13194 <- eval (notBool_ v_13193);
      v_13195 <- eval (mux v_13194 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13196 <- eval (extract v_13155 0 1);
      v_13197 <- eval (eq v_13196 (expression.bv_nat 1 1));
      v_13198 <- eval (notBool_ v_13197);
      v_13199 <- eval (extract v_13155 1 32);
      v_13200 <- eval (eq v_13199 (expression.bv_nat 31 2147483647));
      v_13201 <- eval (bit_and v_13198 v_13200);
      v_13202 <- eval (mux v_13201 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13202;
      setRegister pf v_13195;
      setRegister af v_13163;
      setRegister zf v_13160;
      setRegister sf v_13158;
      pure ()
    pat_end
def incq1 : instruction :=
  definst "incq" $ do
    pattern fun (v_3132 : reg (bv 64)) => do
      v_6726 <- getRegister v_3132;
      v_6727 <- eval (add v_6726 (expression.bv_nat 64 1));
      v_6728 <- eval (extract v_6727 0 1);
      v_6729 <- eval (eq v_6727 (expression.bv_nat 64 0));
      v_6730 <- eval (mux v_6729 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6731 <- eval (extract v_6726 60 64);
      v_6732 <- eval (eq v_6731 (expression.bv_nat 4 15));
      v_6733 <- eval (mux v_6732 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6734 <- eval (extract v_6727 63 64);
      v_6735 <- eval (eq v_6734 (expression.bv_nat 1 1));
      v_6736 <- eval (extract v_6727 62 63);
      v_6737 <- eval (eq v_6736 (expression.bv_nat 1 1));
      v_6738 <- eval (eq v_6735 v_6737);
      v_6739 <- eval (notBool_ v_6738);
      v_6740 <- eval (extract v_6727 61 62);
      v_6741 <- eval (eq v_6740 (expression.bv_nat 1 1));
      v_6742 <- eval (eq v_6739 v_6741);
      v_6743 <- eval (notBool_ v_6742);
      v_6744 <- eval (extract v_6727 60 61);
      v_6745 <- eval (eq v_6744 (expression.bv_nat 1 1));
      v_6746 <- eval (eq v_6743 v_6745);
      v_6747 <- eval (notBool_ v_6746);
      v_6748 <- eval (extract v_6727 59 60);
      v_6749 <- eval (eq v_6748 (expression.bv_nat 1 1));
      v_6750 <- eval (eq v_6747 v_6749);
      v_6751 <- eval (notBool_ v_6750);
      v_6752 <- eval (extract v_6727 58 59);
      v_6753 <- eval (eq v_6752 (expression.bv_nat 1 1));
      v_6754 <- eval (eq v_6751 v_6753);
      v_6755 <- eval (notBool_ v_6754);
      v_6756 <- eval (extract v_6727 57 58);
      v_6757 <- eval (eq v_6756 (expression.bv_nat 1 1));
      v_6758 <- eval (eq v_6755 v_6757);
      v_6759 <- eval (notBool_ v_6758);
      v_6760 <- eval (extract v_6727 56 57);
      v_6761 <- eval (eq v_6760 (expression.bv_nat 1 1));
      v_6762 <- eval (eq v_6759 v_6761);
      v_6763 <- eval (notBool_ v_6762);
      v_6764 <- eval (notBool_ v_6763);
      v_6765 <- eval (mux v_6764 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6766 <- eval (extract v_6726 0 1);
      v_6767 <- eval (eq v_6766 (expression.bv_nat 1 1));
      v_6768 <- eval (notBool_ v_6767);
      v_6769 <- eval (extract v_6726 1 64);
      v_6770 <- eval (eq v_6769 (expression.bv_nat 63 9223372036854775807));
      v_6771 <- eval (bit_and v_6768 v_6770);
      v_6772 <- eval (mux v_6771 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3132) v_6727;
      setRegister of v_6772;
      setRegister pf v_6765;
      setRegister af v_6733;
      setRegister zf v_6730;
      setRegister sf v_6728;
      pure ()
    pat_end;
    pattern fun (v_3128 : Mem) => do
      v_13208 <- evaluateAddress v_3128;
      v_13209 <- load v_13208 8;
      v_13210 <- eval (add v_13209 (expression.bv_nat 64 1));
      store v_13208 v_13210 8;
      v_13212 <- eval (extract v_13210 0 1);
      v_13213 <- eval (eq v_13210 (expression.bv_nat 64 0));
      v_13214 <- eval (mux v_13213 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13215 <- eval (extract v_13209 60 64);
      v_13216 <- eval (eq v_13215 (expression.bv_nat 4 15));
      v_13217 <- eval (mux v_13216 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13218 <- eval (extract v_13210 63 64);
      v_13219 <- eval (eq v_13218 (expression.bv_nat 1 1));
      v_13220 <- eval (extract v_13210 62 63);
      v_13221 <- eval (eq v_13220 (expression.bv_nat 1 1));
      v_13222 <- eval (eq v_13219 v_13221);
      v_13223 <- eval (notBool_ v_13222);
      v_13224 <- eval (extract v_13210 61 62);
      v_13225 <- eval (eq v_13224 (expression.bv_nat 1 1));
      v_13226 <- eval (eq v_13223 v_13225);
      v_13227 <- eval (notBool_ v_13226);
      v_13228 <- eval (extract v_13210 60 61);
      v_13229 <- eval (eq v_13228 (expression.bv_nat 1 1));
      v_13230 <- eval (eq v_13227 v_13229);
      v_13231 <- eval (notBool_ v_13230);
      v_13232 <- eval (extract v_13210 59 60);
      v_13233 <- eval (eq v_13232 (expression.bv_nat 1 1));
      v_13234 <- eval (eq v_13231 v_13233);
      v_13235 <- eval (notBool_ v_13234);
      v_13236 <- eval (extract v_13210 58 59);
      v_13237 <- eval (eq v_13236 (expression.bv_nat 1 1));
      v_13238 <- eval (eq v_13235 v_13237);
      v_13239 <- eval (notBool_ v_13238);
      v_13240 <- eval (extract v_13210 57 58);
      v_13241 <- eval (eq v_13240 (expression.bv_nat 1 1));
      v_13242 <- eval (eq v_13239 v_13241);
      v_13243 <- eval (notBool_ v_13242);
      v_13244 <- eval (extract v_13210 56 57);
      v_13245 <- eval (eq v_13244 (expression.bv_nat 1 1));
      v_13246 <- eval (eq v_13243 v_13245);
      v_13247 <- eval (notBool_ v_13246);
      v_13248 <- eval (notBool_ v_13247);
      v_13249 <- eval (mux v_13248 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13250 <- eval (extract v_13209 0 1);
      v_13251 <- eval (eq v_13250 (expression.bv_nat 1 1));
      v_13252 <- eval (notBool_ v_13251);
      v_13253 <- eval (extract v_13209 1 64);
      v_13254 <- eval (eq v_13253 (expression.bv_nat 63 9223372036854775807));
      v_13255 <- eval (bit_and v_13252 v_13254);
      v_13256 <- eval (mux v_13255 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13256;
      setRegister pf v_13249;
      setRegister af v_13217;
      setRegister zf v_13214;
      setRegister sf v_13212;
      pure ()
    pat_end
def incw1 : instruction :=
  definst "incw" $ do
    pattern fun (v_3139 : reg (bv 16)) => do
      v_6782 <- getRegister v_3139;
      v_6783 <- eval (add v_6782 (expression.bv_nat 16 1));
      v_6784 <- eval (extract v_6783 0 1);
      v_6785 <- eval (eq v_6783 (expression.bv_nat 16 0));
      v_6786 <- eval (mux v_6785 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6787 <- eval (extract v_6782 12 16);
      v_6788 <- eval (eq v_6787 (expression.bv_nat 4 15));
      v_6789 <- eval (mux v_6788 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6790 <- eval (extract v_6783 15 16);
      v_6791 <- eval (eq v_6790 (expression.bv_nat 1 1));
      v_6792 <- eval (extract v_6783 14 15);
      v_6793 <- eval (eq v_6792 (expression.bv_nat 1 1));
      v_6794 <- eval (eq v_6791 v_6793);
      v_6795 <- eval (notBool_ v_6794);
      v_6796 <- eval (extract v_6783 13 14);
      v_6797 <- eval (eq v_6796 (expression.bv_nat 1 1));
      v_6798 <- eval (eq v_6795 v_6797);
      v_6799 <- eval (notBool_ v_6798);
      v_6800 <- eval (extract v_6783 12 13);
      v_6801 <- eval (eq v_6800 (expression.bv_nat 1 1));
      v_6802 <- eval (eq v_6799 v_6801);
      v_6803 <- eval (notBool_ v_6802);
      v_6804 <- eval (extract v_6783 11 12);
      v_6805 <- eval (eq v_6804 (expression.bv_nat 1 1));
      v_6806 <- eval (eq v_6803 v_6805);
      v_6807 <- eval (notBool_ v_6806);
      v_6808 <- eval (extract v_6783 10 11);
      v_6809 <- eval (eq v_6808 (expression.bv_nat 1 1));
      v_6810 <- eval (eq v_6807 v_6809);
      v_6811 <- eval (notBool_ v_6810);
      v_6812 <- eval (extract v_6783 9 10);
      v_6813 <- eval (eq v_6812 (expression.bv_nat 1 1));
      v_6814 <- eval (eq v_6811 v_6813);
      v_6815 <- eval (notBool_ v_6814);
      v_6816 <- eval (extract v_6783 8 9);
      v_6817 <- eval (eq v_6816 (expression.bv_nat 1 1));
      v_6818 <- eval (eq v_6815 v_6817);
      v_6819 <- eval (notBool_ v_6818);
      v_6820 <- eval (notBool_ v_6819);
      v_6821 <- eval (mux v_6820 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6822 <- eval (extract v_6782 0 1);
      v_6823 <- eval (eq v_6822 (expression.bv_nat 1 1));
      v_6824 <- eval (notBool_ v_6823);
      v_6825 <- eval (extract v_6782 1 16);
      v_6826 <- eval (eq v_6825 (expression.bv_nat 15 32767));
      v_6827 <- eval (bit_and v_6824 v_6826);
      v_6828 <- eval (mux v_6827 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3139) v_6783;
      setRegister of v_6828;
      setRegister pf v_6821;
      setRegister af v_6789;
      setRegister zf v_6786;
      setRegister sf v_6784;
      pure ()
    pat_end;
    pattern fun (v_3135 : Mem) => do
      v_13262 <- evaluateAddress v_3135;
      v_13263 <- load v_13262 2;
      v_13264 <- eval (add v_13263 (expression.bv_nat 16 1));
      store v_13262 v_13264 2;
      v_13266 <- eval (extract v_13264 0 1);
      v_13267 <- eval (eq v_13264 (expression.bv_nat 16 0));
      v_13268 <- eval (mux v_13267 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13269 <- eval (extract v_13263 12 16);
      v_13270 <- eval (eq v_13269 (expression.bv_nat 4 15));
      v_13271 <- eval (mux v_13270 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13272 <- eval (extract v_13264 15 16);
      v_13273 <- eval (eq v_13272 (expression.bv_nat 1 1));
      v_13274 <- eval (extract v_13264 14 15);
      v_13275 <- eval (eq v_13274 (expression.bv_nat 1 1));
      v_13276 <- eval (eq v_13273 v_13275);
      v_13277 <- eval (notBool_ v_13276);
      v_13278 <- eval (extract v_13264 13 14);
      v_13279 <- eval (eq v_13278 (expression.bv_nat 1 1));
      v_13280 <- eval (eq v_13277 v_13279);
      v_13281 <- eval (notBool_ v_13280);
      v_13282 <- eval (extract v_13264 12 13);
      v_13283 <- eval (eq v_13282 (expression.bv_nat 1 1));
      v_13284 <- eval (eq v_13281 v_13283);
      v_13285 <- eval (notBool_ v_13284);
      v_13286 <- eval (extract v_13264 11 12);
      v_13287 <- eval (eq v_13286 (expression.bv_nat 1 1));
      v_13288 <- eval (eq v_13285 v_13287);
      v_13289 <- eval (notBool_ v_13288);
      v_13290 <- eval (extract v_13264 10 11);
      v_13291 <- eval (eq v_13290 (expression.bv_nat 1 1));
      v_13292 <- eval (eq v_13289 v_13291);
      v_13293 <- eval (notBool_ v_13292);
      v_13294 <- eval (extract v_13264 9 10);
      v_13295 <- eval (eq v_13294 (expression.bv_nat 1 1));
      v_13296 <- eval (eq v_13293 v_13295);
      v_13297 <- eval (notBool_ v_13296);
      v_13298 <- eval (extract v_13264 8 9);
      v_13299 <- eval (eq v_13298 (expression.bv_nat 1 1));
      v_13300 <- eval (eq v_13297 v_13299);
      v_13301 <- eval (notBool_ v_13300);
      v_13302 <- eval (notBool_ v_13301);
      v_13303 <- eval (mux v_13302 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13304 <- eval (extract v_13263 0 1);
      v_13305 <- eval (eq v_13304 (expression.bv_nat 1 1));
      v_13306 <- eval (notBool_ v_13305);
      v_13307 <- eval (extract v_13263 1 16);
      v_13308 <- eval (eq v_13307 (expression.bv_nat 15 32767));
      v_13309 <- eval (bit_and v_13306 v_13308);
      v_13310 <- eval (mux v_13309 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13310;
      setRegister pf v_13303;
      setRegister af v_13271;
      setRegister zf v_13268;
      setRegister sf v_13266;
      pure ()
    pat_end
def insertps1 : instruction :=
  definst "insertps" $ do
    pattern fun (v_3147 : imm int) (v_3149 : reg (bv 128)) (v_3150 : reg (bv 128)) => do
      v_6840 <- eval (handleImmediateWithSignExtend v_3147 8 8);
      v_6841 <- eval (extract v_6840 4 5);
      v_6842 <- eval (eq v_6841 (expression.bv_nat 1 1));
      v_6843 <- eval (extract v_6840 2 4);
      v_6844 <- eval (eq v_6843 (expression.bv_nat 2 0));
      v_6845 <- getRegister v_3150;
      v_6846 <- eval (extract v_6845 0 32);
      v_6847 <- eval (eq v_6843 (expression.bv_nat 2 1));
      v_6848 <- eval (eq v_6843 (expression.bv_nat 2 2));
      v_6849 <- eval (extract v_6840 0 2);
      v_6850 <- eval (eq v_6849 (expression.bv_nat 2 0));
      v_6851 <- getRegister v_3149;
      v_6852 <- eval (extract v_6851 96 128);
      v_6853 <- eval (eq v_6849 (expression.bv_nat 2 1));
      v_6854 <- eval (extract v_6851 64 96);
      v_6855 <- eval (eq v_6849 (expression.bv_nat 2 2));
      v_6856 <- eval (extract v_6851 32 64);
      v_6857 <- eval (extract v_6851 0 32);
      v_6858 <- eval (mux v_6855 v_6856 v_6857);
      v_6859 <- eval (mux v_6853 v_6854 v_6858);
      v_6860 <- eval (mux v_6850 v_6852 v_6859);
      v_6861 <- eval (mux v_6848 v_6846 v_6860);
      v_6862 <- eval (mux v_6847 v_6846 v_6861);
      v_6863 <- eval (mux v_6844 v_6846 v_6862);
      v_6864 <- eval (mux v_6842 (expression.bv_nat 32 0) v_6863);
      v_6865 <- eval (extract v_6840 5 6);
      v_6866 <- eval (eq v_6865 (expression.bv_nat 1 1));
      v_6867 <- eval (extract v_6845 32 64);
      v_6868 <- eval (mux v_6848 v_6860 v_6867);
      v_6869 <- eval (mux v_6847 v_6867 v_6868);
      v_6870 <- eval (mux v_6844 v_6867 v_6869);
      v_6871 <- eval (mux v_6866 (expression.bv_nat 32 0) v_6870);
      v_6872 <- eval (concat v_6864 v_6871);
      v_6873 <- eval (extract v_6840 6 7);
      v_6874 <- eval (eq v_6873 (expression.bv_nat 1 1));
      v_6875 <- eval (extract v_6845 64 96);
      v_6876 <- eval (mux v_6847 v_6860 v_6875);
      v_6877 <- eval (mux v_6844 v_6875 v_6876);
      v_6878 <- eval (mux v_6874 (expression.bv_nat 32 0) v_6877);
      v_6879 <- eval (concat v_6872 v_6878);
      v_6880 <- eval (extract v_6840 7 8);
      v_6881 <- eval (eq v_6880 (expression.bv_nat 1 1));
      v_6882 <- eval (extract v_6845 96 128);
      v_6883 <- eval (mux v_6844 v_6860 v_6882);
      v_6884 <- eval (mux v_6881 (expression.bv_nat 32 0) v_6883);
      v_6885 <- eval (concat v_6879 v_6884);
      setRegister (lhs.of_reg v_3150) v_6885;
      pure ()
    pat_end;
    pattern fun (v_3142 : imm int) (v_3143 : Mem) (v_3144 : reg (bv 128)) => do
      v_12628 <- eval (handleImmediateWithSignExtend v_3142 8 8);
      v_12629 <- eval (extract v_12628 4 5);
      v_12630 <- eval (eq v_12629 (expression.bv_nat 1 1));
      v_12631 <- eval (extract v_12628 2 4);
      v_12632 <- eval (eq v_12631 (expression.bv_nat 2 0));
      v_12633 <- getRegister v_3144;
      v_12634 <- eval (extract v_12633 0 32);
      v_12635 <- eval (eq v_12631 (expression.bv_nat 2 1));
      v_12636 <- eval (eq v_12631 (expression.bv_nat 2 2));
      v_12637 <- evaluateAddress v_3143;
      v_12638 <- load v_12637 4;
      v_12639 <- eval (mux v_12636 v_12634 v_12638);
      v_12640 <- eval (mux v_12635 v_12634 v_12639);
      v_12641 <- eval (mux v_12632 v_12634 v_12640);
      v_12642 <- eval (mux v_12630 (expression.bv_nat 32 0) v_12641);
      v_12643 <- eval (extract v_12628 5 6);
      v_12644 <- eval (eq v_12643 (expression.bv_nat 1 1));
      v_12645 <- eval (extract v_12633 32 64);
      v_12646 <- eval (mux v_12636 v_12638 v_12645);
      v_12647 <- eval (mux v_12635 v_12645 v_12646);
      v_12648 <- eval (mux v_12632 v_12645 v_12647);
      v_12649 <- eval (mux v_12644 (expression.bv_nat 32 0) v_12648);
      v_12650 <- eval (concat v_12642 v_12649);
      v_12651 <- eval (extract v_12628 6 7);
      v_12652 <- eval (eq v_12651 (expression.bv_nat 1 1));
      v_12653 <- eval (extract v_12633 64 96);
      v_12654 <- eval (mux v_12635 v_12638 v_12653);
      v_12655 <- eval (mux v_12632 v_12653 v_12654);
      v_12656 <- eval (mux v_12652 (expression.bv_nat 32 0) v_12655);
      v_12657 <- eval (concat v_12650 v_12656);
      v_12658 <- eval (extract v_12628 7 8);
      v_12659 <- eval (eq v_12658 (expression.bv_nat 1 1));
      v_12660 <- eval (extract v_12633 96 128);
      v_12661 <- eval (mux v_12632 v_12638 v_12660);
      v_12662 <- eval (mux v_12659 (expression.bv_nat 32 0) v_12661);
      v_12663 <- eval (concat v_12657 v_12662);
      setRegister (lhs.of_reg v_3144) v_12663;
      pure ()
    pat_end
def lddqu1 : instruction :=
  definst "lddqu" $ do
    pattern fun (v_3153 : Mem) (v_3154 : reg (bv 128)) => do
      v_12665 <- evaluateAddress v_3153;
      v_12666 <- load v_12665 16;
      setRegister (lhs.of_reg v_3154) v_12666;
      pure ()
    pat_end
def leal1 : instruction :=
  definst "leal" $ do
    pattern fun (v_3157 : Mem) (v_3159 : reg (bv 32)) => do
      v_8668 <- evaluateAddress v_3157;
      v_8669 <- eval (extract v_8668 32 64);
      setRegister (lhs.of_reg v_3159) v_8669;
      pure ()
    pat_end
def leaq1 : instruction :=
  definst "leaq" $ do
    pattern fun (v_3161 : Mem) (v_3162 : reg (bv 64)) => do
      v_8671 <- evaluateAddress v_3161;
      setRegister (lhs.of_reg v_3162) v_8671;
      pure ()
    pat_end
def leaw1 : instruction :=
  definst "leaw" $ do
    pattern fun (v_2316 : Mem) (v_2317 : reg (bv 16)) => do
      v_8017 <- evaluateAddress v_2316;
      v_8018 <- eval (extract v_8017 48 64);
      setRegister (lhs.of_reg v_2317) v_8018;
      pure ()
    pat_end
def lodsb1 : instruction :=
  definst "lodsb" $ do
error: condition: lodsb
error: condition: lodsb
error: condition: lodsb
error: condition: lodsb
    pattern fun => do
      v_8020 <- getRegister df;
      v_8021 <- eval (eq v_8020 (expression.bv_nat 1 0));
      v_8022 <- eval (eq v_8021 bit_one);
      v_8023 <- getRegister rsi;
      v_8024 <- load v_8023 1;
      v_8025 <- eval (add v_8023 (expression.bv_nat 64 1));
      setRegister rsi v_8025;
      setRegister al v_8024;
      pure ()
    pat_end;
    pattern fun => do
      v_8028 <- getRegister df;
      v_8029 <- eval (eq v_8028 (expression.bv_nat 1 1));
      v_8030 <- eval (eq v_8029 bit_one);
      v_8031 <- getRegister rsi;
      v_8032 <- load v_8031 1;
      v_8033 <- eval (sub v_8031 (expression.bv_nat 64 1));
      setRegister rsi v_8033;
      setRegister al v_8032;
      pure ()
    pat_end;
    pattern fun (v_2324 : Mem) => do
      v_8036 <- getRegister df;
      v_8037 <- eval (eq v_8036 (expression.bv_nat 1 0));
      v_8038 <- eval (eq v_8037 bit_one);
      v_8039 <- getRegister rsi;
      v_8040 <- load v_8039 1;
      v_8041 <- eval (add v_8039 (expression.bv_nat 64 1));
      setRegister rsi v_8041;
      setRegister al v_8040;
      pure ()
    pat_end;
    pattern fun (v_2324 : Mem) => do
      v_8044 <- getRegister df;
      v_8045 <- eval (eq v_8044 (expression.bv_nat 1 1));
      v_8046 <- eval (eq v_8045 bit_one);
      v_8047 <- getRegister rsi;
      v_8048 <- load v_8047 1;
      v_8049 <- eval (sub v_8047 (expression.bv_nat 64 1));
      setRegister rsi v_8049;
      setRegister al v_8048;
      pure ()
    pat_end
def lodsl1 : instruction :=
  definst "lodsl" $ do
error: condition: lodsl
error: condition: lodsl
    pattern fun => do
      v_8673 <- getRegister df;
      v_8674 <- eval (eq v_8673 (expression.bv_nat 1 0));
      v_8675 <- eval (eq v_8674 bit_one);
      v_8676 <- getRegister rsi;
      v_8677 <- load v_8676 4;
      v_8678 <- eval (add v_8676 (expression.bv_nat 64 4));
      setRegister rsi v_8678;
      setRegister eax v_8677;
      pure ()
    pat_end;
    pattern fun => do
      v_8681 <- getRegister df;
      v_8682 <- eval (eq v_8681 (expression.bv_nat 1 1));
      v_8683 <- eval (eq v_8682 bit_one);
      v_8684 <- getRegister rsi;
      v_8685 <- load v_8684 4;
      v_8686 <- eval (sub v_8684 (expression.bv_nat 64 4));
      setRegister rsi v_8686;
      setRegister eax v_8685;
      pure ()
    pat_end
