static void\r\npci224_ao_set_data(struct comedi_device *dev, int chan, int range,\r\nunsigned int data)\r\n{\r\nconst struct pci224_board *board = dev->board_ptr;\r\nstruct pci224_private *devpriv = dev->private;\r\nunsigned short mangled;\r\noutw(1 << chan, dev->iobase + PCI224_DACCEN);\r\ndevpriv->daccon = COMBINE(devpriv->daccon, board->ao_hwrange[range],\r\nPCI224_DACCON_POLAR_MASK |\r\nPCI224_DACCON_VREF_MASK);\r\noutw(devpriv->daccon | PCI224_DACCON_FIFORESET,\r\ndev->iobase + PCI224_DACCON);\r\nmangled = (unsigned short)data << (16 - board->ao_bits);\r\nif ((devpriv->daccon & PCI224_DACCON_POLAR_MASK) ==\r\nPCI224_DACCON_POLAR_BI) {\r\nmangled ^= 0x8000;\r\n}\r\noutw(mangled, dev->iobase + PCI224_DACDATA);\r\ninw(dev->iobase + PCI224_SOFTTRIG);\r\n}\r\nstatic int pci224_ao_insn_write(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int range = CR_RANGE(insn->chanspec);\r\nunsigned int val = s->readback[chan];\r\nint i;\r\nfor (i = 0; i < insn->n; i++) {\r\nval = data[i];\r\npci224_ao_set_data(dev, chan, range, val);\r\n}\r\ns->readback[chan] = val;\r\nreturn insn->n;\r\n}\r\nstatic void pci224_ao_stop(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct pci224_private *devpriv = dev->private;\r\nunsigned long flags;\r\nif (!test_and_clear_bit(AO_CMD_STARTED, &devpriv->state))\r\nreturn;\r\nspin_lock_irqsave(&devpriv->ao_spinlock, flags);\r\ndevpriv->intsce = 0;\r\noutb(0, devpriv->iobase1 + PCI224_INT_SCE);\r\nwhile (devpriv->intr_running && devpriv->intr_cpuid != THISCPU) {\r\nspin_unlock_irqrestore(&devpriv->ao_spinlock, flags);\r\nspin_lock_irqsave(&devpriv->ao_spinlock, flags);\r\n}\r\nspin_unlock_irqrestore(&devpriv->ao_spinlock, flags);\r\noutw(0, dev->iobase + PCI224_DACCEN);\r\ndevpriv->daccon =\r\nCOMBINE(devpriv->daccon,\r\nPCI224_DACCON_TRIG_SW | PCI224_DACCON_FIFOINTR_EMPTY,\r\nPCI224_DACCON_TRIG_MASK | PCI224_DACCON_FIFOINTR_MASK);\r\noutw(devpriv->daccon | PCI224_DACCON_FIFORESET,\r\ndev->iobase + PCI224_DACCON);\r\n}\r\nstatic void pci224_ao_start(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct pci224_private *devpriv = dev->private;\r\nstruct comedi_cmd *cmd = &s->async->cmd;\r\nunsigned long flags;\r\nset_bit(AO_CMD_STARTED, &devpriv->state);\r\nspin_lock_irqsave(&devpriv->ao_spinlock, flags);\r\nif (cmd->stop_src == TRIG_EXT)\r\ndevpriv->intsce = PCI224_INTR_EXT | PCI224_INTR_DAC;\r\nelse\r\ndevpriv->intsce = PCI224_INTR_DAC;\r\noutb(devpriv->intsce, devpriv->iobase1 + PCI224_INT_SCE);\r\nspin_unlock_irqrestore(&devpriv->ao_spinlock, flags);\r\n}\r\nstatic void pci224_ao_handle_fifo(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct pci224_private *devpriv = dev->private;\r\nstruct comedi_cmd *cmd = &s->async->cmd;\r\nunsigned int num_scans = comedi_nscans_left(s, 0);\r\nunsigned int room;\r\nunsigned short dacstat;\r\nunsigned int i, n;\r\ndacstat = inw(dev->iobase + PCI224_DACCON);\r\nswitch (dacstat & PCI224_DACCON_FIFOFL_MASK) {\r\ncase PCI224_DACCON_FIFOFL_EMPTY:\r\nroom = PCI224_FIFO_ROOM_EMPTY;\r\nif (cmd->stop_src == TRIG_COUNT &&\r\ns->async->scans_done >= cmd->stop_arg) {\r\ns->async->events |= COMEDI_CB_EOA;\r\ncomedi_handle_events(dev, s);\r\nreturn;\r\n}\r\nbreak;\r\ncase PCI224_DACCON_FIFOFL_ONETOHALF:\r\nroom = PCI224_FIFO_ROOM_ONETOHALF;\r\nbreak;\r\ncase PCI224_DACCON_FIFOFL_HALFTOFULL:\r\nroom = PCI224_FIFO_ROOM_HALFTOFULL;\r\nbreak;\r\ndefault:\r\nroom = PCI224_FIFO_ROOM_FULL;\r\nbreak;\r\n}\r\nif (room >= PCI224_FIFO_ROOM_ONETOHALF) {\r\nif (num_scans == 0) {\r\ndev_err(dev->class_dev, "AO buffer underrun\n");\r\ns->async->events |= COMEDI_CB_OVERFLOW;\r\n}\r\n}\r\nroom /= cmd->chanlist_len;\r\nif (num_scans > room)\r\nnum_scans = room;\r\nfor (n = 0; n < num_scans; n++) {\r\ncomedi_buf_read_samples(s, &devpriv->ao_scan_vals[0],\r\ncmd->chanlist_len);\r\nfor (i = 0; i < cmd->chanlist_len; i++) {\r\noutw(devpriv->ao_scan_vals[devpriv->ao_scan_order[i]],\r\ndev->iobase + PCI224_DACDATA);\r\n}\r\n}\r\nif (cmd->stop_src == TRIG_COUNT &&\r\ns->async->scans_done >= cmd->stop_arg) {\r\ndevpriv->daccon = COMBINE(devpriv->daccon,\r\nPCI224_DACCON_FIFOINTR_EMPTY,\r\nPCI224_DACCON_FIFOINTR_MASK);\r\noutw(devpriv->daccon, dev->iobase + PCI224_DACCON);\r\n}\r\nif ((devpriv->daccon & PCI224_DACCON_TRIG_MASK) ==\r\nPCI224_DACCON_TRIG_NONE) {\r\nunsigned short trig;\r\nif (cmd->scan_begin_src == TRIG_TIMER) {\r\ntrig = PCI224_DACCON_TRIG_Z2CT0;\r\n} else {\r\nif (cmd->scan_begin_arg & CR_INVERT)\r\ntrig = PCI224_DACCON_TRIG_EXTN;\r\nelse\r\ntrig = PCI224_DACCON_TRIG_EXTP;\r\n}\r\ndevpriv->daccon =\r\nCOMBINE(devpriv->daccon, trig, PCI224_DACCON_TRIG_MASK);\r\noutw(devpriv->daccon, dev->iobase + PCI224_DACCON);\r\n}\r\ncomedi_handle_events(dev, s);\r\n}\r\nstatic int pci224_ao_inttrig_start(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nunsigned int trig_num)\r\n{\r\nstruct comedi_cmd *cmd = &s->async->cmd;\r\nif (trig_num != cmd->start_arg)\r\nreturn -EINVAL;\r\ns->async->inttrig = NULL;\r\npci224_ao_start(dev, s);\r\nreturn 1;\r\n}\r\nstatic int pci224_ao_check_chanlist(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_cmd *cmd)\r\n{\r\nconst struct pci224_board *board = dev->board_ptr;\r\nunsigned int range_check_0;\r\nunsigned int chan_mask = 0;\r\nint i;\r\nrange_check_0 = board->ao_range_check[CR_RANGE(cmd->chanlist[0])];\r\nfor (i = 0; i < cmd->chanlist_len; i++) {\r\nunsigned int chan = CR_CHAN(cmd->chanlist[i]);\r\nif (chan_mask & (1 << chan)) {\r\ndev_dbg(dev->class_dev,\r\n"%s: entries in chanlist must contain no duplicate channels\n",\r\n__func__);\r\nreturn -EINVAL;\r\n}\r\nchan_mask |= 1 << chan;\r\nif (board->ao_range_check[CR_RANGE(cmd->chanlist[i])] !=\r\nrange_check_0) {\r\ndev_dbg(dev->class_dev,\r\n"%s: entries in chanlist have incompatible ranges\n",\r\n__func__);\r\nreturn -EINVAL;\r\n}\r\n}\r\nreturn 0;\r\n}\r\nstatic int\r\npci224_ao_cmdtest(struct comedi_device *dev, struct comedi_subdevice *s,\r\nstruct comedi_cmd *cmd)\r\n{\r\nint err = 0;\r\nunsigned int arg;\r\nerr |= comedi_check_trigger_src(&cmd->start_src, TRIG_INT | TRIG_EXT);\r\nerr |= comedi_check_trigger_src(&cmd->scan_begin_src,\r\nTRIG_EXT | TRIG_TIMER);\r\nerr |= comedi_check_trigger_src(&cmd->convert_src, TRIG_NOW);\r\nerr |= comedi_check_trigger_src(&cmd->scan_end_src, TRIG_COUNT);\r\nerr |= comedi_check_trigger_src(&cmd->stop_src,\r\nTRIG_COUNT | TRIG_EXT | TRIG_NONE);\r\nif (err)\r\nreturn 1;\r\nerr |= comedi_check_trigger_is_unique(cmd->start_src);\r\nerr |= comedi_check_trigger_is_unique(cmd->scan_begin_src);\r\nerr |= comedi_check_trigger_is_unique(cmd->stop_src);\r\narg = 0;\r\nif (cmd->start_src & TRIG_EXT)\r\narg++;\r\nif (cmd->scan_begin_src & TRIG_EXT)\r\narg++;\r\nif (cmd->stop_src & TRIG_EXT)\r\narg++;\r\nif (arg > 1)\r\nerr |= -EINVAL;\r\nif (err)\r\nreturn 2;\r\nswitch (cmd->start_src) {\r\ncase TRIG_INT:\r\nerr |= comedi_check_trigger_arg_is(&cmd->start_arg, 0);\r\nbreak;\r\ncase TRIG_EXT:\r\nif (cmd->start_arg & ~CR_FLAGS_MASK) {\r\ncmd->start_arg =\r\nCOMBINE(cmd->start_arg, 0, ~CR_FLAGS_MASK);\r\nerr |= -EINVAL;\r\n}\r\nif (cmd->start_arg & CR_FLAGS_MASK & ~CR_EDGE) {\r\ncmd->start_arg = COMBINE(cmd->start_arg, 0,\r\nCR_FLAGS_MASK & ~CR_EDGE);\r\nerr |= -EINVAL;\r\n}\r\nbreak;\r\n}\r\nswitch (cmd->scan_begin_src) {\r\ncase TRIG_TIMER:\r\nerr |= comedi_check_trigger_arg_max(&cmd->scan_begin_arg,\r\nMAX_SCAN_PERIOD);\r\narg = cmd->chanlist_len * CONVERT_PERIOD;\r\nif (arg < MIN_SCAN_PERIOD)\r\narg = MIN_SCAN_PERIOD;\r\nerr |= comedi_check_trigger_arg_min(&cmd->scan_begin_arg, arg);\r\nbreak;\r\ncase TRIG_EXT:\r\nif (cmd->scan_begin_arg & ~CR_FLAGS_MASK) {\r\ncmd->scan_begin_arg =\r\nCOMBINE(cmd->scan_begin_arg, 0, ~CR_FLAGS_MASK);\r\nerr |= -EINVAL;\r\n}\r\nif (cmd->scan_begin_arg & CR_FLAGS_MASK &\r\n~(CR_EDGE | CR_INVERT)) {\r\ncmd->scan_begin_arg =\r\nCOMBINE(cmd->scan_begin_arg, 0,\r\nCR_FLAGS_MASK & ~(CR_EDGE | CR_INVERT));\r\nerr |= -EINVAL;\r\n}\r\nbreak;\r\n}\r\nerr |= comedi_check_trigger_arg_is(&cmd->convert_arg, 0);\r\nerr |= comedi_check_trigger_arg_is(&cmd->scan_end_arg,\r\ncmd->chanlist_len);\r\nswitch (cmd->stop_src) {\r\ncase TRIG_COUNT:\r\nerr |= comedi_check_trigger_arg_min(&cmd->stop_arg, 1);\r\nbreak;\r\ncase TRIG_EXT:\r\nif (cmd->stop_arg & ~CR_FLAGS_MASK) {\r\ncmd->stop_arg =\r\nCOMBINE(cmd->stop_arg, 0, ~CR_FLAGS_MASK);\r\nerr |= -EINVAL;\r\n}\r\nif (cmd->stop_arg & CR_FLAGS_MASK & ~CR_EDGE) {\r\ncmd->stop_arg =\r\nCOMBINE(cmd->stop_arg, 0, CR_FLAGS_MASK & ~CR_EDGE);\r\n}\r\nbreak;\r\ncase TRIG_NONE:\r\nerr |= comedi_check_trigger_arg_is(&cmd->stop_arg, 0);\r\nbreak;\r\n}\r\nif (err)\r\nreturn 3;\r\nif (cmd->scan_begin_src == TRIG_TIMER) {\r\narg = cmd->scan_begin_arg;\r\ncomedi_8254_cascade_ns_to_timer(dev->pacer, &arg, cmd->flags);\r\nerr |= comedi_check_trigger_arg_is(&cmd->scan_begin_arg, arg);\r\n}\r\nif (err)\r\nreturn 4;\r\nif (cmd->chanlist && cmd->chanlist_len > 0)\r\nerr |= pci224_ao_check_chanlist(dev, s, cmd);\r\nif (err)\r\nreturn 5;\r\nreturn 0;\r\n}\r\nstatic void pci224_ao_start_pacer(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct pci224_private *devpriv = dev->private;\r\noutb(GAT_CONFIG(0, GAT_VCC), devpriv->iobase1 + PCI224_ZGAT_SCE);\r\noutb(GAT_CONFIG(2, GAT_VCC), devpriv->iobase1 + PCI224_ZGAT_SCE);\r\noutb(CLK_CONFIG(2, CLK_10MHZ), devpriv->iobase1 + PCI224_ZCLK_SCE);\r\noutb(CLK_CONFIG(0, CLK_OUTNM1), devpriv->iobase1 + PCI224_ZCLK_SCE);\r\ncomedi_8254_pacer_enable(dev->pacer, 2, 0, false);\r\n}\r\nstatic int pci224_ao_cmd(struct comedi_device *dev, struct comedi_subdevice *s)\r\n{\r\nconst struct pci224_board *board = dev->board_ptr;\r\nstruct pci224_private *devpriv = dev->private;\r\nstruct comedi_cmd *cmd = &s->async->cmd;\r\nint range;\r\nunsigned int i, j;\r\nunsigned int ch;\r\nunsigned int rank;\r\nunsigned long flags;\r\nif (!cmd->chanlist || cmd->chanlist_len == 0)\r\nreturn -EINVAL;\r\ndevpriv->ao_enab = 0;\r\nfor (i = 0; i < cmd->chanlist_len; i++) {\r\nch = CR_CHAN(cmd->chanlist[i]);\r\ndevpriv->ao_enab |= 1U << ch;\r\nrank = 0;\r\nfor (j = 0; j < cmd->chanlist_len; j++) {\r\nif (CR_CHAN(cmd->chanlist[j]) < ch)\r\nrank++;\r\n}\r\ndevpriv->ao_scan_order[rank] = i;\r\n}\r\noutw(devpriv->ao_enab, dev->iobase + PCI224_DACCEN);\r\nrange = CR_RANGE(cmd->chanlist[0]);\r\ndevpriv->daccon =\r\nCOMBINE(devpriv->daccon,\r\nboard->ao_hwrange[range] | PCI224_DACCON_TRIG_NONE |\r\nPCI224_DACCON_FIFOINTR_NHALF,\r\nPCI224_DACCON_POLAR_MASK | PCI224_DACCON_VREF_MASK |\r\nPCI224_DACCON_TRIG_MASK | PCI224_DACCON_FIFOINTR_MASK);\r\noutw(devpriv->daccon | PCI224_DACCON_FIFORESET,\r\ndev->iobase + PCI224_DACCON);\r\nif (cmd->scan_begin_src == TRIG_TIMER) {\r\ncomedi_8254_update_divisors(dev->pacer);\r\npci224_ao_start_pacer(dev, s);\r\n}\r\nspin_lock_irqsave(&devpriv->ao_spinlock, flags);\r\nif (cmd->start_src == TRIG_INT) {\r\ns->async->inttrig = pci224_ao_inttrig_start;\r\n} else {\r\ndevpriv->intsce |= PCI224_INTR_EXT;\r\noutb(devpriv->intsce, devpriv->iobase1 + PCI224_INT_SCE);\r\n}\r\nspin_unlock_irqrestore(&devpriv->ao_spinlock, flags);\r\nreturn 0;\r\n}\r\nstatic int pci224_ao_cancel(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\npci224_ao_stop(dev, s);\r\nreturn 0;\r\n}\r\nstatic void\r\npci224_ao_munge(struct comedi_device *dev, struct comedi_subdevice *s,\r\nvoid *data, unsigned int num_bytes, unsigned int chan_index)\r\n{\r\nconst struct pci224_board *board = dev->board_ptr;\r\nstruct comedi_cmd *cmd = &s->async->cmd;\r\nunsigned short *array = data;\r\nunsigned int length = num_bytes / sizeof(*array);\r\nunsigned int offset;\r\nunsigned int shift;\r\nunsigned int i;\r\nshift = 16 - board->ao_bits;\r\nif ((board->ao_hwrange[CR_RANGE(cmd->chanlist[0])] &\r\nPCI224_DACCON_POLAR_MASK) == PCI224_DACCON_POLAR_UNI) {\r\noffset = 0;\r\n} else {\r\noffset = 32768;\r\n}\r\nfor (i = 0; i < length; i++)\r\narray[i] = (array[i] << shift) - offset;\r\n}\r\nstatic irqreturn_t pci224_interrupt(int irq, void *d)\r\n{\r\nstruct comedi_device *dev = d;\r\nstruct pci224_private *devpriv = dev->private;\r\nstruct comedi_subdevice *s = dev->write_subdev;\r\nstruct comedi_cmd *cmd;\r\nunsigned char intstat, valid_intstat;\r\nunsigned char curenab;\r\nint retval = 0;\r\nunsigned long flags;\r\nintstat = inb(devpriv->iobase1 + PCI224_INT_SCE) & 0x3F;\r\nif (intstat) {\r\nretval = 1;\r\nspin_lock_irqsave(&devpriv->ao_spinlock, flags);\r\nvalid_intstat = devpriv->intsce & intstat;\r\ncurenab = devpriv->intsce & ~intstat;\r\noutb(curenab, devpriv->iobase1 + PCI224_INT_SCE);\r\ndevpriv->intr_running = 1;\r\ndevpriv->intr_cpuid = THISCPU;\r\nspin_unlock_irqrestore(&devpriv->ao_spinlock, flags);\r\nif (valid_intstat) {\r\ncmd = &s->async->cmd;\r\nif (valid_intstat & PCI224_INTR_EXT) {\r\ndevpriv->intsce &= ~PCI224_INTR_EXT;\r\nif (cmd->start_src == TRIG_EXT)\r\npci224_ao_start(dev, s);\r\nelse if (cmd->stop_src == TRIG_EXT)\r\npci224_ao_stop(dev, s);\r\n}\r\nif (valid_intstat & PCI224_INTR_DAC)\r\npci224_ao_handle_fifo(dev, s);\r\n}\r\nspin_lock_irqsave(&devpriv->ao_spinlock, flags);\r\nif (curenab != devpriv->intsce) {\r\noutb(devpriv->intsce,\r\ndevpriv->iobase1 + PCI224_INT_SCE);\r\n}\r\ndevpriv->intr_running = 0;\r\nspin_unlock_irqrestore(&devpriv->ao_spinlock, flags);\r\n}\r\nreturn IRQ_RETVAL(retval);\r\n}\r\nstatic int\r\npci224_auto_attach(struct comedi_device *dev, unsigned long context_model)\r\n{\r\nstruct pci_dev *pci_dev = comedi_to_pci_dev(dev);\r\nconst struct pci224_board *board = NULL;\r\nstruct pci224_private *devpriv;\r\nstruct comedi_subdevice *s;\r\nunsigned int irq;\r\nint ret;\r\nif (context_model < ARRAY_SIZE(pci224_boards))\r\nboard = &pci224_boards[context_model];\r\nif (!board || !board->name) {\r\ndev_err(dev->class_dev,\r\n"amplc_pci224: BUG! cannot determine board type!\n");\r\nreturn -EINVAL;\r\n}\r\ndev->board_ptr = board;\r\ndev->board_name = board->name;\r\ndev_info(dev->class_dev, "amplc_pci224: attach pci %s - %s\n",\r\npci_name(pci_dev), dev->board_name);\r\ndevpriv = comedi_alloc_devpriv(dev, sizeof(*devpriv));\r\nif (!devpriv)\r\nreturn -ENOMEM;\r\nret = comedi_pci_enable(dev);\r\nif (ret)\r\nreturn ret;\r\nspin_lock_init(&devpriv->ao_spinlock);\r\ndevpriv->iobase1 = pci_resource_start(pci_dev, 2);\r\ndev->iobase = pci_resource_start(pci_dev, 3);\r\nirq = pci_dev->irq;\r\ndevpriv->ao_scan_vals = kmalloc(sizeof(devpriv->ao_scan_vals[0]) *\r\nboard->ao_chans, GFP_KERNEL);\r\nif (!devpriv->ao_scan_vals)\r\nreturn -ENOMEM;\r\ndevpriv->ao_scan_order = kmalloc(sizeof(devpriv->ao_scan_order[0]) *\r\nboard->ao_chans, GFP_KERNEL);\r\nif (!devpriv->ao_scan_order)\r\nreturn -ENOMEM;\r\ndevpriv->intsce = 0;\r\noutb(0, devpriv->iobase1 + PCI224_INT_SCE);\r\noutw(PCI224_DACCON_GLOBALRESET, dev->iobase + PCI224_DACCON);\r\noutw(0, dev->iobase + PCI224_DACCEN);\r\noutw(0, dev->iobase + PCI224_FIFOSIZ);\r\ndevpriv->daccon = PCI224_DACCON_TRIG_SW | PCI224_DACCON_POLAR_BI |\r\nPCI224_DACCON_FIFOENAB | PCI224_DACCON_FIFOINTR_EMPTY;\r\noutw(devpriv->daccon | PCI224_DACCON_FIFORESET,\r\ndev->iobase + PCI224_DACCON);\r\ndev->pacer = comedi_8254_init(devpriv->iobase1 + PCI224_Z2_BASE,\r\nI8254_OSC_BASE_10MHZ, I8254_IO8, 0);\r\nif (!dev->pacer)\r\nreturn -ENOMEM;\r\nret = comedi_alloc_subdevices(dev, 1);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[0];\r\ns->type = COMEDI_SUBD_AO;\r\ns->subdev_flags = SDF_WRITABLE | SDF_GROUND | SDF_CMD_WRITE;\r\ns->n_chan = board->ao_chans;\r\ns->maxdata = (1 << board->ao_bits) - 1;\r\ns->range_table = board->ao_range;\r\ns->insn_write = pci224_ao_insn_write;\r\ns->len_chanlist = s->n_chan;\r\ndev->write_subdev = s;\r\ns->do_cmd = pci224_ao_cmd;\r\ns->do_cmdtest = pci224_ao_cmdtest;\r\ns->cancel = pci224_ao_cancel;\r\ns->munge = pci224_ao_munge;\r\nret = comedi_alloc_subdev_readback(s);\r\nif (ret)\r\nreturn ret;\r\nif (irq) {\r\nret = request_irq(irq, pci224_interrupt, IRQF_SHARED,\r\ndev->board_name, dev);\r\nif (ret < 0) {\r\ndev_err(dev->class_dev,\r\n"error! unable to allocate irq %u\n", irq);\r\nreturn ret;\r\n}\r\ndev->irq = irq;\r\n}\r\nreturn 0;\r\n}\r\nstatic void pci224_detach(struct comedi_device *dev)\r\n{\r\nstruct pci224_private *devpriv = dev->private;\r\ncomedi_pci_detach(dev);\r\nif (devpriv) {\r\nkfree(devpriv->ao_scan_vals);\r\nkfree(devpriv->ao_scan_order);\r\n}\r\n}\r\nstatic int amplc_pci224_pci_probe(struct pci_dev *dev,\r\nconst struct pci_device_id *id)\r\n{\r\nreturn comedi_pci_auto_config(dev, &amplc_pci224_driver,\r\nid->driver_data);\r\n}
