#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed May 14 09:54:33 2025
# Process ID         : 3992
# Current directory  : D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On         : Yehoh
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16945 MB
# Swap memory        : 14495 MB
# Total Virtual      : 31440 MB
# Available Virtual  : 13514 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 55428
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7a100tcsg324-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14004
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 991.391 ; gain = 467.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'train_step' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step.v:9]
INFO: [Synth 8-6157] synthesizing module 'train_step_forwardHidden' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_forwardHidden.v:9]
INFO: [Synth 8-6157] synthesizing module 'train_step_mul_2s_8s_10_1_1' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mul_2s_8s_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'train_step_mul_2s_8s_10_1_1' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mul_2s_8s_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'train_step_mac_muladd_8s_2s_10s_11_4_1' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'train_step_mac_muladd_8s_2s_10s_11_4_1' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'train_step_forwardHidden' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_forwardHidden.v:9]
INFO: [Synth 8-6157] synthesizing module 'train_step_updateHidden' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_updateHidden.v:9]
INFO: [Synth 8-6157] synthesizing module 'train_step_mac_muladd_8s_8s_2s_12_4_1' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'train_step_mac_muladd_8s_8s_2s_12_4_1' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'train_step_updateHidden' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_updateHidden.v:9]
INFO: [Synth 8-6157] synthesizing module 'train_step_train_step_Pipeline_VITIS_LOOP_136_1' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_train_step_Pipeline_VITIS_LOOP_136_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'train_step_sparsemux_9_2_2_1_1' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_sparsemux_9_2_2_1_1.v:9]
INFO: [Synth 8-226] default block is never used [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_sparsemux_9_2_2_1_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'train_step_sparsemux_9_2_2_1_1' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_sparsemux_9_2_2_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'train_step_flow_control_loop_pipe_sequential_init' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'train_step_flow_control_loop_pipe_sequential_init' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'train_step_train_step_Pipeline_VITIS_LOOP_136_1' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_train_step_Pipeline_VITIS_LOOP_136_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'train_step_train_step_Pipeline_VITIS_LOOP_141_4' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_train_step_Pipeline_VITIS_LOOP_141_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'train_step_train_step_Pipeline_VITIS_LOOP_141_4' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_train_step_Pipeline_VITIS_LOOP_141_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'train_step_CTRL_s_axi' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_CTRL_s_axi.v:339]
INFO: [Synth 8-6155] done synthesizing module 'train_step_CTRL_s_axi' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'train_step_mul_32ns_34ns_42_2_1' [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mul_32ns_34ns_42_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'train_step_mul_32ns_34ns_42_2_1' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mul_32ns_34ns_42_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'train_step' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_CTRL_s_axi.v:468]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module train_step_mul_32ns_34ns_42_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module train_step_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module train_step_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1119.250 ; gain = 595.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1119.250 ; gain = 595.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1119.250 ; gain = 595.598
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1119.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/train_step_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/train_step_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1209.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 1210.840 ; gain = 0.852
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1210.840 ; gain = 687.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1210.840 ; gain = 687.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1210.840 ; gain = 687.188
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'train_step_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'train_step_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'train_step_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'train_step_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1210.840 ; gain = 687.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 8     
	   3 Input   12 Bit       Adders := 8     
	   3 Input    8 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 64    
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 16    
	                8 Bit    Registers := 65    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 104   
	                1 Bit    Registers := 25    
+---Multipliers : 
	              33x35  Multipliers := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 6     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 33    
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U29/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U29/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U25/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U25/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U21/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U21/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U17/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U17/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U17/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U17/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U30/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U30/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U26/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U26/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U22/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U22/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U18/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U18/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U18/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U18/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U31/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U31/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U27/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U27/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U23/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U23/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U19/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U19/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U19/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U19/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U32/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U32/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U28/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U28/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U24/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U24/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U20/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U20/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U20/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U20/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U21/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U22/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U23/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U24/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U25/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U26/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U27/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U28/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U29/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U30/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U31/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_2s_10s_11_4_1_U32/train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_2s_10s_11_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_2s_12_4_1_U96/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/048b/hdl/verilog/train_step_mac_muladd_8s_8s_2s_12_4_1.v:44]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U88/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U88/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U88/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U88/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U88/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U88/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U88/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U88/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U88/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U88/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U88/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U88/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U89/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U89/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U89/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U89/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U89/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U89/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U89/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U89/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U89/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U89/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U89/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U89/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U96/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U96/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U96/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U96/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U96/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U96/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U96/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U96/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U96/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U96/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U96/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U96/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U97/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U97/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U97/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U97/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U97/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U97/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U97/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U97/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U97/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U97/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U97/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U97/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U98/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U98/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U98/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U98/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U98/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U98/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U98/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U98/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U98/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U98/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U98/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U98/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U105/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U105/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U105/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U105/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U105/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U105/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U105/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U105/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U105/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U105/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U105/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U105/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_2s_12_4_1_U106/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U106/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U106/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U106/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U106/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U106/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_2s_12_4_1_U106/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U106/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U106/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U106/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_2s_12_4_1_U106/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_2s_12_4_1_U106/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_32ns_34ns_42_2_1_U199/tmp_product, operation Mode is: A2*(B:0xa73).
DSP Report: register sub_ln145_reg_1006_reg is absorbed into DSP mul_32ns_34ns_42_2_1_U199/tmp_product.
DSP Report: operator mul_32ns_34ns_42_2_1_U199/tmp_product is absorbed into DSP mul_32ns_34ns_42_2_1_U199/tmp_product.
DSP Report: operator mul_32ns_34ns_42_2_1_U199/tmp_product is absorbed into DSP mul_32ns_34ns_42_2_1_U199/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_42_2_1_U199/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sub_ln145_reg_1006_reg is absorbed into DSP mul_32ns_34ns_42_2_1_U199/buff0_reg.
DSP Report: register mul_32ns_34ns_42_2_1_U199/buff0_reg is absorbed into DSP mul_32ns_34ns_42_2_1_U199/buff0_reg.
DSP Report: operator mul_32ns_34ns_42_2_1_U199/tmp_product is absorbed into DSP mul_32ns_34ns_42_2_1_U199/buff0_reg.
DSP Report: operator mul_32ns_34ns_42_2_1_U199/tmp_product is absorbed into DSP mul_32ns_34ns_42_2_1_U199/buff0_reg.
DSP Report: Generating DSP mul_32ns_34ns_42_2_1_U199/tmp_product, operation Mode is: A2*(B:0xa73).
DSP Report: register mul_32ns_34ns_42_2_1_U199/tmp_product is absorbed into DSP mul_32ns_34ns_42_2_1_U199/tmp_product.
DSP Report: operator mul_32ns_34ns_42_2_1_U199/tmp_product is absorbed into DSP mul_32ns_34ns_42_2_1_U199/tmp_product.
DSP Report: operator mul_32ns_34ns_42_2_1_U199/tmp_product is absorbed into DSP mul_32ns_34ns_42_2_1_U199/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_42_2_1_U199/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_34ns_42_2_1_U199/buff0_reg is absorbed into DSP mul_32ns_34ns_42_2_1_U199/buff0_reg.
DSP Report: register mul_32ns_34ns_42_2_1_U199/buff0_reg is absorbed into DSP mul_32ns_34ns_42_2_1_U199/buff0_reg.
DSP Report: operator mul_32ns_34ns_42_2_1_U199/tmp_product is absorbed into DSP mul_32ns_34ns_42_2_1_U199/buff0_reg.
DSP Report: operator mul_32ns_34ns_42_2_1_U199/tmp_product is absorbed into DSP mul_32ns_34ns_42_2_1_U199/buff0_reg.
WARNING: [Synth 8-7129] Port AWADDR[1] in module train_step_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module train_step_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module train_step_forwardHidden is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module train_step_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module train_step_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[47]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[46]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[45]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[44]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[43]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[42]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[41]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[40]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[39]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[38]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[37]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[36]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[35]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[34]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[33]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[32]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[31]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[30]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[29]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[28]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[27]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[26]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[25]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[24]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[23]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[22]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[21]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[20]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[19]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[18]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[17]) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[47]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[46]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[45]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[44]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[43]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[42]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[41]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[40]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[39]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[38]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[37]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[36]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[35]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[34]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[33]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[32]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[31]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[30]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[29]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[28]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[27]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[26]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[25]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[24]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[23]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[22]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[21]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[20]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[19]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[18]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[17]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[15]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[14]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[13]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[12]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[11]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[10]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[9]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[8]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[7]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[6]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[5]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[4]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[3]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[2]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[1]__0) is unused and will be removed from module train_step.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_42_2_1_U199/buff0_reg[0]__0) is unused and will be removed from module train_step.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 1210.840 ; gain = 687.188
---------------------------------------------------------------------------------
 Sort Area is  mul_32ns_34ns_42_2_1_U199/tmp_product_21 : 0 0 : 1508 4610 : Used 1 time 0
 Sort Area is  mul_32ns_34ns_42_2_1_U199/tmp_product_21 : 0 1 : 3102 4610 : Used 1 time 0
 Sort Area is  mul_32ns_34ns_42_2_1_U199/tmp_product_24 : 0 0 : 1504 4289 : Used 1 time 0
 Sort Area is  mul_32ns_34ns_42_2_1_U199/tmp_product_24 : 0 1 : 2785 4289 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U100/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_1a : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U101/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_1b : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U102/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_1c : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U103/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_1d : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U104/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_1e : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U105/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_1f : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U106/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_20 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U75/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U76/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U77/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_3 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U78/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U79/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_5 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U80/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U81/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_7 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U82/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U83/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_9 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U84/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_a : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_b : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U86/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_c : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_d : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U88/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_e : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U89/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_f : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_10 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U91/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_11 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U92/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_12 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U93/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_13 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U94/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_14 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U95/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_15 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U96/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_16 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U97/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_17 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U98/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_18 : 0 0 : 668 668 : Used 1 time 0
 Sort Area is  mac_muladd_8s_8s_2s_12_4_1_U99/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_19 : 0 0 : 668 668 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                   | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A2*B2)')'   | 9      | 9      | 2      | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|train_step                                    | A2*(B:0xa73)    | 16     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|train_step                                    | (PCIN>>17)+A*B2 | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|train_step                                    | A2*(B:0xa73)    | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|train_step                                    | (PCIN>>17)+A2*B | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:23 . Memory (MB): peak = 1365.637 ; gain = 841.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:25 . Memory (MB): peak = 1377.168 ; gain = 853.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:29 . Memory (MB): peak = 1405.797 ; gain = 882.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:44 . Memory (MB): peak = 1602.543 ; gain = 1078.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:44 . Memory (MB): peak = 1602.543 ; gain = 1078.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1602.543 ; gain = 1078.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1602.543 ; gain = 1078.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1602.543 ; gain = 1078.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1602.543 ; gain = 1078.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|train_step  | grp_forwardHidden_fu_325/input_1_val_read_reg_947_pp0_iter1_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|train_step  | grp_forwardHidden_fu_325/input_2_val_read_reg_942_pp0_iter1_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|train_step  | grp_forwardHidden_fu_325/input_4_val_read_reg_937_pp0_iter1_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|train_step  | grp_forwardHidden_fu_325/input_6_val_read_reg_932_pp0_iter1_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|train_step  | grp_forwardHidden_fu_409/input_1_val_read_reg_947_pp0_iter1_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|train_step  | grp_forwardHidden_fu_409/input_2_val_read_reg_942_pp0_iter1_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|train_step  | grp_forwardHidden_fu_409/input_4_val_read_reg_937_pp0_iter1_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|train_step  | grp_forwardHidden_fu_409/input_6_val_read_reg_932_pp0_iter1_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                   | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step_updateHidden                       | (C+(A'*B'')')'   | 30     | 18     | 48     | -      | 12     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|train_step                                    | A'*B             | 15     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|train_step                                    | (PCIN>>17+A*B')' | 16     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|train_step                                    | A'*B             | 17     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|train_step                                    | (PCIN>>17+A'*B)' | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   359|
|2     |DSP48E1 |    36|
|6     |LUT1    |    13|
|7     |LUT2    |   543|
|8     |LUT3    |   397|
|9     |LUT4    |   681|
|10    |LUT5    |   403|
|11    |LUT6    |   103|
|12    |MUXF7   |     8|
|13    |SRL16E  |    64|
|14    |FDRE    |  1586|
|15    |FDSE    |    34|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1602.543 ; gain = 1078.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 212 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:37 . Memory (MB): peak = 1602.543 ; gain = 987.301
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:46 . Memory (MB): peak = 1602.543 ; gain = 1078.891
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.343 . Memory (MB): peak = 1611.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 403 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1615.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5b7f9ffe
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 191 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:02:04 . Memory (MB): peak = 1615.410 ; gain = 1291.504
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1615.410 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 5e71b4760e802d26
INFO: [Coretcl 2-1174] Renamed 170 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1615.410 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 14 09:56:51 2025...
