// Seed: 1514589402
module module_0 (
    output tri1  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    output wire  id_4,
    input  wire  id_5
);
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_14 = 32'd52,
    parameter id_9  = 32'd56
) (
    input wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    output supply1 id_5,
    output supply0 id_6,
    input tri0 id_7,
    output tri1 id_8,
    input tri0 _id_9,
    output wire id_10,
    input supply0 id_11,
    output tri1 id_12
    , id_23,
    input wand id_13,
    input wire _id_14,
    input supply1 id_15,
    output logic id_16,
    input wor id_17,
    input tri id_18,
    input uwire id_19,
    input tri0 id_20,
    input wand id_21
);
  final begin : LABEL_0
    id_23#(
        .id_13(1),
        .id_18(1)
    ) = id_17;
    id_16 <= -1;
  end
  logic [id_14 : id_9] id_24;
  ;
  module_0 modCall_1 (
      id_8,
      id_17,
      id_20,
      id_2,
      id_8,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
