JDF B
// Created by Version 2.0 
PROJECT example_piano1
DESIGN example_piano1 Normal
DEVKIT M4A5-64/32-10JC
ENTRY Pure VHDL
MODULE pianino .vhd
MODSTYLE pianino Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE pianino
