# compile vhdl design source files
vhdl xil_defaultlib  "../../../7segment.srcs/sources_1/new/lab4.vhd"

# Do not sort compile order
nosort
