/*
 * Copyright (C) 2022, HENSOLDT Cyber GmbH
 * SPDX-License-Identifier: BSD-3-Clause
 */

#pragma once

enum clk_id {
    TEGRA194_CLK_ACTMON = 1,
    TEGRA194_CLK_ADSP = 2,
    TEGRA194_CLK_ADSPNEON = 3,
    TEGRA194_CLK_AHUB = 4,
    TEGRA194_CLK_APB2APE = 5,
    TEGRA194_CLK_APE = 6,
    TEGRA194_CLK_AUD_MCLK = 7,
    TEGRA194_CLK_AXI_CBB = 8,
    TEGRA194_CLK_CAN1 = 9,
    TEGRA194_CLK_CAN1_HOST = 10,
    TEGRA194_CLK_CAN2 = 11,
    TEGRA194_CLK_CAN2_HOST = 12,
    TEGRA194_CLK_CEC = 13,
    TEGRA194_CLK_CLK_M = 14,
    TEGRA194_CLK_DMIC1 = 15,
    TEGRA194_CLK_DMIC2 = 16,
    TEGRA194_CLK_DMIC3 = 17,
    TEGRA194_CLK_DMIC4 = 18,
    TEGRA194_CLK_DPAUX = 19,
    TEGRA194_CLK_DPAUX1 = 20,
    TEGRA194_CLK_ACLK = 21,
    TEGRA194_CLK_MSS_ENCRYPT = 22,
    TEGRA194_CLK_EQOS_RX_INPUT = 23,
    TEGRA194_CLK_IQC2 = 24,
    TEGRA194_CLK_AON_APB = 25,
    TEGRA194_CLK_AON_NIC = 26,
    TEGRA194_CLK_AON_CPU_NIC = 27,
    TEGRA194_CLK_PLLA1 = 28,
    TEGRA194_CLK_DSPK1 = 29,
    TEGRA194_CLK_DSPK2 = 30,
    TEGRA194_CLK_EMC = 31,
    TEGRA194_CLK_EQOS_AXI = 32,
    TEGRA194_CLK_EQOS_PTP_REF = 33,
    TEGRA194_CLK_EQOS_RX = 34,
    TEGRA194_CLK_EQOS_TX = 35,
    TEGRA194_CLK_EXTPERIPH1 = 36,
    TEGRA194_CLK_EXTPERIPH2 = 37,
    TEGRA194_CLK_EXTPERIPH3 = 38,
    TEGRA194_CLK_EXTPERIPH4 = 39,
    TEGRA194_CLK_FUSE = 40,
    TEGRA194_CLK_GPCCLK = 41,
    TEGRA194_CLK_GPU_PWR = 42,
    TEGRA194_CLK_HDA = 43,
    TEGRA194_CLK_HDA2CODEC_2X = 44,
    TEGRA194_CLK_HDA2HDMICODEC = 45,
    TEGRA194_CLK_HOST1X = 46,
    TEGRA194_CLK_HSIC_TRK = 47,
    TEGRA194_CLK_I2C1 = 48,
    TEGRA194_CLK_I2C2 = 49,
    TEGRA194_CLK_I2C3 = 50,
    TEGRA194_CLK_I2C4 = 51,
    TEGRA194_CLK_I2C6 = 52,
    TEGRA194_CLK_I2C7 = 53,
    TEGRA194_CLK_I2C8 = 54,
    TEGRA194_CLK_I2C9 = 55,
    TEGRA194_CLK_I2S1 = 56,
    TEGRA194_CLK_I2S1_SYNC_INPUT = 57,
    TEGRA194_CLK_I2S2 = 58,
    TEGRA194_CLK_I2S2_SYNC_INPUT = 59,
    TEGRA194_CLK_I2S3 = 60,
    TEGRA194_CLK_I2S3_SYNC_INPUT = 61,
    TEGRA194_CLK_I2S4 = 62,
    TEGRA194_CLK_I2S4_SYNC_INPUT = 63,
    TEGRA194_CLK_I2S5 = 64,
    TEGRA194_CLK_I2S5_SYNC_INPUT = 65,
    TEGRA194_CLK_I2S6 = 66,
    TEGRA194_CLK_I2S6_SYNC_INPUT = 67,
    TEGRA194_CLK_IQC1 = 68,
    TEGRA194_CLK_ISP = 69,
    TEGRA194_CLK_KFUSE = 70,
    TEGRA194_CLK_MAUD = 71,
    TEGRA194_CLK_MIPI_CAL = 72,
    TEGRA194_CLK_MPHY_CORE_PLL_FIXED = 73,
    TEGRA194_CLK_MPHY_L0_RX_ANA = 74,
    TEGRA194_CLK_MPHY_L0_RX_LS_BIT = 75,
    TEGRA194_CLK_MPHY_L0_RX_SYMB = 76,
    TEGRA194_CLK_MPHY_L0_TX_LS_3XBIT = 77,
    TEGRA194_CLK_MPHY_L0_TX_SYMB = 78,
    TEGRA194_CLK_MPHY_L1_RX_ANA = 79,
    TEGRA194_CLK_MPHY_TX_1MHZ_REF = 80,
    TEGRA194_CLK_NVCSI = 81,
    TEGRA194_CLK_NVCSILP = 82,
    TEGRA194_CLK_NVDEC = 83,
    TEGRA194_CLK_NVDISPLAYHUB = 84,
    TEGRA194_CLK_NVDISPLAY_DISP = 85,
    TEGRA194_CLK_NVDISPLAY_P0 = 86,
    TEGRA194_CLK_NVDISPLAY_P1 = 87,
    TEGRA194_CLK_NVDISPLAY_P2 = 88,
    TEGRA194_CLK_NVENC = 89,
    TEGRA194_CLK_NVJPG = 90,
    TEGRA194_CLK_OSC = 91,
    TEGRA194_CLK_AON_TOUCH = 92,
    TEGRA194_CLK_PLLA = 93,
    TEGRA194_CLK_PLLAON = 94,
    TEGRA194_CLK_PLLD = 95,
    TEGRA194_CLK_PLLD2 = 96,
    TEGRA194_CLK_PLLD3 = 97,
    TEGRA194_CLK_PLLDP = 98,
    TEGRA194_CLK_PLLD4 = 99,
    TEGRA194_CLK_PLLE = 100,
    TEGRA194_CLK_PLLP = 101,
    TEGRA194_CLK_PLLP_OUT0 = 102,
    TEGRA194_CLK_UTMIPLL = 103,
    TEGRA194_CLK_PLLA_OUT0 = 104,
    TEGRA194_CLK_PWM1 = 105,
    TEGRA194_CLK_PWM2 = 106,
    TEGRA194_CLK_PWM3 = 107,
    TEGRA194_CLK_PWM4 = 108,
    TEGRA194_CLK_PWM5 = 109,
    TEGRA194_CLK_PWM6 = 110,
    TEGRA194_CLK_PWM7 = 111,
    TEGRA194_CLK_PWM8 = 112,
    TEGRA194_CLK_RCE_CPU_NIC = 113,
    TEGRA194_CLK_RCE_NIC = 114,
    TEGRA194_CLK_SATA = 115,
    TEGRA194_CLK_SATA_OOB = 116,
    TEGRA194_CLK_AON_I2C_SLOW = 117,
    TEGRA194_CLK_SCE_CPU_NIC = 118,
    TEGRA194_CLK_SCE_NIC = 119,
    TEGRA194_CLK_SDMMC1 = 120,
    TEGRA194_CLK_UPHY_PLL3 = 121,
    TEGRA194_CLK_SDMMC3 = 122,
    TEGRA194_CLK_SDMMC4 = 123,
    TEGRA194_CLK_SE = 	124,
    TEGRA194_CLK_SOR0_OUT = 125,
    TEGRA194_CLK_SOR0_REF = 126,
    TEGRA194_CLK_SOR0_PAD_CLKOUT = 127,
    TEGRA194_CLK_SOR1_OUT = 128,
    TEGRA194_CLK_SOR1_REF = 129,
    TEGRA194_CLK_SOR1_PAD_CLKOUT = 130,
    TEGRA194_CLK_SOR_SAFE = 131,
    TEGRA194_CLK_IQC1_IN = 132,
    TEGRA194_CLK_IQC2_IN = 133,
    TEGRA194_CLK_DMIC5 = 134,
    TEGRA194_CLK_SPI1 = 135,
    TEGRA194_CLK_SPI2 = 136,
    TEGRA194_CLK_SPI3 = 137,
    TEGRA194_CLK_I2C_SLOW = 138,
    TEGRA194_CLK_SYNC_DMIC1 = 139,
    TEGRA194_CLK_SYNC_DMIC2 = 140,
    TEGRA194_CLK_SYNC_DMIC3 = 141,
    TEGRA194_CLK_SYNC_DMIC4 = 142,
    TEGRA194_CLK_SYNC_DSPK1 = 143,
    TEGRA194_CLK_SYNC_DSPK2 = 144,
    TEGRA194_CLK_SYNC_I2S1 = 145,
    TEGRA194_CLK_SYNC_I2S2 = 146,
    TEGRA194_CLK_SYNC_I2S3 = 147,
    TEGRA194_CLK_SYNC_I2S4 = 148,
    TEGRA194_CLK_SYNC_I2S5 = 149,
    TEGRA194_CLK_SYNC_I2S6 = 150,
    TEGRA194_CLK_MPHY_FORCE_LS_MODE = 151,
    TEGRA194_CLK_TACH = 152,
    TEGRA194_CLK_TSEC = 153,
    TEGRA194_CLK_TSECB = 154,
    TEGRA194_CLK_UARTA = 155,
    TEGRA194_CLK_UARTB = 156,
    TEGRA194_CLK_UARTC = 157,
    TEGRA194_CLK_UARTD = 158,
    TEGRA194_CLK_UARTE = 159,
    TEGRA194_CLK_UARTF = 160,
    TEGRA194_CLK_UARTG = 161,
    TEGRA194_CLK_UART_FST_MIPI_CAL = 162,
    TEGRA194_CLK_UFSDEV_REF = 163,
    TEGRA194_CLK_UFSHC = 164,
    TEGRA194_CLK_USB2_TRK = 165,
    TEGRA194_CLK_VI = 	166,
    TEGRA194_CLK_VIC = 167,
    TEGRA194_CLK_PVA0_AXI = 168,
    TEGRA194_CLK_PVA0_VPS0 = 169,
    TEGRA194_CLK_PVA0_VPS1 = 170,
    TEGRA194_CLK_PVA1_AXI = 171,
    TEGRA194_CLK_PVA1_VPS0 = 172,
    TEGRA194_CLK_PVA1_VPS1 = 173,
    TEGRA194_CLK_DLA0_FALCON = 174,
    TEGRA194_CLK_DLA0_CORE = 175,
    TEGRA194_CLK_DLA1_FALCON = 176,
    TEGRA194_CLK_DLA1_CORE = 177,
    TEGRA194_CLK_SOR2_OUT = 178,
    TEGRA194_CLK_SOR2_REF = 179,
    TEGRA194_CLK_SOR2_PAD_CLKOUT = 180,
    TEGRA194_CLK_SOR3_OUT = 181,
    TEGRA194_CLK_SOR3_REF = 182,
    TEGRA194_CLK_SOR3_PAD_CLKOUT = 183,
    TEGRA194_CLK_NVDISPLAY_P3 = 184,
    TEGRA194_CLK_DPAUX2 = 185,
    TEGRA194_CLK_DPAUX3 = 186,
    TEGRA194_CLK_NVDEC1 = 187,
    TEGRA194_CLK_NVENC1 = 188,
    TEGRA194_CLK_SE_FREE = 189,
    TEGRA194_CLK_UARTH = 190,
    TEGRA194_CLK_FUSE_SERIAL = 191,
    TEGRA194_CLK_QSPI0 = 192,
    TEGRA194_CLK_QSPI1 = 193,
    TEGRA194_CLK_QSPI0_PM = 194,
    TEGRA194_CLK_QSPI1_PM = 195,
    TEGRA194_CLK_VI_CONST = 196,
    TEGRA194_CLK_NAFLL_BPMP = 197,
    TEGRA194_CLK_NAFLL_SCE = 198,
    TEGRA194_CLK_NAFLL_NVDEC = 199,
    TEGRA194_CLK_NAFLL_NVJPG = 200,
    TEGRA194_CLK_NAFLL_TSEC = 201,
    TEGRA194_CLK_NAFLL_TSECB = 202,
    TEGRA194_CLK_NAFLL_VI = 203,
    TEGRA194_CLK_NAFLL_SE = 204,
    TEGRA194_CLK_NAFLL_NVENC = 205,
    TEGRA194_CLK_NAFLL_ISP = 206,
    TEGRA194_CLK_NAFLL_VIC = 207,
    TEGRA194_CLK_NAFLL_NVDISPLAYHUB = 208,
    TEGRA194_CLK_NAFLL_AXICBB = 209,
    TEGRA194_CLK_NAFLL_DLA = 210,
    TEGRA194_CLK_NAFLL_PVA_CORE = 211,
    TEGRA194_CLK_NAFLL_PVA_VPS = 212,
    TEGRA194_CLK_NAFLL_CVNAS = 213,
    TEGRA194_CLK_NAFLL_RCE = 214,
    TEGRA194_CLK_NAFLL_NVENC1 = 215,
    TEGRA194_CLK_NAFLL_DLA_FALCON = 216,
    TEGRA194_CLK_NAFLL_NVDEC1 = 217,
    TEGRA194_CLK_NAFLL_GPU = 218,
    TEGRA194_CLK_SDMMC_LEGACY_TM = 219,
    TEGRA194_CLK_PEX0_CORE_0 = 220,
    TEGRA194_CLK_PEX0_CORE_1 = 221,
    TEGRA194_CLK_PEX0_CORE_2 = 222,
    TEGRA194_CLK_PEX0_CORE_3 = 223,
    TEGRA194_CLK_PEX0_CORE_4 = 224,
    TEGRA194_CLK_PEX1_CORE_5 = 225,
    TEGRA194_CLK_PEX_REF1 = 226,
    TEGRA194_CLK_PEX_REF2 = 227,
    TEGRA194_CLK_NVHS_REF = 228,
    TEGRA194_CLK_CSI_A = 229,
    TEGRA194_CLK_CSI_B = 230,
    TEGRA194_CLK_CSI_C = 231,
    TEGRA194_CLK_CSI_D = 232,
    TEGRA194_CLK_CSI_E = 233,
    TEGRA194_CLK_CSI_F = 234,
    TEGRA194_CLK_CSI_G = 235,
    TEGRA194_CLK_CSI_H = 236,
    TEGRA194_CLK_PLLC4 = 237,
    TEGRA194_CLK_PLLC4_OUT = 238,
    TEGRA194_CLK_PLLC4_OUT1 = 239,
    TEGRA194_CLK_PLLC4_OUT2 = 240,
    TEGRA194_CLK_PLLC4_MUXED = 241,
    TEGRA194_CLK_PLLC4_VCO_DIV2 = 242,
    TEGRA194_CLK_PLLNVHS = 243,
    TEGRA194_CLK_CSI_A_PAD = 244,
    TEGRA194_CLK_CSI_B_PAD = 245,
    TEGRA194_CLK_CSI_C_PAD = 246,
    TEGRA194_CLK_CSI_D_PAD = 247,
    TEGRA194_CLK_CSI_E_PAD = 248,
    TEGRA194_CLK_CSI_F_PAD = 249,
    TEGRA194_CLK_CSI_G_PAD = 250,
    TEGRA194_CLK_CSI_H_PAD = 251,
    TEGRA194_CLK_SLVSEC = 252,
    TEGRA194_CLK_SLVSEC_PADCTRL = 253,
    TEGRA194_CLK_PEX_SATA_USB_RX_BYP = 254,
    TEGRA194_CLK_PEX_USB_PAD_PLL0_MGMT = 255,
    TEGRA194_CLK_PEX_USB_PAD_PLL1_MGMT = 256,
    TEGRA194_CLK_PEX_USB_PAD_PLL2_MGMT = 257,
    TEGRA194_CLK_PEX_USB_PAD_PLL3_MGMT = 258,
    TEGRA194_CLK_NVLINK_SYS = 259,
    TEGRA194_CLK_NVLINK_RX = 260,
    TEGRA194_CLK_NVLINK_TX = 261,
    TEGRA194_CLK_NVLINK_TX_DIV = 262,
    TEGRA194_CLK_NVHS_RX_BYP_REF = 263,
    TEGRA194_CLK_NVHS_PLL0_MGMT = 264,
    TEGRA194_CLK_XUSB_CORE_DEV = 265,
    TEGRA194_CLK_XUSB_CORE_MUX = 266,
    TEGRA194_CLK_XUSB_CORE_HOST = 267,
    TEGRA194_CLK_XUSB_CORE_SS = 268,
    TEGRA194_CLK_XUSB_FALCON = 269,
    TEGRA194_CLK_XUSB_FALCON_HOST = 270,
    TEGRA194_CLK_XUSB_FALCON_SS = 271,
    TEGRA194_CLK_XUSB_FS = 272,
    TEGRA194_CLK_XUSB_FS_HOST = 273,
    TEGRA194_CLK_XUSB_FS_DEV = 274,
    TEGRA194_CLK_XUSB_SS = 275,
    TEGRA194_CLK_XUSB_SS_DEV = 276,
    TEGRA194_CLK_XUSB_SS_SUPERSPEED = 277,
    TEGRA194_CLK_PLLDISPHUB = 278,
    TEGRA194_CLK_PLLDISPHUB_DIV = 279,
    TEGRA194_CLK_NAFLL_CLUSTER0 = 280,
    TEGRA194_CLK_NAFLL_CLUSTER1 = 281,
    TEGRA194_CLK_NAFLL_CLUSTER2 = 282,
    TEGRA194_CLK_NAFLL_CLUSTER3 = 283,
    TEGRA194_CLK_CAN1_CORE = 284,
    TEGRA194_CLK_CAN2_CORE = 285,
    TEGRA194_CLK_PLLA1_OUT1 = 286,
    TEGRA194_CLK_PLLNVHS_HPS = 287,
    TEGRA194_CLK_PLLREFE_VCOOUT = 288,
    TEGRA194_CLK_CLK_32K = 289,
    TEGRA194_CLK_SPDIFIN_SYNC_INPUT = 290,
    TEGRA194_CLK_UTMIPLL_CLKOUT48 = 291,
    TEGRA194_CLK_UTMIPLL_CLKOUT480 = 292,
    TEGRA194_CLK_CVNAS = 293,
    TEGRA194_CLK_PLLNVCSI = 294,
    TEGRA194_CLK_PVA0_CPU_AXI = 295,
    TEGRA194_CLK_PVA1_CPU_AXI = 296,
    TEGRA194_CLK_PVA0_VPS = 297,
    TEGRA194_CLK_PVA1_VPS = 298,
    TEGRA194_CLK_DLA0_FALCON_MUX = 299,
    TEGRA194_CLK_DLA1_FALCON_MUX = 300,
    TEGRA194_CLK_DLA0_CORE_MUX = 301,
    TEGRA194_CLK_DLA1_CORE_MUX = 302,
    TEGRA194_CLK_UTMIPLL_HPS = 304,
    TEGRA194_CLK_I2C5 = 305,
    TEGRA194_CLK_I2C10 = 306,
    TEGRA194_CLK_BPMP_CPU_NIC = 307,
    TEGRA194_CLK_BPMP_APB = 308,
    TEGRA194_CLK_TSC = 309,
    TEGRA194_CLK_EMCSA = 310,
    TEGRA194_CLK_EMCSB = 311,
    TEGRA194_CLK_EMCSC = 312,
    TEGRA194_CLK_EMCSD = 313,
    TEGRA194_CLK_PLLC = 314,
    TEGRA194_CLK_PLLC2 = 315,
    TEGRA194_CLK_PLLC3 = 316,
    TEGRA194_CLK_TSC_REF = 317,
    TEGRA194_CLK_FUSE_BURN = 318,
    TEGRA194_CLK_PEX0_CORE_0M = 319,
    TEGRA194_CLK_PEX0_CORE_1M = 320,
    TEGRA194_CLK_PEX0_CORE_2M = 321,
    TEGRA194_CLK_PEX0_CORE_3M = 322,
    TEGRA194_CLK_PEX0_CORE_4M = 323,
    TEGRA194_CLK_PEX1_CORE_5M = 324,
    TEGRA194_CLK_NVLINK_PLL_TXCLK = 325,
    TEGRA194_CLK_PLLE_HPS = 326,
    TEGRA194_CLK_PLLREFE_VCOOUT_GATED = 327,
    TEGRA194_CLK_PLLP_DIV17 = 328,
    TEGRA194_CLK_SOC_THERM = 329,
    TEGRA194_CLK_TSENSOR = 330,
    TEGRA194_CLK_XUSB_PADCTL = 331,
    TEGRA194_CLK_PLLBPMPCAM = 332,
    NCLOCKS,
};

enum clock_gate {
    TEGRA194_GATE_CLK_ACTMON = 1,
    TEGRA194_GATE_CLK_ADSP = 2,
    TEGRA194_GATE_CLK_ADSPNEON = 3,
    TEGRA194_GATE_CLK_AHUB = 4,
    TEGRA194_GATE_CLK_APB2APE = 5,
    TEGRA194_GATE_CLK_APE = 6,
    TEGRA194_GATE_CLK_AUD_MCLK = 7,
    TEGRA194_CLK_GATE_AXI_CBB = 8,
    TEGRA194_CLK_GATE_CAN1 = 9,
    TEGRA194_CLK_GATE_CAN1_HOST = 10,
    TEGRA194_CLK_GATE_CAN2 = 11,
    TEGRA194_CLK_GATE_CAN2_HOST = 12,
    TEGRA194_CLK_GATE_CEC = 13,
    TEGRA194_CLK_GATE_CLK_M = 14,
    TEGRA194_CLK_GATE_DMIC1 = 15,
    TEGRA194_CLK_GATE_DMIC2 = 16,
    TEGRA194_CLK_GATE_DMIC3 = 17,
    TEGRA194_CLK_GATE_DMIC4 = 18,
    TEGRA194_CLK_GATE_DPAUX = 19,
    TEGRA194_CLK_GATE_DPAUX1 = 20,
    TEGRA194_CLK_GATE_ACLK = 21,
    TEGRA194_CLK_GATE_MSS_ENCRYPT = 22,
    TEGRA194_CLK_GATE_EQOS_RX_INPUT = 23,
    TEGRA194_CLK_GATE_IQC2 = 24,
    TEGRA194_CLK_GATE_AON_APB = 25,
    TEGRA194_CLK_GATE_AON_NIC = 26,
    TEGRA194_CLK_GATE_AON_CPU_NIC = 27,
    TEGRA194_CLK_GATE_PLLA1 = 28,
    TEGRA194_CLK_GATE_DSPK1 = 29,
    TEGRA194_CLK_GATE_DSPK2 = 30,
    TEGRA194_CLK_GATE_EMC = 31,
    TEGRA194_CLK_GATE_EQOS_AXI = 32,
    TEGRA194_CLK_GATE_EQOS_PTP_REF = 33,
    TEGRA194_CLK_GATE_EQOS_RX = 34,
    TEGRA194_CLK_GATE_EQOS_TX = 35,
    TEGRA194_CLK_GATE_EXTPERIPH1 = 36,
    TEGRA194_CLK_GATE_EXTPERIPH2 = 37,
    TEGRA194_CLK_GATE_EXTPERIPH3 = 38,
    TEGRA194_CLK_GATE_EXTPERIPH4 = 39,
    TEGRA194_CLK_GATE_FUSE = 40,
    TEGRA194_CLK_GATE_GPCCLK = 41,
    TEGRA194_CLK_GATE_GPU_PWR = 42,
    TEGRA194_CLK_GATE_HDA = 43,
    TEGRA194_CLK_GATE_HDA2CODEC_2X = 44,
    TEGRA194_CLK_GATE_HDA2HDMICODEC = 45,
    TEGRA194_CLK_GATE_HOST1X = 46,
    TEGRA194_CLK_GATE_HSIC_TRK = 47,
    TEGRA194_CLK_GATE_I2C1 = 48,
    TEGRA194_CLK_GATE_I2C2 = 49,
    TEGRA194_CLK_GATE_I2C3 = 50,
    TEGRA194_CLK_GATE_I2C4 = 51,
    TEGRA194_CLK_GATE_I2C6 = 52,
    TEGRA194_CLK_GATE_I2C7 = 53,
    TEGRA194_CLK_GATE_I2C8 = 54,
    TEGRA194_CLK_GATE_I2C9 = 55,
    TEGRA194_CLK_GATE_I2S1 = 56,
    TEGRA194_CLK_GATE_I2S1_SYNC_INPUT = 57,
    TEGRA194_CLK_GATE_I2S2 = 58,
    TEGRA194_CLK_GATE_I2S2_SYNC_INPUT = 59,
    TEGRA194_CLK_GATE_I2S3 = 60,
    TEGRA194_CLK_GATE_I2S3_SYNC_INPUT = 61,
    TEGRA194_CLK_GATE_I2S4 = 62,
    TEGRA194_CLK_GATE_I2S4_SYNC_INPUT = 63,
    TEGRA194_CLK_GATE_I2S5 = 64,
    TEGRA194_CLK_GATE_I2S5_SYNC_INPUT = 65,
    TEGRA194_CLK_GATE_I2S6 = 66,
    TEGRA194_CLK_GATE_I2S6_SYNC_INPUT = 67,
    TEGRA194_CLK_GATE_IQC1 = 68,
    TEGRA194_CLK_GATE_ISP = 69,
    TEGRA194_CLK_GATE_KFUSE = 70,
    TEGRA194_CLK_GATE_MAUD = 71,
    TEGRA194_CLK_GATE_MIPI_CAL = 72,
    TEGRA194_CLK_GATE_MPHY_CORE_PLL_FIXED = 73,
    TEGRA194_CLK_GATE_MPHY_L0_RX_ANA = 74,
    TEGRA194_CLK_GATE_MPHY_L0_RX_LS_BIT = 75,
    TEGRA194_CLK_GATE_MPHY_L0_RX_SYMB = 76,
    TEGRA194_CLK_GATE_MPHY_L0_TX_LS_3XBIT = 77,
    TEGRA194_CLK_GATE_MPHY_L0_TX_SYMB = 78,
    TEGRA194_CLK_GATE_MPHY_L1_RX_ANA = 79,
    TEGRA194_CLK_GATE_MPHY_TX_1MHZ_REF = 80,
    TEGRA194_CLK_GATE_NVCSI = 81,
    TEGRA194_CLK_GATE_NVCSILP = 82,
    TEGRA194_CLK_GATE_NVDEC = 83,
    TEGRA194_CLK_GATE_NVDISPLAYHUB = 84,
    TEGRA194_CLK_GATE_NVDISPLAY_DISP = 85,
    TEGRA194_CLK_GATE_NVDISPLAY_P0 = 86,
    TEGRA194_CLK_GATE_NVDISPLAY_P1 = 87,
    TEGRA194_CLK_GATE_NVDISPLAY_P2 = 88,
    TEGRA194_CLK_GATE_NVENC = 89,
    TEGRA194_CLK_GATE_NVJPG = 90,
    TEGRA194_CLK_GATE_OSC = 91,
    TEGRA194_CLK_GATE_AON_TOUCH = 92,
    TEGRA194_CLK_GATE_PLLA = 93,
    TEGRA194_CLK_GATE_PLLAON = 94,
    TEGRA194_CLK_GATE_PLLD = 95,
    TEGRA194_CLK_GATE_PLLD2 = 96,
    TEGRA194_CLK_GATE_PLLD3 = 97,
    TEGRA194_CLK_GATE_PLLDP = 98,
    TEGRA194_CLK_GATE_PLLD4 = 99,
    TEGRA194_CLK_GATE_PLLE = 100,
    TEGRA194_CLK_GATE_PLLP = 101,
    TEGRA194_CLK_GATE_PLLP_OUT0 = 102,
    TEGRA194_CLK_GATE_UTMIPLL = 103,
    TEGRA194_CLK_GATE_PLLA_OUT0 = 104,
    TEGRA194_CLK_GATE_PWM1 = 105,
    TEGRA194_CLK_GATE_PWM2 = 106,
    TEGRA194_CLK_GATE_PWM3 = 107,
    TEGRA194_CLK_GATE_PWM4 = 108,
    TEGRA194_CLK_GATE_PWM5 = 109,
    TEGRA194_CLK_GATE_PWM6 = 110,
    TEGRA194_CLK_GATE_PWM7 = 111,
    TEGRA194_CLK_GATE_PWM8 = 112,
    TEGRA194_CLK_GATE_RCE_CPU_NIC = 113,
    TEGRA194_CLK_GATE_RCE_NIC = 114,
    TEGRA194_CLK_GATE_SATA = 115,
    TEGRA194_CLK_GATE_SATA_OOB = 116,
    TEGRA194_CLK_GATE_AON_I2C_SLOW = 117,
    TEGRA194_CLK_GATE_SCE_CPU_NIC = 118,
    TEGRA194_CLK_GATE_SCE_NIC = 119,
    TEGRA194_CLK_GATE_SDMMC1 = 120,
    TEGRA194_CLK_GATE_UPHY_PLL3 = 121,
    TEGRA194_CLK_GATE_SDMMC3 = 122,
    TEGRA194_CLK_GATE_SDMMC4 = 123,
    TEGRA194_CLK_GATE_SE = 	124,
    TEGRA194_CLK_GATE_SOR0_OUT = 125,
    TEGRA194_CLK_GATE_SOR0_REF = 126,
    TEGRA194_CLK_GATE_SOR0_PAD_CLKOUT = 127,
    TEGRA194_CLK_GATE_SOR1_OUT = 128,
    TEGRA194_CLK_GATE_SOR1_REF = 129,
    TEGRA194_CLK_GATE_SOR1_PAD_CLKOUT = 130,
    TEGRA194_CLK_GATE_SOR_SAFE = 131,
    TEGRA194_CLK_GATE_IQC1_IN = 132,
    TEGRA194_CLK_GATE_IQC2_IN = 133,
    TEGRA194_CLK_GATE_DMIC5 = 134,
    TEGRA194_CLK_GATE_SPI1 = 135,
    TEGRA194_CLK_GATE_SPI2 = 136,
    TEGRA194_CLK_GATE_SPI3 = 137,
    TEGRA194_CLK_GATE_I2C_SLOW = 138,
    TEGRA194_CLK_GATE_SYNC_DMIC1 = 139,
    TEGRA194_CLK_GATE_SYNC_DMIC2 = 140,
    TEGRA194_CLK_GATE_SYNC_DMIC3 = 141,
    TEGRA194_CLK_GATE_SYNC_DMIC4 = 142,
    TEGRA194_CLK_GATE_SYNC_DSPK1 = 143,
    TEGRA194_CLK_GATE_SYNC_DSPK2 = 144,
    TEGRA194_CLK_GATE_SYNC_I2S1 = 145,
    TEGRA194_CLK_GATE_SYNC_I2S2 = 146,
    TEGRA194_CLK_GATE_SYNC_I2S3 = 147,
    TEGRA194_CLK_GATE_SYNC_I2S4 = 148,
    TEGRA194_CLK_GATE_SYNC_I2S5 = 149,
    TEGRA194_CLK_GATE_SYNC_I2S6 = 150,
    TEGRA194_CLK_GATE_MPHY_FORCE_LS_MODE = 151,
    TEGRA194_CLK_GATE_TACH = 152,
    TEGRA194_CLK_GATE_TSEC = 153,
    TEGRA194_CLK_GATE_TSECB = 154,
    TEGRA194_CLK_GATE_UARTA = 155,
    TEGRA194_CLK_GATE_UARTB = 156,
    TEGRA194_CLK_GATE_UARTC = 157,
    TEGRA194_CLK_GATE_UARTD = 158,
    TEGRA194_CLK_GATE_UARTE = 159,
    TEGRA194_CLK_GATE_UARTF = 160,
    TEGRA194_CLK_GATE_UARTG = 161,
    TEGRA194_CLK_GATE_UART_FST_MIPI_CAL = 162,
    TEGRA194_CLK_GATE_UFSDEV_REF = 163,
    TEGRA194_CLK_GATE_UFSHC = 164,
    TEGRA194_CLK_GATE_USB2_TRK = 165,
    TEGRA194_CLK_GATE_VI = 	166,
    TEGRA194_CLK_GATE_VIC = 167,
    TEGRA194_CLK_GATE_PVA0_AXI = 168,
    TEGRA194_CLK_GATE_PVA0_VPS0 = 169,
    TEGRA194_CLK_GATE_PVA0_VPS1 = 170,
    TEGRA194_CLK_GATE_PVA1_AXI = 171,
    TEGRA194_CLK_GATE_PVA1_VPS0 = 172,
    TEGRA194_CLK_GATE_PVA1_VPS1 = 173,
    TEGRA194_CLK_GATE_DLA0_FALCON = 174,
    TEGRA194_CLK_GATE_DLA0_CORE = 175,
    TEGRA194_CLK_GATE_DLA1_FALCON = 176,
    TEGRA194_CLK_GATE_DLA1_CORE = 177,
    TEGRA194_CLK_GATE_SOR2_OUT = 178,
    TEGRA194_CLK_GATE_SOR2_REF = 179,
    TEGRA194_CLK_GATE_SOR2_PAD_CLKOUT = 180,
    TEGRA194_CLK_GATE_SOR3_OUT = 181,
    TEGRA194_CLK_GATE_SOR3_REF = 182,
    TEGRA194_CLK_GATE_SOR3_PAD_CLKOUT = 183,
    TEGRA194_CLK_GATE_NVDISPLAY_P3 = 184,
    TEGRA194_CLK_GATE_DPAUX2 = 185,
    TEGRA194_CLK_GATE_DPAUX3 = 186,
    TEGRA194_CLK_GATE_NVDEC1 = 187,
    TEGRA194_CLK_GATE_NVENC1 = 188,
    TEGRA194_CLK_GATE_SE_FREE = 189,
    TEGRA194_CLK_GATE_UARTH = 190,
    TEGRA194_CLK_GATE_FUSE_SERIAL = 191,
    TEGRA194_CLK_GATE_QSPI0 = 192,
    TEGRA194_CLK_GATE_QSPI1 = 193,
    TEGRA194_CLK_GATE_QSPI0_PM = 194,
    TEGRA194_CLK_GATE_QSPI1_PM = 195,
    TEGRA194_CLK_GATE_VI_CONST = 196,
    TEGRA194_CLK_GATE_NAFLL_BPMP = 197,
    TEGRA194_CLK_GATE_NAFLL_SCE = 198,
    TEGRA194_CLK_GATE_NAFLL_NVDEC = 199,
    TEGRA194_CLK_GATE_NAFLL_NVJPG = 200,
    TEGRA194_CLK_GATE_NAFLL_TSEC = 201,
    TEGRA194_CLK_GATE_NAFLL_TSECB = 202,
    TEGRA194_CLK_GATE_NAFLL_VI = 203,
    TEGRA194_CLK_GATE_NAFLL_SE = 204,
    TEGRA194_CLK_GATE_NAFLL_NVENC = 205,
    TEGRA194_CLK_GATE_NAFLL_ISP = 206,
    TEGRA194_CLK_GATE_NAFLL_VIC = 207,
    TEGRA194_CLK_GATE_NAFLL_NVDISPLAYHUB = 208,
    TEGRA194_CLK_GATE_NAFLL_AXICBB = 209,
    TEGRA194_CLK_GATE_NAFLL_DLA = 210,
    TEGRA194_CLK_GATE_NAFLL_PVA_CORE = 211,
    TEGRA194_CLK_GATE_NAFLL_PVA_VPS = 212,
    TEGRA194_CLK_GATE_NAFLL_CVNAS = 213,
    TEGRA194_CLK_GATE_NAFLL_RCE = 214,
    TEGRA194_CLK_GATE_NAFLL_NVENC1 = 215,
    TEGRA194_CLK_GATE_NAFLL_DLA_FALCON = 216,
    TEGRA194_CLK_GATE_NAFLL_NVDEC1 = 217,
    TEGRA194_CLK_GATE_NAFLL_GPU = 218,
    TEGRA194_CLK_GATE_SDMMC_LEGACY_TM = 219,
    TEGRA194_CLK_GATE_PEX0_CORE_0 = 220,
    TEGRA194_CLK_GATE_PEX0_CORE_1 = 221,
    TEGRA194_CLK_GATE_PEX0_CORE_2 = 222,
    TEGRA194_CLK_GATE_PEX0_CORE_3 = 223,
    TEGRA194_CLK_GATE_PEX0_CORE_4 = 224,
    TEGRA194_CLK_GATE_PEX1_CORE_5 = 225,
    TEGRA194_CLK_GATE_PEX_REF1 = 226,
    TEGRA194_CLK_GATE_PEX_REF2 = 227,
    TEGRA194_CLK_GATE_NVHS_REF = 228,
    TEGRA194_CLK_GATE_CSI_A = 229,
    TEGRA194_CLK_GATE_CSI_B = 230,
    TEGRA194_CLK_GATE_CSI_C = 231,
    TEGRA194_CLK_GATE_CSI_D = 232,
    TEGRA194_CLK_GATE_CSI_E = 233,
    TEGRA194_CLK_GATE_CSI_F = 234,
    TEGRA194_CLK_GATE_CSI_G = 235,
    TEGRA194_CLK_GATE_CSI_H = 236,
    TEGRA194_CLK_GATE_PLLC4 = 237,
    TEGRA194_CLK_GATE_PLLC4_OUT = 238,
    TEGRA194_CLK_GATE_PLLC4_OUT1 = 239,
    TEGRA194_CLK_GATE_PLLC4_OUT2 = 240,
    TEGRA194_CLK_GATE_PLLC4_MUXED = 241,
    TEGRA194_CLK_GATE_PLLC4_VCO_DIV2 = 242,
    TEGRA194_CLK_GATE_PLLNVHS = 243,
    TEGRA194_CLK_GATE_CSI_A_PAD = 244,
    TEGRA194_CLK_GATE_CSI_B_PAD = 245,
    TEGRA194_CLK_GATE_CSI_C_PAD = 246,
    TEGRA194_CLK_GATE_CSI_D_PAD = 247,
    TEGRA194_CLK_GATE_CSI_E_PAD = 248,
    TEGRA194_CLK_GATE_CSI_F_PAD = 249,
    TEGRA194_CLK_GATE_CSI_G_PAD = 250,
    TEGRA194_CLK_GATE_CSI_H_PAD = 251,
    TEGRA194_CLK_GATE_SLVSEC = 252,
    TEGRA194_CLK_GATE_SLVSEC_PADCTRL = 253,
    TEGRA194_CLK_GATE_PEX_SATA_USB_RX_BYP = 254,
    TEGRA194_CLK_GATE_PEX_USB_PAD_PLL0_MGMT = 255,
    TEGRA194_CLK_GATE_PEX_USB_PAD_PLL1_MGMT = 256,
    TEGRA194_CLK_GATE_PEX_USB_PAD_PLL2_MGMT = 257,
    TEGRA194_CLK_GATE_PEX_USB_PAD_PLL3_MGMT = 258,
    TEGRA194_CLK_GATE_NVLINK_SYS = 259,
    TEGRA194_CLK_GATE_NVLINK_RX = 260,
    TEGRA194_CLK_GATE_NVLINK_TX = 261,
    TEGRA194_CLK_GATE_NVLINK_TX_DIV = 262,
    TEGRA194_CLK_GATE_NVHS_RX_BYP_REF = 263,
    TEGRA194_CLK_GATE_NVHS_PLL0_MGMT = 264,
    TEGRA194_CLK_GATE_XUSB_CORE_DEV = 265,
    TEGRA194_CLK_GATE_XUSB_CORE_MUX = 266,
    TEGRA194_CLK_GATE_XUSB_CORE_HOST = 267,
    TEGRA194_CLK_GATE_XUSB_CORE_SS = 268,
    TEGRA194_CLK_GATE_XUSB_FALCON = 269,
    TEGRA194_CLK_GATE_XUSB_FALCON_HOST = 270,
    TEGRA194_CLK_GATE_XUSB_FALCON_SS = 271,
    TEGRA194_CLK_GATE_XUSB_FS = 272,
    TEGRA194_CLK_GATE_XUSB_FS_HOST = 273,
    TEGRA194_CLK_GATE_XUSB_FS_DEV = 274,
    TEGRA194_CLK_GATE_XUSB_SS = 275,
    TEGRA194_CLK_GATE_XUSB_SS_DEV = 276,
    TEGRA194_CLK_GATE_XUSB_SS_SUPERSPEED = 277,
    TEGRA194_CLK_GATE_PLLDISPHUB = 278,
    TEGRA194_CLK_GATE_PLLDISPHUB_DIV = 279,
    TEGRA194_CLK_GATE_NAFLL_CLUSTER0 = 280,
    TEGRA194_CLK_GATE_NAFLL_CLUSTER1 = 281,
    TEGRA194_CLK_GATE_NAFLL_CLUSTER2 = 282,
    TEGRA194_CLK_GATE_NAFLL_CLUSTER3 = 283,
    TEGRA194_CLK_GATE_CAN1_CORE = 284,
    TEGRA194_CLK_GATE_CAN2_CORE = 285,
    TEGRA194_CLK_GATE_PLLA1_OUT1 = 286,
    TEGRA194_CLK_GATE_PLLNVHS_HPS = 287,
    TEGRA194_CLK_GATE_PLLREFE_VCOOUT = 288,
    TEGRA194_CLK_GATE_CLK_32K = 289,
    TEGRA194_CLK_GATE_SPDIFIN_SYNC_INPUT = 290,
    TEGRA194_CLK_GATE_UTMIPLL_CLKOUT48 = 291,
    TEGRA194_CLK_GATE_UTMIPLL_CLKOUT480 = 292,
    TEGRA194_CLK_GATE_CVNAS = 293,
    TEGRA194_CLK_GATE_PLLNVCSI = 294,
    TEGRA194_CLK_GATE_PVA0_CPU_AXI = 295,
    TEGRA194_CLK_GATE_PVA1_CPU_AXI = 296,
    TEGRA194_CLK_GATE_PVA0_VPS = 297,
    TEGRA194_CLK_GATE_PVA1_VPS = 298,
    TEGRA194_CLK_GATE_DLA0_FALCON_MUX = 299,
    TEGRA194_CLK_GATE_DLA1_FALCON_MUX = 300,
    TEGRA194_CLK_GATE_DLA0_CORE_MUX = 301,
    TEGRA194_CLK_GATE_DLA1_CORE_MUX = 302,
    TEGRA194_CLK_GATE_UTMIPLL_HPS = 304,
    TEGRA194_CLK_GATE_I2C5 = 305,
    TEGRA194_CLK_GATE_I2C10 = 306,
    TEGRA194_CLK_GATE_BPMP_CPU_NIC = 307,
    TEGRA194_CLK_GATE_BPMP_APB = 308,
    TEGRA194_CLK_GATE_TSC = 309,
    TEGRA194_CLK_GATE_EMCSA = 310,
    TEGRA194_CLK_GATE_EMCSB = 311,
    TEGRA194_CLK_GATE_EMCSC = 312,
    TEGRA194_CLK_GATE_EMCSD = 313,
    TEGRA194_CLK_GATE_PLLC = 314,
    TEGRA194_CLK_GATE_PLLC2 = 315,
    TEGRA194_CLK_GATE_PLLC3 = 316,
    TEGRA194_CLK_GATE_TSC_REF = 317,
    TEGRA194_CLK_GATE_FUSE_BURN = 318,
    TEGRA194_CLK_GATE_PEX0_CORE_0M = 319,
    TEGRA194_CLK_GATE_PEX0_CORE_1M = 320,
    TEGRA194_CLK_GATE_PEX0_CORE_2M = 321,
    TEGRA194_CLK_GATE_PEX0_CORE_3M = 322,
    TEGRA194_CLK_GATE_PEX0_CORE_4M = 323,
    TEGRA194_CLK_GATE_PEX1_CORE_5M = 324,
    TEGRA194_CLK_GATE_NVLINK_PLL_TXCLK = 325,
    TEGRA194_CLK_GATE_PLLE_HPS = 326,
    TEGRA194_CLK_GATE_PLLREFE_VCOOUT_GATED = 327,
    TEGRA194_CLK_GATE_PLLP_DIV17 = 328,
    TEGRA194_CLK_GATE_SOC_THERM = 329,
    TEGRA194_CLK_GATE_TSENSOR = 330,
    TEGRA194_CLK_GATE_XUSB_PADCTL = 331,
    TEGRA194_CLK_GATE_PLLBPMPCAM = 332,
    NCLKGATES
};