Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Feb 17 15:37:17 2021
| Host         : l4study running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_mem_tester_timing_summary_routed.rpt -pb fpga_serial_mem_tester_timing_summary_routed.pb -rpx fpga_serial_mem_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_mem_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.497        0.000                      0                 4375        0.062        0.000                      0                 4375        3.000        0.000                       0                  1737  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)             Period(ns)      Frequency(MHz)
-----                  ------------             ----------      --------------
sys_clk_pin            {0.000 5.000}            10.000          100.000         
  CLKFBIN              {0.000 25.000}           50.000          20.000          
  s_clk_40mhz          {0.000 12.500}           25.000          40.000          
    genclk50khz        {0.000 10000.001}        20000.001       0.050           
    genclk5mhz         {0.000 100.000}          200.000         5.000           
  s_clk_7_37mhz        {0.000 67.816}           135.632         7.373           
wiz_40mhz_virt_in      {0.000 12.500}           25.000          40.000          
wiz_40mhz_virt_out     {0.000 12.500}           25.000          40.000          
wiz_7_373mhz_virt_in   {0.000 67.816}           135.632         7.373           
wiz_7_373mhz_virt_out  {0.000 67.816}           135.632         7.373           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                         48.751        0.000                       0                     2  
  s_clk_40mhz          3.497        0.000                      0                 4272        0.062        0.000                      0                 4272       12.000        0.000                       0                  1695  
  s_clk_7_37mhz      132.398        0.000                      0                   69        0.084        0.000                      0                   69       67.316        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk50khz           s_clk_40mhz                23.120        0.000                      0                    2        0.289        0.000                      0                    2  
genclk5mhz            s_clk_40mhz                22.540        0.000                      0                    2        0.298        0.000                      0                    2  
wiz_40mhz_virt_in     s_clk_40mhz                 9.922        0.000                      0                    9        5.662        0.000                      0                    9  
s_clk_40mhz           wiz_40mhz_virt_in           6.329        0.000                      0                   22        3.062        0.000                      0                   22  
s_clk_7_37mhz         wiz_7_373mhz_virt_in      106.730        0.000                      0                    1        1.388        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_40mhz        s_clk_40mhz             14.689        0.000                      0                    3        2.282        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_40mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.285ns  (logic 8.051ns (37.824%)  route 13.234ns (62.176%))
  Logic Levels:           29  (CARRY4=12 LUT3=5 LUT4=3 LUT6=9)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 30.896 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X14Y96         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.518     6.783 r  u_sf_tester_fsm/s_err_count_aux_reg[16]/Q
                         net (fo=141, routed)         1.081     7.864    u_sf_testing_to_ascii/i_error_count[16]
    SLICE_X13Y102        LUT3 (Prop_lut3_I0_O)        0.152     8.016 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_119/O
                         net (fo=2, routed)           0.860     8.876    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_119_n_0
    SLICE_X13Y102        LUT4 (Prop_lut4_I0_O)        0.332     9.208 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_123/O
                         net (fo=1, routed)           0.000     9.208    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_123_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.606 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.606    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.720    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.834    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.073 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_34/O[2]
                         net (fo=2, routed)           0.665    10.737    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_34_n_5
    SLICE_X12Y106        LUT3 (Prop_lut3_I2_O)        0.328    11.065 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_43/O
                         net (fo=2, routed)           0.859    11.925    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_43_n_0
    SLICE_X12Y106        LUT4 (Prop_lut4_I0_O)        0.348    12.273 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_47/O
                         net (fo=1, routed)           0.000    12.273    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_47_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.653 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.653    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.872 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_51/O[0]
                         net (fo=19, routed)          1.065    13.937    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_51_n_7
    SLICE_X15Y108        LUT3 (Prop_lut3_I1_O)        0.323    14.260 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_175/O
                         net (fo=1, routed)           0.482    14.741    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_175_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    15.341 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    15.341    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.563 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96/O[0]
                         net (fo=3, routed)           0.797    16.360    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96_n_7
    SLICE_X15Y107        LUT3 (Prop_lut3_I1_O)        0.324    16.684 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_88/O
                         net (fo=1, routed)           0.627    17.312    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_88_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    17.916 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.916    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.239 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.704    18.942    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_6
    SLICE_X11Y108        LUT4 (Prop_lut4_I2_O)        0.306    19.248 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    19.248    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.798 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.798    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.026 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.516    20.542    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X11Y111        LUT3 (Prop_lut3_I2_O)        0.313    20.855 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37/O
                         net (fo=9, routed)           0.871    21.727    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I3_O)        0.124    21.851 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_56/O
                         net (fo=3, routed)           0.693    22.544    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_56_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I3_O)        0.124    22.668 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_52/O
                         net (fo=3, routed)           0.330    22.998    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_52_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I3_O)        0.124    23.122 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_41/O
                         net (fo=3, routed)           0.516    23.638    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_41_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I3_O)        0.124    23.762 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=3, routed)           0.678    24.441    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124    24.565 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_28/O
                         net (fo=3, routed)           0.828    25.392    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_28_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124    25.516 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_14/O
                         net (fo=3, routed)           0.438    25.954    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_14_n_0
    SLICE_X10Y109        LUT6 (Prop_lut6_I0_O)        0.124    26.078 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8/O
                         net (fo=3, routed)           0.611    26.689    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8_n_0
    SLICE_X10Y108        LUT6 (Prop_lut6_I0_O)        0.124    26.813 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3/O
                         net (fo=3, routed)           0.613    27.426    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I1_O)        0.124    27.550 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_1/O
                         net (fo=1, routed)           0.000    27.550    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_1_n_0
    SLICE_X10Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.510    30.896    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X10Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/C
                         clock pessimism              0.232    31.128    
                         clock uncertainty           -0.160    30.968    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.079    31.047    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]
  -------------------------------------------------------------------
                         required time                         31.047    
                         arrival time                         -27.550    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.280ns  (logic 8.051ns (37.833%)  route 13.229ns (62.167%))
  Logic Levels:           29  (CARRY4=12 LUT3=5 LUT4=3 LUT6=9)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 30.896 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X14Y96         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.518     6.783 r  u_sf_tester_fsm/s_err_count_aux_reg[16]/Q
                         net (fo=141, routed)         1.081     7.864    u_sf_testing_to_ascii/i_error_count[16]
    SLICE_X13Y102        LUT3 (Prop_lut3_I0_O)        0.152     8.016 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_119/O
                         net (fo=2, routed)           0.860     8.876    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_119_n_0
    SLICE_X13Y102        LUT4 (Prop_lut4_I0_O)        0.332     9.208 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_123/O
                         net (fo=1, routed)           0.000     9.208    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_123_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.606 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.606    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.720    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.834    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.073 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_34/O[2]
                         net (fo=2, routed)           0.665    10.737    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_34_n_5
    SLICE_X12Y106        LUT3 (Prop_lut3_I2_O)        0.328    11.065 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_43/O
                         net (fo=2, routed)           0.859    11.925    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_43_n_0
    SLICE_X12Y106        LUT4 (Prop_lut4_I0_O)        0.348    12.273 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_47/O
                         net (fo=1, routed)           0.000    12.273    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_47_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.653 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.653    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.872 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_51/O[0]
                         net (fo=19, routed)          1.065    13.937    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_51_n_7
    SLICE_X15Y108        LUT3 (Prop_lut3_I1_O)        0.323    14.260 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_175/O
                         net (fo=1, routed)           0.482    14.741    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_175_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    15.341 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    15.341    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.563 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96/O[0]
                         net (fo=3, routed)           0.797    16.360    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96_n_7
    SLICE_X15Y107        LUT3 (Prop_lut3_I1_O)        0.324    16.684 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_88/O
                         net (fo=1, routed)           0.627    17.312    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_88_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    17.916 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.916    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.239 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.704    18.942    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_6
    SLICE_X11Y108        LUT4 (Prop_lut4_I2_O)        0.306    19.248 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    19.248    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.798 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.798    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.026 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.516    20.542    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X11Y111        LUT3 (Prop_lut3_I2_O)        0.313    20.855 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37/O
                         net (fo=9, routed)           0.871    21.727    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I3_O)        0.124    21.851 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_56/O
                         net (fo=3, routed)           0.693    22.544    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_56_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I3_O)        0.124    22.668 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_52/O
                         net (fo=3, routed)           0.330    22.998    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_52_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I3_O)        0.124    23.122 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_41/O
                         net (fo=3, routed)           0.516    23.638    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_41_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I3_O)        0.124    23.762 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=3, routed)           0.678    24.441    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124    24.565 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_28/O
                         net (fo=3, routed)           0.828    25.392    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_28_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124    25.516 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_14/O
                         net (fo=3, routed)           0.438    25.954    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_14_n_0
    SLICE_X10Y109        LUT6 (Prop_lut6_I0_O)        0.124    26.078 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8/O
                         net (fo=3, routed)           0.608    26.686    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8_n_0
    SLICE_X10Y108        LUT6 (Prop_lut6_I4_O)        0.124    26.810 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_4/O
                         net (fo=3, routed)           0.611    27.421    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_4_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I1_O)        0.124    27.545 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[1]_i_1/O
                         net (fo=1, routed)           0.000    27.545    u_sf_testing_to_ascii/s_sf3_err_count_divide3[1]_i_1_n_0
    SLICE_X10Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.510    30.896    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X10Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/C
                         clock pessimism              0.232    31.128    
                         clock uncertainty           -0.160    30.968    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.077    31.045    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]
  -------------------------------------------------------------------
                         required time                         31.045    
                         arrival time                         -27.545    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.277ns  (logic 8.051ns (37.838%)  route 13.226ns (62.162%))
  Logic Levels:           29  (CARRY4=12 LUT3=5 LUT4=3 LUT6=9)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 30.896 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X14Y96         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.518     6.783 r  u_sf_tester_fsm/s_err_count_aux_reg[16]/Q
                         net (fo=141, routed)         1.081     7.864    u_sf_testing_to_ascii/i_error_count[16]
    SLICE_X13Y102        LUT3 (Prop_lut3_I0_O)        0.152     8.016 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_119/O
                         net (fo=2, routed)           0.860     8.876    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_119_n_0
    SLICE_X13Y102        LUT4 (Prop_lut4_I0_O)        0.332     9.208 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_123/O
                         net (fo=1, routed)           0.000     9.208    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_123_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.606 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.606    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.720    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.834    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_39_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.073 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_34/O[2]
                         net (fo=2, routed)           0.665    10.737    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_34_n_5
    SLICE_X12Y106        LUT3 (Prop_lut3_I2_O)        0.328    11.065 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_43/O
                         net (fo=2, routed)           0.859    11.925    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_43_n_0
    SLICE_X12Y106        LUT4 (Prop_lut4_I0_O)        0.348    12.273 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_47/O
                         net (fo=1, routed)           0.000    12.273    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_47_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.653 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.653    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.872 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_51/O[0]
                         net (fo=19, routed)          1.065    13.937    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_51_n_7
    SLICE_X15Y108        LUT3 (Prop_lut3_I1_O)        0.323    14.260 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_175/O
                         net (fo=1, routed)           0.482    14.741    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_175_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    15.341 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    15.341    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.563 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96/O[0]
                         net (fo=3, routed)           0.797    16.360    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96_n_7
    SLICE_X15Y107        LUT3 (Prop_lut3_I1_O)        0.324    16.684 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_88/O
                         net (fo=1, routed)           0.627    17.312    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_88_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    17.916 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    17.916    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.239 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.704    18.942    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_6
    SLICE_X11Y108        LUT4 (Prop_lut4_I2_O)        0.306    19.248 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    19.248    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.798 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.798    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.026 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.516    20.542    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X11Y111        LUT3 (Prop_lut3_I2_O)        0.313    20.855 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37/O
                         net (fo=9, routed)           0.871    21.727    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I3_O)        0.124    21.851 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_56/O
                         net (fo=3, routed)           0.693    22.544    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_56_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I3_O)        0.124    22.668 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_52/O
                         net (fo=3, routed)           0.330    22.998    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_52_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I3_O)        0.124    23.122 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_41/O
                         net (fo=3, routed)           0.516    23.638    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_41_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I3_O)        0.124    23.762 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=3, routed)           0.678    24.441    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124    24.565 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_28/O
                         net (fo=3, routed)           0.828    25.392    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_28_n_0
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124    25.516 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_14/O
                         net (fo=3, routed)           0.438    25.954    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_14_n_0
    SLICE_X10Y109        LUT6 (Prop_lut6_I0_O)        0.124    26.078 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8/O
                         net (fo=3, routed)           0.608    26.686    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8_n_0
    SLICE_X10Y108        LUT6 (Prop_lut6_I4_O)        0.124    26.810 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_4/O
                         net (fo=3, routed)           0.608    27.418    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_4_n_0
    SLICE_X10Y107        LUT6 (Prop_lut6_I3_O)        0.124    27.542 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[2]_i_1/O
                         net (fo=1, routed)           0.000    27.542    u_sf_testing_to_ascii/s_sf3_err_count_divide3[2]_i_1_n_0
    SLICE_X10Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.510    30.896    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X10Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/C
                         clock pessimism              0.232    31.128    
                         clock uncertainty           -0.160    30.968    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.081    31.049    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]
  -------------------------------------------------------------------
                         required time                         31.049    
                         arrival time                         -27.542    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.878ns  (logic 9.148ns (43.816%)  route 11.730ns (56.184%))
  Logic Levels:           29  (CARRY4=13 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 30.887 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X14Y93         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518     6.783 r  u_sf_tester_fsm/s_err_count_aux_reg[6]/Q
                         net (fo=147, routed)         1.671     8.453    u_sf_testing_to_ascii/i_error_count[6]
    SLICE_X42Y98         LUT3 (Prop_lut3_I1_O)        0.117     8.570 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_187/O
                         net (fo=6, routed)           0.710     9.280    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_187_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     9.902 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000     9.902    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_182_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.016 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.016    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_144_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.329 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105/O[3]
                         net (fo=2, routed)           0.824    11.153    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105_n_4
    SLICE_X35Y103        LUT3 (Prop_lut3_I1_O)        0.331    11.484 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54/O
                         net (fo=2, routed)           0.594    12.079    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54_n_0
    SLICE_X35Y104        LUT4 (Prop_lut4_I3_O)        0.332    12.411 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_58/O
                         net (fo=1, routed)           0.000    12.411    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_58_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.943 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.943    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.057 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.057    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.171 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.171    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.505 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]_i_16/O[1]
                         net (fo=20, routed)          0.855    14.360    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]_i_16_n_6
    SLICE_X37Y107        LUT3 (Prop_lut3_I2_O)        0.328    14.688 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_169/O
                         net (fo=2, routed)           0.594    15.282    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_169_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.332    15.614 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_173/O
                         net (fo=1, routed)           0.000    15.614    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_173_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.146 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.146    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_130_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.368 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94/O[0]
                         net (fo=3, routed)           0.601    16.969    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94_n_7
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.299    17.268 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_131/O
                         net (fo=3, routed)           0.414    17.682    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_131_n_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I4_O)        0.120    17.802 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88/O
                         net (fo=1, routed)           0.617    18.419    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    19.142 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.142    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.465 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17/O[1]
                         net (fo=3, routed)           0.599    20.064    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17_n_6
    SLICE_X33Y109        LUT4 (Prop_lut4_I2_O)        0.306    20.370 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39/O
                         net (fo=1, routed)           0.000    20.370    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.920 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.920    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.191 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.333    21.525    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3_n_3
    SLICE_X35Y110        LUT3 (Prop_lut3_I2_O)        0.373    21.898 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14/O
                         net (fo=3, routed)           0.426    22.324    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I0_O)        0.124    22.448 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_17/O
                         net (fo=4, routed)           1.002    23.450    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_17_n_0
    SLICE_X36Y109        LUT2 (Prop_lut2_I0_O)        0.152    23.602 f  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_12/O
                         net (fo=3, routed)           0.967    24.568    u_sf_testing_to_ascii/s_sf3_err_count_divide51[5]
    SLICE_X35Y111        LUT5 (Prop_lut5_I3_O)        0.354    24.922 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9/O
                         net (fo=3, routed)           0.464    25.386    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I3_O)        0.326    25.712 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_6/O
                         net (fo=3, routed)           0.164    25.876    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_6_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I3_O)        0.124    26.000 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_5/O
                         net (fo=3, routed)           0.581    26.581    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_5_n_0
    SLICE_X36Y111        LUT6 (Prop_lut6_I3_O)        0.124    26.705 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2/O
                         net (fo=2, routed)           0.314    27.019    u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I0_O)        0.124    27.143 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_1/O
                         net (fo=1, routed)           0.000    27.143    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_1_n_0
    SLICE_X36Y110        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.501    30.887    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X36Y110        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/C
                         clock pessimism              0.232    31.119    
                         clock uncertainty           -0.160    30.959    
    SLICE_X36Y110        FDRE (Setup_fdre_C_D)        0.029    30.988    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]
  -------------------------------------------------------------------
                         required time                         30.988    
                         arrival time                         -27.143    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.795ns  (logic 8.572ns (41.222%)  route 12.223ns (58.778%))
  Logic Levels:           29  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 30.889 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X14Y93         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518     6.783 f  u_sf_tester_fsm/s_err_count_aux_reg[5]/Q
                         net (fo=153, routed)         1.534     8.317    u_sf_testing_to_ascii/i_error_count[5]
    SLICE_X34Y93         LUT3 (Prop_lut3_I1_O)        0.146     8.463 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_225/O
                         net (fo=1, routed)           0.524     8.987    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_225_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     9.717 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.717    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.831    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.945 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.945    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_66_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.059 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.059    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_34_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_33/O[3]
                         net (fo=2, routed)           0.747    11.119    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_33_n_4
    SLICE_X31Y98         LUT3 (Prop_lut3_I2_O)        0.332    11.451 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_20/O
                         net (fo=2, routed)           0.470    11.921    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_20_n_0
    SLICE_X32Y98         LUT4 (Prop_lut4_I3_O)        0.326    12.247 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_24/O
                         net (fo=1, routed)           0.000    12.247    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_24_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.779 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.779    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.001 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25/O[0]
                         net (fo=17, routed)          1.251    14.253    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25_n_7
    SLICE_X29Y104        LUT3 (Prop_lut3_I1_O)        0.327    14.580 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_249/O
                         net (fo=1, routed)           0.339    14.919    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_249_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    15.671 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.671    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.788 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.788    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.007 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108/O[0]
                         net (fo=2, routed)           0.860    16.867    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108_n_7
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.320    17.187 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_40/O
                         net (fo=2, routed)           0.594    17.781    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_40_n_0
    SLICE_X31Y107        LUT4 (Prop_lut4_I3_O)        0.332    18.113 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_44/O
                         net (fo=1, routed)           0.000    18.113    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_44_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.719 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15/O[3]
                         net (fo=3, routed)           0.786    19.505    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15_n_4
    SLICE_X32Y108        LUT4 (Prop_lut4_I1_O)        0.306    19.811 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20/O
                         net (fo=1, routed)           0.000    19.811    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.302 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4/CO[1]
                         net (fo=13, routed)          0.669    20.971    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4_n_2
    SLICE_X32Y111        LUT3 (Prop_lut3_I2_O)        0.323    21.294 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9/O
                         net (fo=10, routed)          0.503    21.797    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I1_O)        0.326    22.123 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60/O
                         net (fo=1, routed)           0.800    22.923    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60_n_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.124    23.047 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_44/O
                         net (fo=3, routed)           0.451    23.498    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_44_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I3_O)        0.124    23.622 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_31/O
                         net (fo=3, routed)           0.456    24.078    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_31_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I3_O)        0.124    24.202 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_28/O
                         net (fo=3, routed)           0.428    24.630    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_28_n_0
    SLICE_X31Y110        LUT6 (Prop_lut6_I3_O)        0.124    24.754 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_16/O
                         net (fo=3, routed)           0.513    25.267    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_16_n_0
    SLICE_X29Y110        LUT6 (Prop_lut6_I3_O)        0.124    25.391 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11/O
                         net (fo=3, routed)           0.509    25.900    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11_n_0
    SLICE_X28Y110        LUT6 (Prop_lut6_I3_O)        0.124    26.024 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6/O
                         net (fo=4, routed)           0.467    26.490    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6_n_0
    SLICE_X28Y110        LUT6 (Prop_lut6_I3_O)        0.124    26.614 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_5/O
                         net (fo=3, routed)           0.321    26.935    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_5_n_0
    SLICE_X28Y109        LUT6 (Prop_lut6_I1_O)        0.124    27.059 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[1]_i_1/O
                         net (fo=1, routed)           0.000    27.059    u_sf_testing_to_ascii/s_sf3_err_count_divide4[1]_i_1_n_0
    SLICE_X28Y109        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.503    30.889    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X28Y109        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/C
                         clock pessimism              0.232    31.121    
                         clock uncertainty           -0.160    30.961    
    SLICE_X28Y109        FDRE (Setup_fdre_C_D)        0.029    30.990    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]
  -------------------------------------------------------------------
                         required time                         30.990    
                         arrival time                         -27.059    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.792ns  (logic 8.572ns (41.228%)  route 12.220ns (58.772%))
  Logic Levels:           29  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 30.889 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X14Y93         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518     6.783 f  u_sf_tester_fsm/s_err_count_aux_reg[5]/Q
                         net (fo=153, routed)         1.534     8.317    u_sf_testing_to_ascii/i_error_count[5]
    SLICE_X34Y93         LUT3 (Prop_lut3_I1_O)        0.146     8.463 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_225/O
                         net (fo=1, routed)           0.524     8.987    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_225_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     9.717 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.717    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.831    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.945 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.945    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_66_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.059 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.059    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_34_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_33/O[3]
                         net (fo=2, routed)           0.747    11.119    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_33_n_4
    SLICE_X31Y98         LUT3 (Prop_lut3_I2_O)        0.332    11.451 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_20/O
                         net (fo=2, routed)           0.470    11.921    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_20_n_0
    SLICE_X32Y98         LUT4 (Prop_lut4_I3_O)        0.326    12.247 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_24/O
                         net (fo=1, routed)           0.000    12.247    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_24_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.779 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.779    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.001 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25/O[0]
                         net (fo=17, routed)          1.251    14.253    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25_n_7
    SLICE_X29Y104        LUT3 (Prop_lut3_I1_O)        0.327    14.580 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_249/O
                         net (fo=1, routed)           0.339    14.919    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_249_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    15.671 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.671    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.788 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.788    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.007 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108/O[0]
                         net (fo=2, routed)           0.860    16.867    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108_n_7
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.320    17.187 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_40/O
                         net (fo=2, routed)           0.594    17.781    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_40_n_0
    SLICE_X31Y107        LUT4 (Prop_lut4_I3_O)        0.332    18.113 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_44/O
                         net (fo=1, routed)           0.000    18.113    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_44_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.719 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15/O[3]
                         net (fo=3, routed)           0.786    19.505    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15_n_4
    SLICE_X32Y108        LUT4 (Prop_lut4_I1_O)        0.306    19.811 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20/O
                         net (fo=1, routed)           0.000    19.811    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.302 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4/CO[1]
                         net (fo=13, routed)          0.669    20.971    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4_n_2
    SLICE_X32Y111        LUT3 (Prop_lut3_I2_O)        0.323    21.294 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9/O
                         net (fo=10, routed)          0.503    21.797    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I1_O)        0.326    22.123 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60/O
                         net (fo=1, routed)           0.800    22.923    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60_n_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.124    23.047 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_44/O
                         net (fo=3, routed)           0.451    23.498    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_44_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I3_O)        0.124    23.622 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_31/O
                         net (fo=3, routed)           0.456    24.078    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_31_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I3_O)        0.124    24.202 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_28/O
                         net (fo=3, routed)           0.428    24.630    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_28_n_0
    SLICE_X31Y110        LUT6 (Prop_lut6_I3_O)        0.124    24.754 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_16/O
                         net (fo=3, routed)           0.513    25.267    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_16_n_0
    SLICE_X29Y110        LUT6 (Prop_lut6_I3_O)        0.124    25.391 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11/O
                         net (fo=3, routed)           0.509    25.900    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11_n_0
    SLICE_X28Y110        LUT6 (Prop_lut6_I3_O)        0.124    26.024 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6/O
                         net (fo=4, routed)           0.467    26.490    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6_n_0
    SLICE_X28Y110        LUT6 (Prop_lut6_I3_O)        0.124    26.614 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_5/O
                         net (fo=3, routed)           0.318    26.932    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_5_n_0
    SLICE_X28Y109        LUT6 (Prop_lut6_I4_O)        0.124    27.056 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[2]_i_1/O
                         net (fo=1, routed)           0.000    27.056    u_sf_testing_to_ascii/s_sf3_err_count_divide4[2]_i_1_n_0
    SLICE_X28Y109        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.503    30.889    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X28Y109        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]/C
                         clock pessimism              0.232    31.121    
                         clock uncertainty           -0.160    30.961    
    SLICE_X28Y109        FDRE (Setup_fdre_C_D)        0.031    30.992    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                         -27.056    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.791ns  (logic 8.572ns (41.229%)  route 12.219ns (58.771%))
  Logic Levels:           29  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 30.889 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X14Y93         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518     6.783 f  u_sf_tester_fsm/s_err_count_aux_reg[5]/Q
                         net (fo=153, routed)         1.534     8.317    u_sf_testing_to_ascii/i_error_count[5]
    SLICE_X34Y93         LUT3 (Prop_lut3_I1_O)        0.146     8.463 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_225/O
                         net (fo=1, routed)           0.524     8.987    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_225_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     9.717 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000     9.717    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.831    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.945 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.945    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_66_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.059 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.059    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_34_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.372 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_33/O[3]
                         net (fo=2, routed)           0.747    11.119    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_33_n_4
    SLICE_X31Y98         LUT3 (Prop_lut3_I2_O)        0.332    11.451 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_20/O
                         net (fo=2, routed)           0.470    11.921    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_20_n_0
    SLICE_X32Y98         LUT4 (Prop_lut4_I3_O)        0.326    12.247 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_24/O
                         net (fo=1, routed)           0.000    12.247    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_24_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.779 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.779    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.001 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25/O[0]
                         net (fo=17, routed)          1.251    14.253    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25_n_7
    SLICE_X29Y104        LUT3 (Prop_lut3_I1_O)        0.327    14.580 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_249/O
                         net (fo=1, routed)           0.339    14.919    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_249_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    15.671 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.671    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.788 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.788    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.007 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108/O[0]
                         net (fo=2, routed)           0.860    16.867    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108_n_7
    SLICE_X31Y106        LUT3 (Prop_lut3_I1_O)        0.320    17.187 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_40/O
                         net (fo=2, routed)           0.594    17.781    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_40_n_0
    SLICE_X31Y107        LUT4 (Prop_lut4_I3_O)        0.332    18.113 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_44/O
                         net (fo=1, routed)           0.000    18.113    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_44_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.719 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15/O[3]
                         net (fo=3, routed)           0.786    19.505    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15_n_4
    SLICE_X32Y108        LUT4 (Prop_lut4_I1_O)        0.306    19.811 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20/O
                         net (fo=1, routed)           0.000    19.811    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20_n_0
    SLICE_X32Y108        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.302 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4/CO[1]
                         net (fo=13, routed)          0.669    20.971    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4_n_2
    SLICE_X32Y111        LUT3 (Prop_lut3_I2_O)        0.323    21.294 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9/O
                         net (fo=10, routed)          0.503    21.797    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I1_O)        0.326    22.123 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60/O
                         net (fo=1, routed)           0.800    22.923    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60_n_0
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.124    23.047 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_44/O
                         net (fo=3, routed)           0.451    23.498    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_44_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I3_O)        0.124    23.622 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_31/O
                         net (fo=3, routed)           0.456    24.078    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_31_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I3_O)        0.124    24.202 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_28/O
                         net (fo=3, routed)           0.428    24.630    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_28_n_0
    SLICE_X31Y110        LUT6 (Prop_lut6_I3_O)        0.124    24.754 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_16/O
                         net (fo=3, routed)           0.513    25.267    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_16_n_0
    SLICE_X29Y110        LUT6 (Prop_lut6_I3_O)        0.124    25.391 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11/O
                         net (fo=3, routed)           0.509    25.900    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11_n_0
    SLICE_X28Y110        LUT6 (Prop_lut6_I3_O)        0.124    26.024 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6/O
                         net (fo=4, routed)           0.467    26.490    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6_n_0
    SLICE_X28Y110        LUT6 (Prop_lut6_I3_O)        0.124    26.614 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_5/O
                         net (fo=3, routed)           0.318    26.932    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_5_n_0
    SLICE_X28Y109        LUT6 (Prop_lut6_I3_O)        0.124    27.056 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_1/O
                         net (fo=1, routed)           0.000    27.056    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_1_n_0
    SLICE_X28Y109        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.503    30.889    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X28Y109        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/C
                         clock pessimism              0.232    31.121    
                         clock uncertainty           -0.160    30.961    
    SLICE_X28Y109        FDRE (Setup_fdre_C_D)        0.031    30.992    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]
  -------------------------------------------------------------------
                         required time                         30.992    
                         arrival time                         -27.056    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.738ns  (logic 9.148ns (44.112%)  route 11.590ns (55.888%))
  Logic Levels:           29  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 30.886 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X14Y93         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518     6.783 r  u_sf_tester_fsm/s_err_count_aux_reg[6]/Q
                         net (fo=147, routed)         1.671     8.453    u_sf_testing_to_ascii/i_error_count[6]
    SLICE_X42Y98         LUT3 (Prop_lut3_I1_O)        0.117     8.570 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_187/O
                         net (fo=6, routed)           0.710     9.280    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_187_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     9.902 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000     9.902    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_182_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.016 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.016    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_144_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.329 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105/O[3]
                         net (fo=2, routed)           0.824    11.153    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105_n_4
    SLICE_X35Y103        LUT3 (Prop_lut3_I1_O)        0.331    11.484 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54/O
                         net (fo=2, routed)           0.594    12.079    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54_n_0
    SLICE_X35Y104        LUT4 (Prop_lut4_I3_O)        0.332    12.411 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_58/O
                         net (fo=1, routed)           0.000    12.411    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_58_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.943 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.943    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.057 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.057    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.171 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.171    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.505 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]_i_16/O[1]
                         net (fo=20, routed)          0.855    14.360    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]_i_16_n_6
    SLICE_X37Y107        LUT3 (Prop_lut3_I2_O)        0.328    14.688 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_169/O
                         net (fo=2, routed)           0.594    15.282    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_169_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.332    15.614 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_173/O
                         net (fo=1, routed)           0.000    15.614    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_173_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.146 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.146    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_130_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.368 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94/O[0]
                         net (fo=3, routed)           0.601    16.969    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94_n_7
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.299    17.268 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_131/O
                         net (fo=3, routed)           0.414    17.682    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_131_n_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I4_O)        0.120    17.802 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88/O
                         net (fo=1, routed)           0.617    18.419    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    19.142 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.142    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.465 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17/O[1]
                         net (fo=3, routed)           0.599    20.064    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17_n_6
    SLICE_X33Y109        LUT4 (Prop_lut4_I2_O)        0.306    20.370 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39/O
                         net (fo=1, routed)           0.000    20.370    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.920 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.920    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.191 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.333    21.525    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3_n_3
    SLICE_X35Y110        LUT3 (Prop_lut3_I2_O)        0.373    21.898 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14/O
                         net (fo=3, routed)           0.426    22.324    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I0_O)        0.124    22.448 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_17/O
                         net (fo=4, routed)           1.002    23.450    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_17_n_0
    SLICE_X36Y109        LUT2 (Prop_lut2_I0_O)        0.152    23.602 f  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_12/O
                         net (fo=3, routed)           0.967    24.568    u_sf_testing_to_ascii/s_sf3_err_count_divide51[5]
    SLICE_X35Y111        LUT5 (Prop_lut5_I3_O)        0.354    24.922 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9/O
                         net (fo=3, routed)           0.464    25.386    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I3_O)        0.326    25.712 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_6/O
                         net (fo=3, routed)           0.164    25.876    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_6_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I3_O)        0.124    26.000 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_5/O
                         net (fo=3, routed)           0.581    26.581    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_5_n_0
    SLICE_X36Y111        LUT6 (Prop_lut6_I3_O)        0.124    26.705 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2/O
                         net (fo=2, routed)           0.174    26.879    u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2_n_0
    SLICE_X36Y111        LUT4 (Prop_lut4_I0_O)        0.124    27.003 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_1/O
                         net (fo=1, routed)           0.000    27.003    u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_1_n_0
    SLICE_X36Y111        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.500    30.886    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X36Y111        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]/C
                         clock pessimism              0.232    31.118    
                         clock uncertainty           -0.160    30.958    
    SLICE_X36Y111        FDRE (Setup_fdre_C_D)        0.029    30.987    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]
  -------------------------------------------------------------------
                         required time                         30.987    
                         arrival time                         -27.003    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.658ns  (logic 6.471ns (31.324%)  route 14.187ns (68.676%))
  Logic Levels:           25  (CARRY4=10 LUT3=3 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.875ns = ( 30.875 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X14Y93         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518     6.783 r  u_sf_tester_fsm/s_err_count_aux_reg[7]/Q
                         net (fo=153, routed)         2.440     9.223    u_sf_testing_to_ascii/i_error_count[7]
    SLICE_X55Y97         LUT3 (Prop_lut3_I2_O)        0.150     9.373 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_117/O
                         net (fo=1, routed)           0.626     9.999    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_117_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    10.599 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.599    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_43_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.821 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_37/O[0]
                         net (fo=4, routed)           1.000    11.820    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_37_n_7
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.299    12.119 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_45/O
                         net (fo=1, routed)           0.403    12.523    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_45_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124    12.647 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_10/O
                         net (fo=2, routed)           0.461    13.108    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_10_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I0_O)        0.124    13.232 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_14/O
                         net (fo=1, routed)           0.000    13.232    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_14_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.764 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.765    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.879 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.879    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_14_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.993 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.993    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_33_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.327 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_149/O[1]
                         net (fo=12, routed)          1.217    15.544    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_149_n_6
    SLICE_X52Y106        LUT3 (Prop_lut3_I1_O)        0.331    15.875 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_196/O
                         net (fo=1, routed)           0.576    16.451    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_196_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    17.057 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    17.057    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_140_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.391 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/O[1]
                         net (fo=3, routed)           0.574    17.965    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_6
    SLICE_X54Y107        LUT4 (Prop_lut4_I1_O)        0.303    18.268 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_70/O
                         net (fo=1, routed)           0.000    18.268    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_70_n_0
    SLICE_X54Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.801 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.801    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_17_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          0.848    19.766    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X55Y106        LUT5 (Prop_lut5_I3_O)        0.124    19.890 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_120/O
                         net (fo=6, routed)           1.122    21.012    u_sf_testing_to_ascii/s_sf3_err_count_divide21[17]
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.124    21.136 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_112/O
                         net (fo=3, routed)           1.003    22.139    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_112_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I1_O)        0.124    22.263 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_89/O
                         net (fo=3, routed)           0.635    22.898    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_89_n_0
    SLICE_X58Y109        LUT6 (Prop_lut6_I1_O)        0.124    23.022 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_61/O
                         net (fo=3, routed)           0.678    23.700    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_61_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.124    23.824 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_34/O
                         net (fo=3, routed)           0.799    24.622    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_34_n_0
    SLICE_X59Y108        LUT6 (Prop_lut6_I0_O)        0.124    24.746 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_19/O
                         net (fo=3, routed)           0.695    25.441    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_19_n_0
    SLICE_X59Y106        LUT6 (Prop_lut6_I3_O)        0.124    25.565 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_8/O
                         net (fo=2, routed)           0.457    26.023    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_8_n_0
    SLICE_X57Y105        LUT6 (Prop_lut6_I5_O)        0.124    26.147 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_7/O
                         net (fo=3, routed)           0.652    26.799    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_7_n_0
    SLICE_X57Y104        LUT6 (Prop_lut6_I4_O)        0.124    26.923 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[1]_i_1/O
                         net (fo=1, routed)           0.000    26.923    u_sf_testing_to_ascii/s_sf3_err_count_divide2[1]_i_1_n_0
    SLICE_X57Y104        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.489    30.875    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X57Y104        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/C
                         clock pessimism              0.232    31.107    
                         clock uncertainty           -0.160    30.947    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)        0.029    30.976    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]
  -------------------------------------------------------------------
                         required time                         30.976    
                         arrival time                         -26.923    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.636ns  (logic 6.471ns (31.358%)  route 14.165ns (68.642%))
  Logic Levels:           25  (CARRY4=10 LUT3=3 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.875ns = ( 30.875 - 25.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.646     6.265    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X14Y93         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518     6.783 r  u_sf_tester_fsm/s_err_count_aux_reg[7]/Q
                         net (fo=153, routed)         2.440     9.223    u_sf_testing_to_ascii/i_error_count[7]
    SLICE_X55Y97         LUT3 (Prop_lut3_I2_O)        0.150     9.373 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_117/O
                         net (fo=1, routed)           0.626     9.999    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_117_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    10.599 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.599    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_43_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.821 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_37/O[0]
                         net (fo=4, routed)           1.000    11.820    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_37_n_7
    SLICE_X51Y98         LUT3 (Prop_lut3_I0_O)        0.299    12.119 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_45/O
                         net (fo=1, routed)           0.403    12.523    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_45_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124    12.647 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_10/O
                         net (fo=2, routed)           0.461    13.108    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_10_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I0_O)        0.124    13.232 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_14/O
                         net (fo=1, routed)           0.000    13.232    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_14_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.764 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.765    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.879 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.879    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_14_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.993 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.993    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_33_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.327 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_149/O[1]
                         net (fo=12, routed)          1.217    15.544    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_149_n_6
    SLICE_X52Y106        LUT3 (Prop_lut3_I1_O)        0.331    15.875 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_196/O
                         net (fo=1, routed)           0.576    16.451    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_196_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    17.057 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000    17.057    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_140_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.391 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/O[1]
                         net (fo=3, routed)           0.574    17.965    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_6
    SLICE_X54Y107        LUT4 (Prop_lut4_I1_O)        0.303    18.268 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_70/O
                         net (fo=1, routed)           0.000    18.268    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_70_n_0
    SLICE_X54Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.801 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.801    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_17_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          0.848    19.766    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X55Y106        LUT5 (Prop_lut5_I3_O)        0.124    19.890 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_120/O
                         net (fo=6, routed)           1.122    21.012    u_sf_testing_to_ascii/s_sf3_err_count_divide21[17]
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.124    21.136 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_112/O
                         net (fo=3, routed)           1.003    22.139    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_112_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I1_O)        0.124    22.263 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_89/O
                         net (fo=3, routed)           0.635    22.898    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_89_n_0
    SLICE_X58Y109        LUT6 (Prop_lut6_I1_O)        0.124    23.022 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_61/O
                         net (fo=3, routed)           0.678    23.700    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_61_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.124    23.824 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_34/O
                         net (fo=3, routed)           0.799    24.622    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_34_n_0
    SLICE_X59Y108        LUT6 (Prop_lut6_I0_O)        0.124    24.746 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_19/O
                         net (fo=3, routed)           0.695    25.441    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_19_n_0
    SLICE_X59Y106        LUT6 (Prop_lut6_I3_O)        0.124    25.565 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_8/O
                         net (fo=2, routed)           0.457    26.023    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_8_n_0
    SLICE_X57Y105        LUT6 (Prop_lut6_I5_O)        0.124    26.147 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_7/O
                         net (fo=3, routed)           0.630    26.776    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_7_n_0
    SLICE_X57Y104        LUT6 (Prop_lut6_I5_O)        0.124    26.900 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_1/O
                         net (fo=1, routed)           0.000    26.900    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_1_n_0
    SLICE_X57Y104        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.489    30.875    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X57Y104        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/C
                         clock pessimism              0.232    31.107    
                         clock uncertainty           -0.160    30.947    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)        0.031    30.978    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]
  -------------------------------------------------------------------
                         required time                         30.978    
                         arrival time                         -26.900    
  -------------------------------------------------------------------
                         slack                                  4.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.470%)  route 0.169ns (54.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.563     1.827    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X51Y89         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.968 r  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=942, routed)         0.169     2.137    u_led_pwm_driver/i_srst
    SLICE_X53Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.834     2.377    u_led_pwm_driver/i_clk
    SLICE_X53Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[12]/C
                         clock pessimism             -0.283     2.093    
    SLICE_X53Y93         FDRE (Hold_fdre_C_R)        -0.018     2.075    u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.470%)  route 0.169ns (54.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.563     1.827    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X51Y89         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.968 r  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=942, routed)         0.169     2.137    u_led_pwm_driver/i_srst
    SLICE_X53Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.834     2.377    u_led_pwm_driver/i_clk
    SLICE_X53Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[13]/C
                         clock pessimism             -0.283     2.093    
    SLICE_X53Y93         FDRE (Hold_fdre_C_R)        -0.018     2.075    u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.470%)  route 0.169ns (54.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.563     1.827    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X51Y89         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.968 r  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=942, routed)         0.169     2.137    u_led_pwm_driver/i_srst
    SLICE_X53Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.834     2.377    u_led_pwm_driver/i_clk
    SLICE_X53Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[14]/C
                         clock pessimism             -0.283     2.093    
    SLICE_X53Y93         FDRE (Hold_fdre_C_R)        -0.018     2.075    u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.470%)  route 0.169ns (54.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.563     1.827    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X51Y89         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.968 r  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=942, routed)         0.169     2.137    u_led_pwm_driver/i_srst
    SLICE_X53Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.834     2.377    u_led_pwm_driver/i_clk
    SLICE_X53Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[15]/C
                         clock pessimism             -0.283     2.093    
    SLICE_X53Y93         FDRE (Hold_fdre_C_R)        -0.018     2.075    u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.230ns (47.369%)  route 0.256ns (52.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.569     1.833    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X9Y103         FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.128     1.961 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char5_reg[5]/Q
                         net (fo=3, routed)           0.256     2.217    u_uart_tx_feed/i_dat_ascii_line[61]
    SLICE_X8Y99          LUT3 (Prop_lut3_I2_O)        0.102     2.319 r  u_uart_tx_feed/s_uart_line_aux[60]_i_1/O
                         net (fo=1, routed)           0.000     2.319    u_uart_tx_feed/s_uart_line_val[60]
    SLICE_X8Y99          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.847     2.390    u_uart_tx_feed/i_clk_40mhz
    SLICE_X8Y99          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[60]/C
                         clock pessimism             -0.278     2.111    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.131     2.242    u_uart_tx_feed/s_uart_line_aux_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.213ns (44.522%)  route 0.265ns (55.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.604     1.868    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X6Y98          FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     2.032 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[3]/Q
                         net (fo=2, routed)           0.265     2.298    u_uart_tx_feed/i_dat_ascii_line[67]
    SLICE_X6Y101         LUT3 (Prop_lut3_I2_O)        0.049     2.347 r  u_uart_tx_feed/s_uart_line_aux[67]_i_1/O
                         net (fo=1, routed)           0.000     2.347    u_uart_tx_feed/s_uart_line_val[67]
    SLICE_X6Y101         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.868     2.412    u_uart_tx_feed/i_clk_40mhz
    SLICE_X6Y101         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[67]/C
                         clock pessimism             -0.278     2.133    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.131     2.264    u_uart_tx_feed/s_uart_line_aux_reg[67]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_sf3_err_count_digit0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.526%)  route 0.231ns (52.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.576     1.840    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X12Y99         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     2.004 r  u_sf_testing_to_ascii/s_sf3_err_count_digit0_reg[0]/Q
                         net (fo=3, routed)           0.231     2.235    u_sf_testing_to_ascii/s_sf3_err_count_digit0[0]
    SLICE_X9Y100         LUT4 (Prop_lut4_I3_O)        0.045     2.280 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char0[0]_i_1/O
                         net (fo=1, routed)           0.000     2.280    u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char0[0]_i_1_n_0
    SLICE_X9Y100         FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.841     2.384    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X9Y100         FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char0_reg[0]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.091     2.196    u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.225ns (43.741%)  route 0.289ns (56.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.598     1.862    u_uart_tx_feed/i_clk_40mhz
    SLICE_X4Y100         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.128     1.990 r  u_uart_tx_feed/s_uart_line_aux_reg[160]/Q
                         net (fo=1, routed)           0.289     2.280    u_uart_tx_feed/s_uart_line_aux[160]
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.097     2.377 r  u_uart_tx_feed/s_uart_line_aux[168]_i_1/O
                         net (fo=1, routed)           0.000     2.377    u_uart_tx_feed/s_uart_line_val[168]
    SLICE_X2Y98          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.878     2.421    u_uart_tx_feed/i_clk_40mhz
    SLICE_X2Y98          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[168]/C
                         clock pessimism             -0.278     2.142    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.131     2.273    u_uart_tx_feed/s_uart_line_aux_reg[168]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.208ns (41.373%)  route 0.295ns (58.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.604     1.868    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X6Y98          FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     2.032 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[1]/Q
                         net (fo=2, routed)           0.295     2.327    u_uart_tx_feed/i_dat_ascii_line[65]
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.044     2.371 r  u_uart_tx_feed/s_uart_line_aux[65]_i_1/O
                         net (fo=1, routed)           0.000     2.371    u_uart_tx_feed/s_uart_line_val[65]
    SLICE_X6Y100         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.868     2.412    u_uart_tx_feed/i_clk_40mhz
    SLICE_X6Y100         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[65]/C
                         clock pessimism             -0.278     2.133    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.131     2.264    u_uart_tx_feed/s_uart_line_aux_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.208%)  route 0.280ns (54.792%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.560     1.824    u_led_pwm_driver/i_clk
    SLICE_X57Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.965 f  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[26]/Q
                         net (fo=3, routed)           0.077     2.043    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[26]
    SLICE_X56Y100        LUT5 (Prop_lut5_I3_O)        0.045     2.088 f  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b[2]_i_4/O
                         net (fo=3, routed)           0.203     2.290    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b[2]_i_4_n_0
    SLICE_X58Y98         LUT5 (Prop_lut5_I2_O)        0.045     2.335 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b[2]_i_1/O
                         net (fo=1, routed)           0.000     2.335    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b[2]_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.838     2.381    u_led_pwm_driver/i_clk
    SLICE_X58Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                         clock pessimism             -0.278     2.102    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.120     2.222    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_40mhz
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y40     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y40     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y32     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y32     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y34     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y34     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y36     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   s_clk_40mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X0Y19      u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X1Y44      u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y52     u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y52     u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y107     u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/FSM_sequential_s_cls_drv_pr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y112    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y112    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y112    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y112    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y112    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y112    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y112    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y80     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y82     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y82     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y80     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y80     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y80     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y78     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y82     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y82     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y82     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.398ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.518ns (21.754%)  route 1.863ns (78.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.541 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y96          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDPE (Prop_fdpe_C_Q)         0.518     6.861 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.863     8.724    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.522   141.541    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/C
                         clock pessimism              0.311   141.852    
                         clock uncertainty           -0.206   141.646    
    SLICE_X8Y90          FDRE (Setup_fdre_C_R)       -0.524   141.122    u_uart_tx_only/s_data_aux_reg[4]
  -------------------------------------------------------------------
                         required time                        141.122    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                132.398    

Slack (MET) :             132.398ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.518ns (21.754%)  route 1.863ns (78.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.541 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y96          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDPE (Prop_fdpe_C_Q)         0.518     6.861 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.863     8.724    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.522   141.541    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/C
                         clock pessimism              0.311   141.852    
                         clock uncertainty           -0.206   141.646    
    SLICE_X8Y90          FDRE (Setup_fdre_C_R)       -0.524   141.122    u_uart_tx_only/s_data_aux_reg[5]
  -------------------------------------------------------------------
                         required time                        141.122    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                132.398    

Slack (MET) :             132.398ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.518ns (21.754%)  route 1.863ns (78.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.541 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y96          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDPE (Prop_fdpe_C_Q)         0.518     6.861 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.863     8.724    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.522   141.541    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/C
                         clock pessimism              0.311   141.852    
                         clock uncertainty           -0.206   141.646    
    SLICE_X8Y90          FDRE (Setup_fdre_C_R)       -0.524   141.122    u_uart_tx_only/s_data_aux_reg[6]
  -------------------------------------------------------------------
                         required time                        141.122    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                132.398    

Slack (MET) :             132.398ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.518ns (21.754%)  route 1.863ns (78.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.541 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y96          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDPE (Prop_fdpe_C_Q)         0.518     6.861 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.863     8.724    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.522   141.541    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/C
                         clock pessimism              0.311   141.852    
                         clock uncertainty           -0.206   141.646    
    SLICE_X8Y90          FDRE (Setup_fdre_C_R)       -0.524   141.122    u_uart_tx_only/s_data_aux_reg[7]
  -------------------------------------------------------------------
                         required time                        141.122    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                132.398    

Slack (MET) :             132.407ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.610ns (26.445%)  route 1.697ns (73.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 141.579 - 135.632 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.722     6.341    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y89          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.978     7.775    u_uart_tx_only/s_ce_baud_1x
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.154     7.929 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.719     8.647    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y36         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.561   141.579    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y36         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311   141.890    
                         clock uncertainty           -0.206   141.685    
    RAMB18_X0Y36         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.630   141.055    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        141.055    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                132.407    

Slack (MET) :             132.493ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.518ns (21.754%)  route 1.863ns (78.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.541 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y96          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDPE (Prop_fdpe_C_Q)         0.518     6.861 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.863     8.724    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X9Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.522   141.541    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/C
                         clock pessimism              0.311   141.852    
                         clock uncertainty           -0.206   141.646    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.429   141.217    u_uart_tx_only/s_data_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.217    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                132.493    

Slack (MET) :             132.493ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.518ns (21.754%)  route 1.863ns (78.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.541 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y96          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDPE (Prop_fdpe_C_Q)         0.518     6.861 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.863     8.724    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X9Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.522   141.541    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y90          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[3]/C
                         clock pessimism              0.311   141.852    
                         clock uncertainty           -0.206   141.646    
    SLICE_X9Y90          FDRE (Setup_fdre_C_R)       -0.429   141.217    u_uart_tx_only/s_data_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.217    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                132.493    

Slack (MET) :             132.509ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.704ns (23.682%)  route 2.269ns (76.318%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 141.620 - 135.632 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.722     6.341    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y89          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 r  u_uart_tx_only/s_i_aux_reg[1]/Q
                         net (fo=6, routed)           1.226     8.023    u_uart_tx_only/s_i_aux_reg_n_0_[1]
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.147 r  u_uart_tx_only/eo_uart_tx_i_2/O
                         net (fo=1, routed)           1.043     9.189    u_uart_tx_only/eo_uart_tx_i_2_n_0
    SLICE_X6Y89          LUT5 (Prop_lut5_I1_O)        0.124     9.313 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     9.313    u_uart_tx_only/so_uart_tx
    SLICE_X6Y89          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.601   141.620    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y89          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism              0.331   141.951    
                         clock uncertainty           -0.206   141.745    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)        0.077   141.822    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                        141.822    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                132.509    

Slack (MET) :             132.544ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.518ns (23.174%)  route 1.717ns (76.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.541 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y96          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDPE (Prop_fdpe_C_Q)         0.518     6.861 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.717     8.578    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X8Y89          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.522   141.541    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y89          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/C
                         clock pessimism              0.311   141.852    
                         clock uncertainty           -0.206   141.646    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.524   141.122    u_uart_tx_only/s_data_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.122    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                132.544    

Slack (MET) :             132.544ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.518ns (23.174%)  route 1.717ns (76.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.541 - 135.632 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y96          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDPE (Prop_fdpe_C_Q)         0.518     6.861 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.717     8.578    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X8Y89          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.522   141.541    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y89          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/C
                         clock pessimism              0.311   141.852    
                         clock uncertainty           -0.206   141.646    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.524   141.122    u_uart_tx_only/s_data_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.122    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                132.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.640%)  route 0.260ns (61.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDPE (Prop_fdpe_C_Q)         0.164     2.025 r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/Q
                         net (fo=1, routed)           0.260     2.286    u_reset_sync_7_37mhz/p_0_in[9]
    SLICE_X6Y96          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y96          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                         clock pessimism             -0.278     2.138    
    SLICE_X6Y96          FDPE (Hold_fdpe_C_D)         0.064     2.202    u_reset_sync_7_37mhz/s_rst_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.865    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y89          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/Q
                         net (fo=4, routed)           0.075     2.081    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[3]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.045     2.126 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.126    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.872     2.415    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y89          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.536     1.878    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.092     1.970    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.865    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y89          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  u_uart_tx_only/s_i_aux_reg[2]/Q
                         net (fo=4, routed)           0.162     2.168    u_uart_tx_only/s_i_aux_reg_n_0_[2]
    SLICE_X6Y89          LUT5 (Prop_lut5_I2_O)        0.045     2.213 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.213    u_uart_tx_only/so_uart_tx
    SLICE_X6Y89          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.872     2.415    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y89          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.536     1.878    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.120     1.998    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.859%)  route 0.135ns (42.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.865    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y89          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/Q
                         net (fo=5, routed)           0.135     2.142    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[2]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.045     2.187 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.187    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]
    SLICE_X4Y89          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.872     2.415    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y89          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism             -0.549     1.865    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.092     1.957    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.844%)  route 0.141ns (43.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.865    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y89          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  u_uart_tx_only/s_i_aux_reg[1]/Q
                         net (fo=6, routed)           0.141     2.148    u_uart_tx_only/s_i_aux_reg_n_0_[1]
    SLICE_X7Y89          LUT4 (Prop_lut4_I2_O)        0.045     2.193 r  u_uart_tx_only/s_i_aux[2]_i_1/O
                         net (fo=1, routed)           0.000     2.193    u_uart_tx_only/s_i_aux[2]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.872     2.415    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y89          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism             -0.549     1.865    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.092     1.957    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.671%)  route 0.142ns (43.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.865    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y89          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  u_uart_tx_only/s_i_aux_reg[1]/Q
                         net (fo=6, routed)           0.142     2.149    u_uart_tx_only/s_i_aux_reg_n_0_[1]
    SLICE_X7Y89          LUT3 (Prop_lut3_I1_O)        0.045     2.194 r  u_uart_tx_only/s_i_aux[1]_i_1/O
                         net (fo=1, routed)           0.000     2.194    u_uart_tx_only/s_i_aux[1]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.872     2.415    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y89          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism             -0.549     1.865    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.091     1.956    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.865    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y88          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     2.006 f  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.168     2.175    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.045     2.220 r  u_uart_tx_only/s_i_aux[0]_i_1/O
                         net (fo=1, routed)           0.000     2.220    u_uart_tx_only/s_i_aux[0]_i_1_n_0
    SLICE_X7Y88          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.872     2.415    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y88          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism             -0.549     1.865    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.091     1.956    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.183%)  route 0.176ns (51.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.860    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y109         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDPE (Prop_fdpe_C_Q)         0.164     2.024 r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/Q
                         net (fo=1, routed)           0.176     2.201    u_reset_sync_7_37mhz/p_0_in[6]
    SLICE_X6Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.411    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
                         clock pessimism             -0.533     1.877    
    SLICE_X6Y105         FDPE (Hold_fdpe_C_D)         0.059     1.936    u_reset_sync_7_37mhz/s_rst_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.192ns (50.814%)  route 0.186ns (49.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.865    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y89          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/Q
                         net (fo=7, routed)           0.186     2.192    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[0]
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.051     2.243 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.243    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X4Y89          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.872     2.415    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y89          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism             -0.549     1.865    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.107     1.972    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y96          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDPE (Prop_fdpe_C_Q)         0.164     2.031 r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/Q
                         net (fo=1, routed)           0.170     2.202    u_reset_sync_7_37mhz/p_0_in[12]
    SLICE_X6Y96          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y96          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
                         clock pessimism             -0.549     1.867    
    SLICE_X6Y96          FDPE (Hold_fdpe_C_D)         0.063     1.930    u_reset_sync_7_37mhz/s_rst_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.816 }
Period(ns):         135.632
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.632     133.056    RAMB18_X0Y36     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.632     133.477    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.632     134.383    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X8Y112     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X6Y96      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X6Y96      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X6Y96      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X6Y96      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X8Y112     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X8Y112     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.632     77.728     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X9Y111     u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X9Y111     u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X8Y112     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y96      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y96      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y96      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y96      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X8Y112     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y96      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y96      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y96      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y96      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X8Y112     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X8Y112     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y109     u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X6Y96      u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X8Y89      u_uart_tx_only/s_data_aux_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  genclk50khz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       23.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.120ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk50khz'  {rise@0.000ns fall@10000.001ns period=20000.002ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk50khz rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.124ns (10.569%)  route 1.049ns (89.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 30.968 - 25.000 ) 
    Source Clock Delay      (SCD):    6.775ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk50khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.701     6.319    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     6.775 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.049     7.825    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X3Y116         LUT2 (Prop_lut2_I1_O)        0.124     7.949 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.949    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X3Y116         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.582    30.968    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X3Y116         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    31.200    
                         clock uncertainty           -0.160    31.040    
    SLICE_X3Y116         FDRE (Setup_fdre_C_D)        0.029    31.069    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         31.069    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 23.120    

Slack (MET) :             23.158ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk50khz'  {rise@0.000ns fall@10000.001ns period=20000.002ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@10025.001ns - genclk50khz fall@10000.001ns)
  Data Path Delay:        1.189ns  (logic 0.124ns (10.431%)  route 1.065ns (89.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 10030.972 - 10025.001 ) 
    Source Clock Delay      (SCD):    6.776ns = ( 10006.776 - 10000.001 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk50khz fall edge)
                                                  10000.001 10000.001 f  
    E3                                                0.000 10000.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 10001.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 10002.716    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 10002.804 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 10004.523    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 10004.619 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.701 10006.320    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456 10006.776 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.065 10007.841    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.124 10007.965 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000 10007.965    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X2Y112         FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                  10025.001 10025.001 r  
    E3                                                0.000 10025.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10025.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10026.412 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10027.574    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10027.657 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10029.296    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10029.387 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.585 10030.972    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X2Y112         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232 10031.204    
                         clock uncertainty           -0.160 10031.044    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.079 10031.123    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                      10031.123    
                         arrival time                       -10007.965    
  -------------------------------------------------------------------
                         slack                                 23.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk50khz'  {rise@0.000ns fall@10000.001ns period=20000.002ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@10000.001ns - genclk50khz fall@10000.001ns)
  Data Path Delay:        0.510ns  (logic 0.045ns (8.820%)  route 0.465ns (91.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 10002.407 - 10000.001 ) 
    Source Clock Delay      (SCD):    1.998ns = ( 10001.999 - 10000.001 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk50khz fall edge)
                                                  10000.001 10000.001 f  
    E3                                                0.000 10000.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250 10000.251 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440 10000.691    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050 10000.741 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499 10001.240    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 10001.267 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.593 10001.859    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141 10002.000 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.465 10002.465    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X3Y116         LUT2 (Prop_lut2_I1_O)        0.045 10002.510 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000 10002.510    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X3Y116         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                  10000.001 10000.001 r  
    E3                                                0.000 10000.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438 10000.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480 10000.919    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053 10000.972 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544 10001.516    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029 10001.545 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.864 10002.408    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X3Y116         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278 10002.130    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.091 10002.221    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                      -10002.220    
                         arrival time                       10002.509    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk50khz'  {rise@0.000ns fall@10000.001ns period=20000.002ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@10000.001ns - genclk50khz fall@10000.001ns)
  Data Path Delay:        0.548ns  (logic 0.045ns (8.205%)  route 0.504ns (91.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 10002.411 - 10000.001 ) 
    Source Clock Delay      (SCD):    1.998ns = ( 10001.999 - 10000.001 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk50khz fall edge)
                                                  10000.001 10000.001 f  
    E3                                                0.000 10000.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250 10000.251 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440 10000.691    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050 10000.741 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499 10001.240    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 10001.267 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.593 10001.859    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141 10002.000 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.504 10002.504    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.045 10002.549 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000 10002.549    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X2Y112         FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                  10000.001 10000.001 r  
    E3                                                0.000 10000.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438 10000.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480 10000.919    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053 10000.972 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544 10001.516    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029 10001.545 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.867 10002.411    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X2Y112         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278 10002.133    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.121 10002.254    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                      -10002.253    
                         arrival time                       10002.547    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       22.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.540ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/eio_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.124ns (7.096%)  route 1.623ns (92.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 30.980 - 25.000 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.708     6.327    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.623     8.468    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_1x
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.124     8.592 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/eio_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.592    u_pmod_sf3_custom_driver/sio_sck_fsm_o
    SLICE_X2Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.593    30.980    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                         clock pessimism              0.232    31.212    
                         clock uncertainty           -0.160    31.051    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.081    31.132    u_pmod_sf3_custom_driver/eio_sck_o_reg
  -------------------------------------------------------------------
                         required time                         31.132    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                 22.540    

Slack (MET) :             23.170ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.124ns (11.117%)  route 0.991ns (88.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 30.978 - 25.000 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.708     6.327    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.991     7.836    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.124     7.960 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.960    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.591    30.978    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y77          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    31.210    
                         clock uncertainty           -0.160    31.049    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)        0.081    31.130    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         31.130    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                 23.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.045ns (8.565%)  route 0.480ns (91.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.594     1.858    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     2.022 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.480     2.503    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.045     2.548 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.548    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.864     2.407    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y77          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.128    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121     2.249    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/eio_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.045ns (6.021%)  route 0.702ns (93.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.594     1.858    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     2.022 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.702     2.725    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_1x
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.045     2.770 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/eio_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.770    u_pmod_sf3_custom_driver/sio_sck_fsm_o
    SLICE_X2Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.865     2.408    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                         clock pessimism             -0.278     2.129    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.121     2.250    u_pmod_sf3_custom_driver/eio_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.519    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_40mhz_virt_in
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack        9.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.922ns  (required time - arrival time)
  Source:                 eio_pmod_sf3_cipo_dq1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.536ns (36.205%)  route 0.944ns (63.795%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.830ns = ( 26.830 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    V10                                               0.000    15.000 r  eio_pmod_sf3_cipo_dq1 (INOUT)
                         net (fo=0)                   0.000    15.000    eio_pmod_sf3_cipo_dq1
    V10                  IBUF (Prop_ibuf_I_O)         0.480    15.480 r  eio_pmod_sf3_cipo_dq1_IBUF_inst/O
                         net (fo=1, routed)           0.944    16.424    u_pmod_sf3_custom_driver/eio_cipo_dq1_i
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.056    16.480 r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_i_1/O
                         net (fo=1, routed)           0.000    16.480    u_pmod_sf3_custom_driver/sio_dq1_meta_i_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.566    26.830    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X8Y79          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/C
                         clock pessimism              0.000    26.830    
                         clock uncertainty           -0.463    26.368    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.034    26.402    u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg
  -------------------------------------------------------------------
                         required time                         26.402    
                         arrival time                         -16.480    
  -------------------------------------------------------------------
                         slack                                  9.922    

Slack (MET) :             9.940ns  (required time - arrival time)
  Source:                 ei_bt2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.472ns (30.965%)  route 1.053ns (69.035%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 26.946 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    B9                                                0.000    15.000 r  ei_bt2 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    15.472 r  ei_bt2_IBUF_inst/O
                         net (fo=1, routed)           1.053    16.525    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y152         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.681    26.946    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y152         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    26.946    
                         clock uncertainty           -0.463    26.483    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)       -0.019    26.464    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         26.464    
                         arrival time                         -16.525    
  -------------------------------------------------------------------
                         slack                                  9.940    

Slack (MET) :             10.095ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.465ns (35.986%)  route 0.827ns (64.014%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C11                                               0.000    15.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    15.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.827    16.292    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.292    
  -------------------------------------------------------------------
                         slack                                 10.095    

Slack (MET) :             10.095ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.487ns (37.684%)  route 0.805ns (62.316%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    A10                                               0.000    15.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    15.487 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.805    16.291    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.291    
  -------------------------------------------------------------------
                         slack                                 10.095    

Slack (MET) :             10.108ns  (required time - arrival time)
  Source:                 ei_bt0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.443ns (32.599%)  route 0.916ns (67.401%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 26.944 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    D9                                                0.000    15.000 r  ei_bt0 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    15.443 r  ei_bt0_IBUF_inst/O
                         net (fo=1, routed)           0.916    16.359    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y157         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.679    26.944    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y157         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    26.944    
                         clock uncertainty           -0.463    26.481    
    SLICE_X0Y157         FDRE (Setup_fdre_C_D)       -0.014    26.467    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         26.467    
                         arrival time                         -16.359    
  -------------------------------------------------------------------
                         slack                                 10.108    

Slack (MET) :             10.112ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.468ns (36.835%)  route 0.802ns (63.165%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C10                                               0.000    15.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    15.468 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.802    16.269    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.019    26.382    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         26.382    
                         arrival time                         -16.269    
  -------------------------------------------------------------------
                         slack                                 10.112    

Slack (MET) :             10.141ns  (required time - arrival time)
  Source:                 ei_bt1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.474ns (35.675%)  route 0.855ns (64.325%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 26.946 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C9                                                0.000    15.000 r  ei_bt1 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    15.474 r  ei_bt1_IBUF_inst/O
                         net (fo=1, routed)           0.855    16.329    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y152         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.681    26.946    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y152         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    26.946    
                         clock uncertainty           -0.463    26.483    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)       -0.014    26.469    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         26.469    
                         arrival time                         -16.329    
  -------------------------------------------------------------------
                         slack                                 10.141    

Slack (MET) :             10.147ns  (required time - arrival time)
  Source:                 ei_bt3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.490ns (37.089%)  route 0.832ns (62.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 26.946 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    B8                                                0.000    15.000 r  ei_bt3 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    15.490 r  ei_bt3_IBUF_inst/O
                         net (fo=1, routed)           0.832    16.322    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y152         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.681    26.946    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y152         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    26.946    
                         clock uncertainty           -0.463    26.483    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)       -0.014    26.469    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         26.469    
                         arrival time                         -16.322    
  -------------------------------------------------------------------
                         slack                                 10.147    

Slack (MET) :             10.197ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.497ns (38.977%)  route 0.778ns (61.023%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 26.946 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    A8                                                0.000    15.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    15.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.778    16.276    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y152         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.681    26.946    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y152         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    26.946    
                         clock uncertainty           -0.463    26.483    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)       -0.011    26.472    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         26.472    
                         arrival time                         -16.276    
  -------------------------------------------------------------------
                         slack                                 10.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.662ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 1.470ns (51.849%)  route 1.365ns (48.151%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    A8                                                0.000    10.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470    11.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.365    12.836    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y152         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.894     6.513    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y152         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.513    
                         clock uncertainty            0.463     6.975    
    SLICE_X0Y152         FDRE (Hold_fdre_C_D)         0.199     7.174    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.174    
                         arrival time                          12.836    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.771ns  (arrival time - required time)
  Source:                 ei_bt1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 1.447ns (49.263%)  route 1.491ns (50.737%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C9                                                0.000    10.000 r  ei_bt1 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt1
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  ei_bt1_IBUF_inst/O
                         net (fo=1, routed)           1.491    12.938    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y152         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.894     6.513    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y152         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.513    
                         clock uncertainty            0.463     6.975    
    SLICE_X0Y152         FDRE (Hold_fdre_C_D)         0.192     7.167    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.167    
                         arrival time                          12.938    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.771ns  (arrival time - required time)
  Source:                 ei_bt3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 1.464ns (49.741%)  route 1.479ns (50.259%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    B8                                                0.000    10.000 r  ei_bt3 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt3
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  ei_bt3_IBUF_inst/O
                         net (fo=1, routed)           1.479    12.943    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y152         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.894     6.513    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y152         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.513    
                         clock uncertainty            0.463     6.975    
    SLICE_X0Y152         FDRE (Hold_fdre_C_D)         0.196     7.171    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.171    
                         arrival time                          12.943    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.913ns  (arrival time - required time)
  Source:                 ei_bt0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 1.417ns (46.031%)  route 1.661ns (53.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    D9                                                0.000    10.000 r  ei_bt0 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt0
    D9                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  ei_bt0_IBUF_inst/O
                         net (fo=1, routed)           1.661    13.078    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y157         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.892     6.511    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y157         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.511    
                         clock uncertainty            0.463     6.973    
    SLICE_X0Y157         FDRE (Hold_fdre_C_D)         0.192     7.165    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.165    
                         arrival time                          13.078    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.919ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 1.438ns (49.574%)  route 1.463ns (50.426%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C11                                               0.000    10.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438    11.438 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.463    12.902    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.192     6.983    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.983    
                         arrival time                          12.902    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.925ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 1.460ns (50.140%)  route 1.452ns (49.860%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    A10                                               0.000    10.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460    11.460 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.452    12.912    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.196     6.987    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.987    
                         arrival time                          12.912    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.935ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 1.441ns (49.590%)  route 1.465ns (50.410%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C10                                               0.000    10.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441    11.441 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.465    12.906    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.180     6.971    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.971    
                         arrival time                          12.906    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             6.059ns  (arrival time - required time)
  Source:                 ei_bt2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 1.446ns (44.974%)  route 1.769ns (55.026%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    B9                                                0.000    10.000 r  ei_bt2 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt2
    B9                   IBUF (Prop_ibuf_I_O)         1.446    11.446 r  ei_bt2_IBUF_inst/O
                         net (fo=1, routed)           1.769    13.214    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y152         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.894     6.513    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y152         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.513    
                         clock uncertainty            0.463     6.975    
    SLICE_X0Y152         FDRE (Hold_fdre_C_D)         0.180     7.155    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.155    
                         arrival time                          13.214    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.126ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_cipo_dq1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 1.553ns (48.991%)  route 1.617ns (51.009%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    V10                                               0.000    10.000 r  eio_pmod_sf3_cipo_dq1 (INOUT)
                         net (fo=0)                   0.000    10.000    eio_pmod_sf3_cipo_dq1
    V10                  IBUF (Prop_ibuf_I_O)         1.453    11.453 r  eio_pmod_sf3_cipo_dq1_IBUF_inst/O
                         net (fo=1, routed)           1.617    13.070    u_pmod_sf3_custom_driver/eio_cipo_dq1_i
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.100    13.170 r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_i_1/O
                         net (fo=1, routed)           0.000    13.170    u_pmod_sf3_custom_driver/sio_dq1_meta_i_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.633     6.252    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X8Y79          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/C
                         clock pessimism              0.000     6.252    
                         clock uncertainty            0.463     6.714    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.330     7.044    u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.044    
                         arrival time                          13.170    
  -------------------------------------------------------------------
                         slack                                  6.126    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_40mhz
  To Clock:  wiz_40mhz_virt_in

Setup :            0  Failing Endpoints,  Worst Slack        6.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 4.029ns (47.633%)  route 4.429ns (52.367%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.632     6.251    u_led_pwm_driver/i_clk
    SLICE_X14Y78         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.518     6.769 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           4.429    11.198    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    14.708 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000    14.708    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -14.708    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 3.986ns (50.375%)  route 3.926ns (49.625%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.636     6.255    u_led_pwm_driver/i_clk
    SLICE_X32Y85         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.456     6.711 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.926    10.637    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    14.167 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    14.167    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 3.971ns (53.778%)  route 3.413ns (46.222%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.622     6.241    u_led_pwm_driver/i_clk
    SLICE_X61Y83         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     6.697 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           3.413    10.110    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.515    13.625 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.625    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 3.977ns (55.331%)  route 3.211ns (44.669%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.624     6.243    u_led_pwm_driver/i_clk
    SLICE_X55Y92         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.456     6.699 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           3.211     9.910    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         3.521    13.431 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.431    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.431    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 4.033ns (57.254%)  route 3.011ns (42.746%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.631     6.250    u_led_pwm_driver/i_clk
    SLICE_X58Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.518     6.768 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           3.011     9.779    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.295 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.295    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.295    
  -------------------------------------------------------------------
                         slack                                  7.743    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 4.062ns (57.953%)  route 2.947ns (42.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.224ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.606     6.224    u_led_pwm_driver/i_clk
    SLICE_X56Y112        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.518     6.742 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           2.947     9.689    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    13.234 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.234    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                  7.804    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 3.991ns (57.189%)  route 2.987ns (42.811%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.615     6.233    u_led_pwm_driver/i_clk
    SLICE_X61Y102        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456     6.689 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           2.987     9.677    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.211 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.211    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             8.128ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 4.026ns (61.252%)  route 2.547ns (38.748%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.717     6.336    u_led_pwm_driver/i_clk
    SLICE_X74Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_fdre_C_Q)         0.518     6.854 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           2.547     9.401    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.508    12.909 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.909    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.909    
  -------------------------------------------------------------------
                         slack                                  8.128    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_sf3_sck
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 4.087ns (63.460%)  route 2.353ns (36.540%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.711     6.330    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     6.848 r  u_pmod_sf3_custom_driver/eio_sck_o_reg/Q
                         net (fo=1, routed)           2.353     9.201    eo_pmod_sf3_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.770 r  eo_pmod_sf3_sck_OBUF_inst/O
                         net (fo=0)                   0.000    12.770    eo_pmod_sf3_sck
    V11                                                               r  eo_pmod_sf3_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.312ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 4.036ns (63.210%)  route 2.349ns (36.790%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.722     6.341    u_led_pwm_driver/i_clk
    SLICE_X80Y90         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDRE (Prop_fdre_C_Q)         0.518     6.859 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           2.349     9.207    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.518    12.725 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.725    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.725    
  -------------------------------------------------------------------
                         slack                                  8.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.062ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 1.371ns (73.383%)  route 0.497ns (26.617%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.592     1.856    u_led_pwm_driver/i_clk
    SLICE_X81Y115        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141     1.997 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           0.497     2.495    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     3.725 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.725    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.072ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 1.418ns (74.869%)  route 0.476ns (25.131%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.576     1.840    u_led_pwm_driver/i_clk
    SLICE_X9Y52          FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           0.476     2.457    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.735 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.735    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.142ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 1.404ns (72.173%)  route 0.541ns (27.827%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.595     1.859    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X2Y112         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     2.023 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.541     2.565    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.804 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.804    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.156ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_csn
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 1.399ns (71.415%)  route 0.560ns (28.585%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.595     1.859    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X2Y112         FDRE                                         r  u_pmod_cls_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     2.023 r  u_pmod_cls_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.560     2.584    eo_pmod_cls_csn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.819 r  eo_pmod_cls_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.819    eo_pmod_cls_csn
    E15                                                               r  eo_pmod_cls_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.195ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 1.359ns (68.244%)  route 0.632ns (31.756%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.603     1.867    u_led_pwm_driver/i_clk
    SLICE_X81Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           0.632     2.640    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         1.218     3.858 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.858    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.203ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 1.411ns (70.344%)  route 0.595ns (29.656%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.595     1.859    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X2Y112         FDRE                                         r  u_pmod_cls_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     2.023 r  u_pmod_cls_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           0.595     2.618    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.865 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000     3.865    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.215ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 1.416ns (71.837%)  route 0.555ns (28.163%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.642     1.907    u_led_pwm_driver/i_clk
    SLICE_X9Y47          FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     2.048 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           0.555     2.603    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.878 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.878    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.223ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 1.378ns (67.842%)  route 0.653ns (32.158%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.591     1.855    u_led_pwm_driver/i_clk
    SLICE_X75Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           0.653     2.649    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         1.237     3.886 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.886    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.224ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 1.407ns (69.196%)  route 0.626ns (30.804%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.589     1.853    u_led_pwm_driver/i_clk
    SLICE_X76Y110        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110        FDRE (Prop_fdre_C_Q)         0.164     2.017 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           0.626     2.644    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.887 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.887    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.887    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.228ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 1.357ns (66.896%)  route 0.672ns (33.104%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.597     1.861    u_led_pwm_driver/i_clk
    SLICE_X75Y95         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           0.672     2.674    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.216     3.890 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.890    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.890    
  -------------------------------------------------------------------
                         slack                                  3.228    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_in

Setup :            0  Failing Endpoints,  Worst Slack      106.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.730ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_in  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             wiz_7_373mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            135.632ns  (wiz_7_373mhz_virt_in rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 4.041ns (53.493%)  route 3.513ns (46.507%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.500ns
  Clock Path Skew:        -6.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.632 - 135.632 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.722     6.341    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y89          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518     6.859 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.513    10.372    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.894 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.894    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_in rise edge)
                                                    135.632   135.632 r  
                         ideal clock network latency
                                                      0.000   135.632    
                         clock pessimism              0.000   135.632    
                         clock uncertainty           -0.508   135.124    
                         output delay               -14.500   120.624    
  -------------------------------------------------------------------
                         required time                        120.624    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                106.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_in  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             wiz_7_373mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_in rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 1.387ns (57.066%)  route 1.044ns (42.934%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.400ns
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.865    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y89          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     2.029 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           1.044     3.073    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.297 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.297    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.508     0.508    
                         output delay                 2.400     2.908    
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  1.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_40mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       14.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.689ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 0.456ns (5.920%)  route 7.247ns (94.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 30.936 - 25.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.630     6.249    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X51Y89         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=942, routed)         7.247    13.952    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y40         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.550    30.936    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.232    31.168    
                         clock uncertainty           -0.160    31.008    
    RAMB18_X0Y40         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    28.640    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.640    
                         arrival time                         -13.952    
  -------------------------------------------------------------------
                         slack                                 14.689    

Slack (MET) :             16.589ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 0.456ns (7.738%)  route 5.437ns (92.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 30.948 - 25.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.630     6.249    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X51Y89         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=942, routed)         5.437    12.142    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y34         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.562    30.948    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    31.259    
                         clock uncertainty           -0.160    31.099    
    RAMB18_X0Y34         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.731    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.731    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                 16.589    

Slack (MET) :             18.399ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.456ns (11.181%)  route 3.622ns (88.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 30.943 - 25.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.630     6.249    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X51Y89         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDPE (Prop_fdpe_C_Q)         0.456     6.705 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=942, routed)         3.622    10.327    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        1.557    30.943    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    31.254    
                         clock uncertainty           -0.160    31.094    
    RAMB18_X0Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.726    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.726    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                 18.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.282ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.141ns (7.934%)  route 1.636ns (92.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.563     1.827    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X51Y89         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.968 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=942, routed)         1.636     3.605    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.881     2.424    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.912    
    RAMB18_X0Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.323    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           3.605    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             3.174ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.141ns (5.273%)  route 2.533ns (94.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.563     1.827    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X51Y89         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.968 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=942, routed)         2.533     4.501    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y34         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.886     2.429    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.917    
    RAMB18_X0Y34         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.328    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           4.501    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.721ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.141ns (4.085%)  route 3.311ns (95.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.563     1.827    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X51Y89         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.968 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=942, routed)         3.311     5.279    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y40         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1693, routed)        0.883     2.426    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.278     2.148    
    RAMB18_X0Y40         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.559    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           5.279    
  -------------------------------------------------------------------
                         slack                                  3.721    





