Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Mon Dec 16 09:48:14 2019
| Host             : sol-Lenovo-V1000 running 64-bit Ubuntu 18.04.3 LTS
| Command          : report_power -file MotherBoard_power_routed.rpt -pb MotherBoard_power_summary_routed.pb -rpx MotherBoard_power_routed.rpx
| Design           : MotherBoard
| Device           : xc7k325tffg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.689        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.504        |
| Device Static (W)        | 0.185        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.044 |        6 |       --- |             --- |
| Slice Logic              |     0.039 |     9574 |       --- |             --- |
|   LUT as Logic           |     0.036 |     4369 |    203800 |            2.14 |
|   F7/F8 Muxes            |     0.002 |     1360 |    203800 |            0.67 |
|   Register               |    <0.001 |     2633 |    407600 |            0.65 |
|   CARRY4                 |    <0.001 |       70 |     50950 |            0.14 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |        8 |     64000 |            0.01 |
|   Others                 |     0.000 |      850 |       --- |             --- |
| Signals                  |     0.107 |     9828 |       --- |             --- |
| Block RAM                |     0.188 |    317.5 |       445 |           71.35 |
| MMCM                     |     0.107 |        1 |        10 |           10.00 |
| I/O                      |     0.019 |       58 |       400 |           14.50 |
| Static Power             |     0.185 |          |           |                 |
| Total                    |     0.689 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.443 |       0.364 |      0.079 |
| Vccaux    |       1.800 |     0.090 |       0.061 |      0.028 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.028 |       0.016 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+-----------------------------+-----------------+
| Clock               | Domain                      | Constraint (ns) |
+---------------------+-----------------------------+-----------------+
| clkGen/inst/clk_in1 | clk_BUFG                    |             5.0 |
| clk_out1_ClkGen     | clkGen/inst/clk_out1_ClkGen |            10.0 |
| clk_out2_ClkGen     | clkGen/inst/clk_out2_ClkGen |            40.0 |
| clkfbout_ClkGen     | clkGen/inst/clkfbout_ClkGen |             5.0 |
+---------------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| MotherBoard                                  |     0.504 |
|   clkGen                                     |     0.110 |
|     inst                                     |     0.110 |
|   clkdiv                                     |     0.001 |
|   cpu                                        |     0.108 |
|     exeStage                                 |     0.005 |
|       alu                                    |    <0.001 |
|       muxA                                   |     0.002 |
|       muxB                                   |     0.002 |
|     idStage                                  |    <0.001 |
|       controller                             |    <0.001 |
|     ifStage                                  |    <0.001 |
|     registers                                |     0.018 |
|     regsDE                                   |     0.028 |
|     regsEM                                   |     0.033 |
|     regsFD                                   |     0.009 |
|     regsMW                                   |     0.012 |
|     regsPC                                   |     0.002 |
|   debounce0                                  |    <0.001 |
|   display1                                   |     0.002 |
|   gpu0                                       |     0.004 |
|     data00                                   |    <0.001 |
|     data01                                   |    <0.001 |
|     data02                                   |    <0.001 |
|     data03                                   |    <0.001 |
|     data04                                   |    <0.001 |
|     data05                                   |    <0.001 |
|     data06                                   |    <0.001 |
|     data07                                   |    <0.001 |
|     data11                                   |    <0.001 |
|     data13                                   |    <0.001 |
|     data15                                   |    <0.001 |
|     data17                                   |    <0.001 |
|     out2                                     |    <0.001 |
|       m9                                     |    <0.001 |
|         sr                                   |    <0.001 |
|   imrom                                      |     0.009 |
|     U0                                       |     0.009 |
|       inst_blk_mem_gen                       |     0.009 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.009 |
|           valid.cstr                         |     0.009 |
|             ramloop[0].ram.r                 |     0.005 |
|               prim_init.ram                  |     0.005 |
|             ramloop[1].ram.r                 |     0.005 |
|               prim_init.ram                  |     0.005 |
|   keyboard                                   |    <0.001 |
|     fifo_reg_0_7_0_5                         |    <0.001 |
|     fifo_reg_0_7_6_7                         |    <0.001 |
|   out1                                       |    <0.001 |
|   pickIR                                     |    <0.001 |
|     muxB                                     |    <0.001 |
|   pickPC                                     |    <0.001 |
|     muxB                                     |    <0.001 |
|   ram                                        |     0.021 |
|     U0                                       |     0.021 |
|       inst_blk_mem_gen                       |     0.021 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.021 |
|           valid.cstr                         |     0.021 |
|             bindec_a.bindec_inst_a           |     0.000 |
|             bindec_b.bindec_inst_b           |     0.000 |
|             has_mux_a.A                      |    <0.001 |
|             ramloop[0].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[1].ram.r                 |     0.004 |
|               prim_init.ram                  |     0.004 |
|             ramloop[2].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[3].ram.r                 |     0.003 |
|               prim_init.ram                  |     0.003 |
|             ramloop[4].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[5].ram.r                 |     0.003 |
|               prim_init.ram                  |     0.003 |
|             ramloop[6].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[7].ram.r                 |     0.003 |
|               prim_init.ram                  |     0.003 |
|   rom                                        |     0.019 |
|     U0                                       |     0.019 |
|       inst_blk_mem_gen                       |     0.019 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.019 |
|           valid.cstr                         |     0.019 |
|             ramloop[0].ram.r                 |     0.010 |
|               prim_init.ram                  |     0.010 |
|             ramloop[1].ram.r                 |     0.009 |
|               prim_init.ram                  |     0.009 |
|   spr                                        |     0.002 |
|     rx                                       |    <0.001 |
|       bps                                    |    <0.001 |
|       control                                |    <0.001 |
|       detect                                 |    <0.001 |
|   spt                                        |     0.002 |
|     tx                                       |    <0.001 |
|       tx_bps                                 |    <0.001 |
|       tx_control                             |    <0.001 |
|   swt0                                       |    <0.001 |
|   swt1                                       |    <0.001 |
|   swt2                                       |    <0.001 |
|   swt3                                       |    <0.001 |
|   tram                                       |     0.018 |
|     U0                                       |     0.018 |
|       inst_blk_mem_gen                       |     0.018 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.018 |
|           valid.cstr                         |     0.018 |
|             ramloop[0].ram.r                 |     0.009 |
|               prim_init.ram                  |     0.009 |
|             ramloop[1].ram.r                 |     0.009 |
|               prim_init.ram                  |     0.009 |
|   vram                                       |     0.132 |
|     U0                                       |     0.132 |
|       inst_blk_mem_gen                       |     0.132 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.132 |
|           valid.cstr                         |     0.132 |
|             has_mux_a.A                      |     0.016 |
|             has_mux_b.B                      |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[100].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[101].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[102].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[103].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[104].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[105].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[106].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[107].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[108].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[109].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[110].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[111].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[112].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[113].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[114].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[115].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[116].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[117].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[118].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[119].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[11].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[120].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[121].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[122].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[123].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[124].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[125].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[126].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[127].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[128].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[129].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[12].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[130].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[131].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[132].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[133].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[134].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[135].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[136].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[137].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[138].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[139].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[13].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[140].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[141].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[142].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[143].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[144].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[145].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[146].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[147].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[148].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[149].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[14].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[150].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[151].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[152].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[153].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[154].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[155].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[156].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[157].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[158].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[159].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[15].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[160].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[161].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[162].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[163].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[164].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[165].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[166].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[167].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[168].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[169].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[16].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[170].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[171].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[172].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[173].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[174].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[175].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[176].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[177].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[178].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[179].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[17].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[180].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[181].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[182].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[183].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[184].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[185].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[186].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[187].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[188].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[189].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[18].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[190].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[191].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[192].ram.r               |     0.003 |
|               prim_init.ram                  |     0.003 |
|             ramloop[193].ram.r               |     0.004 |
|               prim_init.ram                  |     0.004 |
|             ramloop[194].ram.r               |     0.004 |
|               prim_init.ram                  |     0.004 |
|             ramloop[195].ram.r               |     0.005 |
|               prim_init.ram                  |     0.005 |
|             ramloop[196].ram.r               |     0.003 |
|               prim_init.ram                  |     0.003 |
|             ramloop[197].ram.r               |     0.004 |
|               prim_init.ram                  |     0.004 |
|             ramloop[198].ram.r               |     0.004 |
|               prim_init.ram                  |     0.004 |
|             ramloop[199].ram.r               |     0.005 |
|               prim_init.ram                  |     0.005 |
|             ramloop[19].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[200].ram.r               |     0.003 |
|               prim_init.ram                  |     0.003 |
|             ramloop[201].ram.r               |     0.004 |
|               prim_init.ram                  |     0.004 |
|             ramloop[202].ram.r               |     0.004 |
|               prim_init.ram                  |     0.004 |
|             ramloop[203].ram.r               |     0.005 |
|               prim_init.ram                  |     0.005 |
|             ramloop[204].ram.r               |     0.003 |
|               prim_init.ram                  |     0.003 |
|             ramloop[205].ram.r               |     0.004 |
|               prim_init.ram                  |     0.004 |
|             ramloop[206].ram.r               |     0.004 |
|               prim_init.ram                  |     0.004 |
|             ramloop[207].ram.r               |     0.005 |
|               prim_init.ram                  |     0.005 |
|             ramloop[208].ram.r               |     0.003 |
|               prim_init.ram                  |     0.003 |
|             ramloop[209].ram.r               |     0.004 |
|               prim_init.ram                  |     0.004 |
|             ramloop[20].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[210].ram.r               |     0.004 |
|               prim_init.ram                  |     0.004 |
|             ramloop[211].ram.r               |     0.005 |
|               prim_init.ram                  |     0.005 |
|             ramloop[21].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[22].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[23].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[24].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[25].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[26].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[27].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[28].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[29].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[2].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[30].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[31].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[32].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[33].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[34].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[35].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[36].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[37].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[38].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[39].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[40].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[41].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[42].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[43].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[44].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[45].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[46].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[47].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[48].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[49].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[4].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[50].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[51].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[52].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[53].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[54].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[55].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[56].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[57].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[58].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[59].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[5].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[60].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[61].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[62].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[63].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[64].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[65].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[66].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[67].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[68].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[69].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[70].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[71].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[72].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[73].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[74].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[75].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[76].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[77].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[78].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[79].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[80].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[81].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[82].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[83].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[84].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[85].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[86].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[87].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[88].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[89].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[90].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[91].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[92].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[93].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[94].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[95].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[96].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[97].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[98].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[99].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   zbmem                                      |     0.041 |
|     U0                                       |     0.041 |
|       inst_blk_mem_gen                       |     0.041 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.041 |
|           valid.cstr                         |     0.041 |
|             has_mux_a.A                      |     0.007 |
|             ramloop[0].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[11].ram.r                |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[12].ram.r                |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[13].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[14].ram.r                |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[15].ram.r                |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[16].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[17].ram.r                |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[18].ram.r                |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[19].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[20].ram.r                |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[21].ram.r                |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[22].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[23].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[24].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[25].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[26].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[27].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[28].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[29].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[2].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[30].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[31].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[32].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[33].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[34].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[35].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[36].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[37].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[38].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[39].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[40].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[41].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[42].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[43].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[44].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[45].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[46].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[47].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[48].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[49].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[4].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[50].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[51].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[52].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[53].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[54].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[55].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[56].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[57].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[58].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[59].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[5].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[7].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[8].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
+----------------------------------------------+-----------+


