Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 16 12:25:58 2023
| Host         : DESKTOP-6PS40RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tb_speed_iter_fft_timing_summary_routed.rpt -pb tb_speed_iter_fft_timing_summary_routed.pb -rpx tb_speed_iter_fft_timing_summary_routed.rpx -warn_on_violation
| Design       : tb_speed_iter_fft
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.209        0.000                      0                 1210        0.045        0.000                      0                 1210        1.616        0.000                       0                   404  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.750}        5.500           181.818         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.209        0.000                      0                 1210        0.045        0.000                      0                 1210        1.616        0.000                       0                   404  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.898ns (39.047%)  route 2.963ns (60.953%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 10.553 - 5.500 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.833     5.595    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434     6.029 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/P[20]
                         net (fo=2, routed)           1.312     7.341    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_reg_3[5]
    SLICE_X15Y33         LUT5 (Prop_lut5_I0_O)        0.124     7.465 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re[6]_i_9/O
                         net (fo=1, routed)           0.000     7.465    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re[6]_i_9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.015 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.015    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[6]_i_2_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.129    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[10]_i_2_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.243 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.243    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[14]_i_3_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.478 f  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[14]_i_2/O[0]
                         net (fo=16, routed)          1.019     9.497    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/p_1_in3_in
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.327     9.824 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re[9]_i_1/O
                         net (fo=2, routed)           0.631    10.456    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/add_1_out[9]
    SLICE_X12Y33         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.570    10.553    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y33         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[9]/C
                         clock pessimism              0.394    10.947    
                         clock uncertainty           -0.035    10.912    
    SLICE_X12Y33         FDRE (Setup_fdre_C_D)       -0.247    10.665    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[9]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 4.009ns (80.060%)  route 0.998ns (19.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 10.554 - 5.500 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.830     5.592    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     9.601 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/P[28]
                         net (fo=1, routed)           0.998    10.599    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2_i_2_psdsp_n
    SLICE_X9Y34          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.571    10.554    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2_i_2_psdsp/C
                         clock pessimism              0.394    10.948    
                         clock uncertainty           -0.035    10.913    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)       -0.067    10.846    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.926ns (39.473%)  route 2.953ns (60.527%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 10.556 - 5.500 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.745     5.507    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     6.025 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1_psdsp/Q
                         net (fo=2, routed)           1.106     7.132    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_reg_1[6]
    SLICE_X10Y34         LUT5 (Prop_lut5_I0_O)        0.124     7.256 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1/O
                         net (fo=2, routed)           0.463     7.719    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.843 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.843    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_5_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.244 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.244    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.358    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.671 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2/O[3]
                         net (fo=14, routed)          0.696     9.366    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2_n_4
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.332     9.698 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[3]_i_1/O
                         net (fo=2, routed)           0.688    10.387    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out[3]
    SLICE_X10Y35         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.573    10.556    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[3]/C
                         clock pessimism              0.394    10.950    
                         clock uncertainty           -0.035    10.915    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)       -0.252    10.663    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.926ns (39.833%)  route 2.909ns (60.167%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 10.556 - 5.500 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.745     5.507    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     6.025 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1_psdsp/Q
                         net (fo=2, routed)           1.106     7.132    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_reg_1[6]
    SLICE_X10Y34         LUT5 (Prop_lut5_I0_O)        0.124     7.256 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1/O
                         net (fo=2, routed)           0.463     7.719    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.843 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.843    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_5_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.244 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.244    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.358    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.671 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2/O[3]
                         net (fo=14, routed)          0.696     9.366    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2_n_4
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.332     9.698 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[3]_i_1/O
                         net (fo=2, routed)           0.644    10.343    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out[3]
    SLICE_X10Y36         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.573    10.556    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[3]/C
                         clock pessimism              0.394    10.950    
                         clock uncertainty           -0.035    10.915    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)       -0.252    10.663    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[3]
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.926ns (39.909%)  route 2.900ns (60.091%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 10.556 - 5.500 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.745     5.507    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     6.025 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1_psdsp/Q
                         net (fo=2, routed)           1.106     7.132    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_reg_1[6]
    SLICE_X10Y34         LUT5 (Prop_lut5_I0_O)        0.124     7.256 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1/O
                         net (fo=2, routed)           0.463     7.719    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_1_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.843 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.843    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_i_5_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.244 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.244    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__0_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.358    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.671 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2/O[3]
                         net (fo=14, routed)          0.699     9.369    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__2_n_4
    SLICE_X10Y36         LUT3 (Prop_lut3_I1_O)        0.332     9.701 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/re_reg[1]_i_1/O
                         net (fo=2, routed)           0.632    10.333    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out[1]
    SLICE_X10Y36         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.573    10.556    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[1]/C
                         clock pessimism              0.394    10.950    
                         clock uncertainty           -0.035    10.915    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)       -0.249    10.666    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[1]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry_i_7_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 4.009ns (81.534%)  route 0.908ns (18.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 10.554 - 5.500 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.830     5.592    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.601 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/P[16]
                         net (fo=1, routed)           0.908    10.509    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry_i_7_psdsp_n
    SLICE_X9Y34          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry_i_7_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.571    10.554    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry_i_7_psdsp/C
                         clock pessimism              0.394    10.948    
                         clock uncertainty           -0.035    10.913    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)       -0.058    10.855    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry_i_7_psdsp
  -------------------------------------------------------------------
                         required time                         10.855    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry_i_8_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 4.009ns (82.006%)  route 0.880ns (17.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 10.553 - 5.500 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.830     5.592    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.601 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/P[15]
                         net (fo=1, routed)           0.880    10.481    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry_i_8_psdsp_n
    SLICE_X13Y33         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry_i_8_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.570    10.553    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry_i_8_psdsp/C
                         clock pessimism              0.394    10.947    
                         clock uncertainty           -0.035    10.912    
    SLICE_X13Y33         FDRE (Setup_fdre_C_D)       -0.081    10.831    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry_i_8_psdsp
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.898ns (40.129%)  route 2.832ns (59.871%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 10.550 - 5.500 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.833     5.595    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434     6.029 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/P[20]
                         net (fo=2, routed)           1.312     7.341    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_reg_3[5]
    SLICE_X15Y33         LUT5 (Prop_lut5_I0_O)        0.124     7.465 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re[6]_i_9/O
                         net (fo=1, routed)           0.000     7.465    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re[6]_i_9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.015 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.015    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[6]_i_2_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.129    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[10]_i_2_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.243 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.243    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[14]_i_3_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.478 f  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[14]_i_2/O[0]
                         net (fo=16, routed)          1.019     9.497    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/p_1_in3_in
    SLICE_X13Y33         LUT3 (Prop_lut3_I0_O)        0.327     9.824 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re[9]_i_1/O
                         net (fo=2, routed)           0.500    10.325    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/add_1_out[9]
    SLICE_X12Y31         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.567    10.550    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[9]/C
                         clock pessimism              0.394    10.944    
                         clock uncertainty           -0.035    10.909    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)       -0.230    10.679    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.870ns (38.266%)  route 3.017ns (61.734%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 10.550 - 5.500 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.833     5.595    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434     6.029 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/P[20]
                         net (fo=2, routed)           1.312     7.341    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_reg_3[5]
    SLICE_X15Y33         LUT5 (Prop_lut5_I0_O)        0.124     7.465 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re[6]_i_9/O
                         net (fo=1, routed)           0.000     7.465    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re[6]_i_9_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.015 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.015    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[6]_i_2_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.129 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.129    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[10]_i_2_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.243 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.243    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[14]_i_3_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.478 f  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[14]_i_2/O[0]
                         net (fo=16, routed)          0.908     9.386    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/p_1_in3_in
    SLICE_X13Y31         LUT3 (Prop_lut3_I0_O)        0.299     9.685 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re[0]_i_1/O
                         net (fo=2, routed)           0.797    10.482    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/add_1_out[0]
    SLICE_X9Y31          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.567    10.550    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[0]/C
                         clock pessimism              0.394    10.944    
                         clock uncertainty           -0.035    10.909    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)       -0.067    10.842    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/im_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 4.009ns (82.030%)  route 0.878ns (17.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 10.553 - 5.500 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.830     5.592    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     9.601 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_10/P[25]
                         net (fo=1, routed)           0.878    10.479    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1_i_1_psdsp_n
    SLICE_X13Y33         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
    Y9                                                0.000     5.500 r  CLK (IN)
                         net (fo=0)                   0.000     5.500    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.920 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.892    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.983 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.570    10.553    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1_i_1_psdsp/C
                         clock pessimism              0.394    10.947    
                         clock uncertainty           -0.035    10.912    
    SLICE_X13Y33         FDRE (Setup_fdre_C_D)       -0.067    10.845    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/sub_1_out2_carry__1_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  0.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.941%)  route 0.263ns (65.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.588     1.535    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[6]/Q
                         net (fo=2, routed)           0.263     1.938    fft/out_fifo/ram_unit_r/RAM_reg_0[6]
    RAMB18_X0Y15         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.903     2.098    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.597    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.893    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.251%)  route 0.265ns (61.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.590     1.537    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[10]/Q
                         net (fo=2, routed)           0.265     1.966    fft/out_fifo/ram_unit_r/RAM_reg_0[10]
    RAMB18_X0Y15         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.903     2.098    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.617    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.913    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.323%)  route 0.275ns (62.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.589     1.536    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X12Y33         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[2]/Q
                         net (fo=2, routed)           0.275     1.975    fft/out_fifo/ram_unit_r/RAM_reg_0[2]
    RAMB18_X0Y15         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.903     2.098    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.617    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.913    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.670%)  route 0.271ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.591     1.538    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[13]/Q
                         net (fo=2, routed)           0.271     1.973    fft/workt_ram_unit_r/i_DATA_B[13]
    RAMB18_X0Y13         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.896     2.091    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y13         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.610    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     1.906    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.176%)  route 0.289ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.587     1.534    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X14Y31         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[1]/Q
                         net (fo=2, routed)           0.289     1.987    fft/out_fifo/ram_unit_r/RAM_reg_0[1]
    RAMB18_X0Y15         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.903     2.098    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.617    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.913    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.375%)  route 0.238ns (61.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.590     1.537    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.148     1.685 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_re_reg[9]/Q
                         net (fo=2, routed)           0.238     1.923    fft/out_fifo/ram_unit_r/RAM_reg_1[9]
    RAMB18_X0Y15         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.900     2.095    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.594    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.242     1.836    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_i/RAM_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.148ns (34.782%)  route 0.278ns (65.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.587     1.534    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.148     1.682 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout2_im_reg[4]/Q
                         net (fo=2, routed)           0.278     1.959    fft/out_fifo/ram_unit_i/RAM_reg_1[4]
    RAMB18_X0Y14         RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.900     2.095    fft/out_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.614    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.242     1.856    fft/out_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.403%)  route 0.323ns (69.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.588     1.535    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[7]/Q
                         net (fo=2, routed)           0.323     1.999    fft/out_fifo/ram_unit_r/RAM_reg_0[7]
    RAMB18_X0Y15         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.903     2.098    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.597    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.893    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.826%)  route 0.301ns (70.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.587     1.534    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X15Y31         FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_re_reg[0]/Q
                         net (fo=2, routed)           0.301     1.963    fft/workt_ram_unit_r/i_DATA_A[0]
    RAMB18_X0Y13         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.898     2.093    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y13         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.612    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.243     1.855    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_im_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.731%)  route 0.295ns (64.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.616     1.563    fft/butterfly/cplx_but_4MUL_2ADD_2SUB/CLK_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_im_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.727 r  fft/butterfly/cplx_but_4MUL_2ADD_2SUB/dout1_im_reg[0]/Q
                         net (fo=2, routed)           0.295     2.022    fft/workt_ram_unit_i/i_DATA_A[0]
    RAMB18_X0Y12         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.898     2.093    fft/workt_ram_unit_i/CLK_A
    RAMB18_X0Y12         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.612    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.908    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.750 }
Period(ns):         5.500
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         5.500       1.616      DSP48_X0Y12   fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_30/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         5.500       1.616      DSP48_X0Y13   fft/butterfly/cplx_but_4MUL_2ADD_2SUB/mult_out_40/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y11  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y11  fft/in_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y10  fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y10  fft/in_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y14  fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y14  fft/out_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y15  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.500       2.924      RAMB18_X0Y15  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y28   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y28   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y27   fft/delay_address_B/genblk1[1].param/param_register.o_DATA_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y27   fft/delay_address_B/genblk1[1].param/param_register.o_DATA_reg[9]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.750       1.770      SLICE_X6Y30   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[3]_srl2/CLK



