





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Protection, privilege</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-204295.html">
    <link rel="next" href="x86-213542.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-204295.html">Previous</a></li>


          

<li><a href="x86-190707.html">Up</a></li>


          

<li><a href="x86-213542.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngb">Multitasking</span></span><br /><span class="line"></span><br /><span class="line">    Multitasking is a technique that manages a computer system&#39;s work</span><br /><span class="line">    when that work consists of multiple activities such as editing a</span><br /><span class="line">    file, compiling a program, or performing inter-system transfers.</span><br /><span class="line">    Individual tasks execute as if they run on dedicated processors</span><br /><span class="line">    and share a common memory. It appears that, except for pauses to</span><br /><span class="line">    communicate or synchronize with other tasks, each task runs in</span><br /><span class="line">    parallel with all other tasks. The 80386 (80286+) contains</span><br /><span class="line">    hardware to support multitasking.</span><br /><span class="line"></span><br /><span class="line">    The 80386 uses no special instructions to control multitasking.</span><br /><span class="line">    Instead, it interprets ordinary control-transfer instructions</span><br /><span class="line">    differently when they refer to the special data structures. The</span><br /><span class="line">    registers and data structures that support multitasking are:</span><br /><span class="line"></span><br /><span class="line">        - Task State Segment (TSS)</span><br /><span class="line">        - TSS descriptor</span><br /><span class="line">        - Task Register (TR)</span><br /><span class="line">        - Task Gate descriptor</span><br /><span class="line"></span><br /><span class="line">    ──────────────────────────────────────────────────────────────────</span><br /><span class="line"></span><br /><span class="line">    In addition to the simple task switch, the 80386 offers two other</span><br /><span class="line">    task-management features:</span><br /><span class="line"></span><br /><span class="line">      ■ With each task switch, the processor can also switch to</span><br /><span class="line">        another LDT and to another page directory. Thus each task can</span><br /><span class="line">        have a different logical-to-linear mapping and a different</span><br /><span class="line">        linear-to-physical mapping. Using this feature, tasks can be</span><br /><span class="line">        isolated and prevented from interfering with one another.</span><br /><span class="line">      ■ Interrupts and exceptions can cause task switches if needed in</span><br /><span class="line">        the system design. The 80386 not only switches to the task</span><br /><span class="line">        that handles the interrupt or exception, but it automatically</span><br /><span class="line">        switches back to the interrupted task when the interrupt or</span><br /><span class="line">        exception has been serviced.</span><br /><span class="line"></span><br /><span class="line">    In reality, the multitasking simulates multiple processors by</span><br /><span class="line">    providing each task with a virtual processor. That is, at any one</span><br /><span class="line">    instant, the operating system assigns the real processor to any</span><br /><span class="line">    one of the virtual processors, which then runs that virtual</span><br /><span class="line">    processor&#39;s task. To do this, the 80386 uses Task State Segments</span><br /><span class="line">    (TSS) and instructions that switch tasks.</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-191032.html">Privilege and protection</a></li>
        
          <li><a href="x86-197219.html">Descriptors</a></li>
        
          <li><a href="x86-213542.html">TSS</a></li>
        
          <li><a href="x86-217619.html">Task switch</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

