# faulty-mano-cpu
### Fault Tolerance Design Course Project
This Project is my MSc Fault Tolerance Course Final Project. 

## SYNOPIS
This project has two sub-projects

#### Mano Processor Implementation
the rtl description of Mano Processor in Verlog. includes cache and memory program (assembly program) for simulation. testbench file now available for smulation.

modelsim simulation project generator scripts also added to project.

#### Verilog PLI Library
Verilog PLI Sources added for generate Fault Model and inject that for processor. 

